!SESSION 2021-02-16 15:34:58.358 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\GitHub\ReconHardware\FPGA_Files\Software\.metadata\.bak_0.log
Created Time: 2021-02-16 16:52:22.260

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.267
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.274
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.278
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.292
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.295
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.303
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.306
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.321
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.325
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.332
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.336
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.351
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.355
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.362
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.366
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.380
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.384
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.399
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.402
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.406
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.411
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.422
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.425
!MESSAGE XSCT Command: [rst -system], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.538
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:22.542
!MESSAGE XSCT Command: [after 3000], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.558
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.573
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.583
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.586
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.601
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.605
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.639
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:25.643
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:27.996
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.017
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.037
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.042
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.076
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_2]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.081
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.086
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.090
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.100
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.104
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.109
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.113
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.511
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.515
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.525
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.529
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.540
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.544
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.727
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_poll_1/Debug/xaxidma_example_simple_poll_1.elf], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.731
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.746
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.775
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.787
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.793
!MESSAGE XSCT Command: [con], Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:28.819
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-28: Launching SystemDebugger_xaxidma_example_simple_poll_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:44.637
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-491

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 16:52:44.643
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-491

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.308
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.315
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.320
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.327
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:21:35.331
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.336
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:21:35.342
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:46.981
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:46.992
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:46.997
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.002
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.320
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.327
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.331
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.336
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, {"xilffs": "4.3",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.340
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.349
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.353
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.358
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.376
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.381
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.385
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.389
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.393
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.461
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.496
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xprc_example_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.540
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xprc_example_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:47.544
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:53.294
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:53.457
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:22:53.462
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xprc_example_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:22:53.491
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:22:53.645
!MESSAGE Indexed 'xprc_example_1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:22:53.833
!MESSAGE Indexed 'xprc_example_1' (1 sources, 41 headers) in 0.178 sec: 1,006 declarations; 2,749 references; 0 unresolved inclusions; 0 syntax errors; 4 unresolved names (0.11%)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.855
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.866
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.871
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.878
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:24:04.883
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.888
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:24:04.894
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-30: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.335
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.342
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.346
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.352
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.663
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.670
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.675
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.681
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, {"xilffs": "4.3",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.686
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.694
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.699
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.704
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.727
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.733
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.738
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.743
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.747
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.803
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.839
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xaxidma_example_selftest_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.885
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xaxidma_example_selftest_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:48:57.890
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:03.723
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:03.891
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:03.897
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:49:03.948
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:49:04.202
!MESSAGE Indexed 'xaxidma_example_selftest_1' (1 sources, 49 headers) in 0.081 sec: 1,272 declarations; 1,876 references; 0 unresolved inclusions; 1 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:49:04.211
!MESSAGE Indexed 'xaxidma_example_selftest_1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.937
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.944
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.948
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.960
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:49:14.965
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.970
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:14.976
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-20: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:28.428
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.537
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.542
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.546
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.550
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.553
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.557
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.560
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.564
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-16 17:49:30.567
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.586
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.591
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.921
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.925
!MESSAGE XSCT Command: [version -server], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.930
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.934
!MESSAGE XSCT Command: [version], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.938
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.942
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.957
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.960
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.974
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.978
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.985
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:30.989
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.003
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.008
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.019
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.033
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.037
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.045
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.048
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.062
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.077
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.091
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.094
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.106
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.124
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.138
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.142
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.146
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.149
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.166
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.170
!MESSAGE XSCT Command: [rst -system], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.289
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:31.293
!MESSAGE XSCT Command: [after 3000], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.298
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.320
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.330
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.334
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.347
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.351
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.378
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:34.382
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.719
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.741
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.752
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.756
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.785
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_2]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.789
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.794
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.797
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.806
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.810
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit/ps7_init.tcl], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.815
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:36.819
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.230
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.234
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.282
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.286
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.319
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.323
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/Debug/xaxidma_example_selftest_1.elf], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.549
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_selftest_1/Debug/xaxidma_example_selftest_1.elf], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.553
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.557
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.601
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.612
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.616
!MESSAGE XSCT Command: [con], Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:49:37.649
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-20: Launching SystemDebugger_xaxidma_example_selftest_1_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:08.076
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-671

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:08.082
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-671

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:28.936
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:28.943
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:28.947
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:28.958
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.275
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.281
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.285
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.291
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, {"xilffs": "4.3",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.295
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.303
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.308
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.312
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, xilffs]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.334
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.338
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.342
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.346
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.350
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.405
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -sw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.447
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xaxidma_example_simple_intr_1\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.495
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\xaxidma_example_simple_intr_1\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:29.499
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:35.275
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:35.422
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-16 17:50:35.427
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/xaxidma_example_simple_intr_1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-16 17:50:35.454
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:50:35.921
!MESSAGE Indexed 'xaxidma_example_simple_intr_1' (1 sources, 52 headers) in 0.1 sec: 1,458 declarations; 2,377 references; 0 unresolved inclusions; 2 syntax errors; 4 unresolved names (0.1%)

!ENTRY org.eclipse.cdt.core 1 0 2021-02-16 17:50:35.929
!MESSAGE Indexed 'xaxidma_example_simple_intr_1_system' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)
!SESSION 2021-02-18 10:47:32.533 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 10:47:46.669
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 10:47:46.680
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 10:47:46.684
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-18 10:47:46.970
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.648
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.654
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.659
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.667
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.671
!MESSAGE XSCT Command: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:50.676
!MESSAGE XSCT command with result: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Result: [null, ]. Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:54.529
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:57.389
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:57.394
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:57.398
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2020.1/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:47:58.216
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:01.442
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:01.447
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:01.453
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Mon Feb 15 15:22:44 2021",
"vivado_version": "2020.1",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:04.439
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:04.455
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"dfx_controller_0": {"hier_name": "dfx_controller_0",
"type": "dfx_controller",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_1": {"hier_name": "ila_1",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ila_2": {"hier_name": "ila_2",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:04.463
!MESSAGE XSCT Command: [::scw::generate_bif -xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm -domains standalone_domain -bifpath C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/template_hello_world_system.bif], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:48:06.395
!MESSAGE XSCT command with result: [::scw::generate_bif -xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm -domains standalone_domain -bifpath C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world_system/_ide/bootimage/template_hello_world_system.bif], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa {design top}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.276
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.284
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.288
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.320
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.331
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.348
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.353
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.359
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.362
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.368
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.372
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.378
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.382
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.387
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.398
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.401
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.406
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.409
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.415
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.419
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.451
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.457
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.473
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.477
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.481
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.485
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.489
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.493
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.497
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.500
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.505
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.509
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.513
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.517
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.522
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.527
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.531
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_gpio_0 dfx_controller_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.535
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.540
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Result: [null, top.bit]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.544
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.550
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.555
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.607
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.611
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.616
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.619
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.623
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.628
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.635
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.639
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.654
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.657
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.665
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.669
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.684
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.688
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.696
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.700
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.714
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.719
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.727
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.730
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.744
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.748
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.756
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.775
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.779
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.786
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.790
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.804
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.808
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.823
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.826
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.830
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.834
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.850
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.854
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.895
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:51.898
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.906
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.922
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.947
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.954
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.980
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:54.984
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.326
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.349
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.360
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.364
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.458
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.462
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.467
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.470
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.479
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.483
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.488
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.491
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.780
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.783
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.792
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.796
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.809
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.813
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.944
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.948
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:57.980
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:58.035
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:58.049
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:58.053
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:49:58.074
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.639
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-125

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.655
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-125

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.709
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.718
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.723
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.736
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.740
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.745
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.749
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.753
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.758
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.765
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.769
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.784
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.788
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.797
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.816
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.819
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.828
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.831
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.846
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.850
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.858
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.862
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.878
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.882
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.892
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.895
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.910
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.914
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.922
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.926
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.941
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.944
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.961
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.964
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.969
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.974
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.986
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:13.989
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:14.028
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:14.032
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.039
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.064
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.068
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.084
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.110
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:17.113
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:19.444
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:19.453
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:19.464
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:19.468
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.463
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_0]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.467
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.471
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.475
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.484
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.487
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.492
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.495
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.872
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.876
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.888
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.891
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.904
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:23.908
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.040
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.044
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.064
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.146
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.171
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.175
!MESSAGE XSCT Command: [con], Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:24.217
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:47.371
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-212

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:50:47.377
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-212

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:23.466
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:26.708
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:26.712
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:26.720
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 10:59:26.724
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:26.734
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 10:59:26.766
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.802
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.810
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.815
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.826
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.830
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.839
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.843
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.847
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.851
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.861
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.865
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.884
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.888
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.897
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.901
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.918
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.922
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.931
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.937
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.954
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.958
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.966
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.970
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.984
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.988
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:26.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.000
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.014
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.017
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.025
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.029
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.043
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.047
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.062
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.066
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.070
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.074
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.401
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.405
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.466
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:27.470
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.487
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.501
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.508
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.511
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.527
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.530
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.866
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:30.870
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.440
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.450
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.723
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.727
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.814
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_1]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.818
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.823
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.827
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.847
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.851
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.856
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:33.860
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.201
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.205
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.218
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.221
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.233
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.237
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.371
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.375
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.395
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.452
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.481
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.486
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:09:34.513
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_hello_world_system

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:10:22.870
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.cdt.dsf.ui 2 0 2021-02-18 11:10:26.491
!MESSAGE Unable to locate file: /proj/chipscope/xicom_sys/jenkins_clients/xcordevl108/workspace/mini_uboot/mini_uboot_rel/git_mini_uboot/arch/arm/lib/vectors.S

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:12:18.588
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:12:39.790
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-304

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 11:12:39.796
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-304

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:13:09.224
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 11:21:56.512
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: bootgen_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 11:21:56.516
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 11:21:56.519
!MESSAGE Workspace path used is: C:\GitHub\ReconHardware\FPGA_Files\Software

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:28:47.192
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:30:15.976
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 11:30:21.617
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 13:55:23.762
!MESSAGE TCF channel terminated
!STACK 0
java.net.SocketException: Connection reset
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.net.SocketInputStream.read(Unknown Source)
	at java.base/java.io.BufferedInputStream.read1(Unknown Source)
	at java.base/java.io.BufferedInputStream.read(Unknown Source)
	at java.base/java.io.FilterInputStream.read(Unknown Source)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:186)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:85)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:329)
!SESSION 2021-02-18 14:00:34.522 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.core.resources 2 10035 2021-02-18 14:00:45.420
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 14:00:48.483
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 14:00:48.492
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-18 14:00:48.497
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-18 14:00:48.752
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.587
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.592
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.597
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.602
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.607
!MESSAGE XSCT Command: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:52.612
!MESSAGE XSCT command with result: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Result: [null, ]. Thread: Thread-25

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:56.315
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:57.563
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:59.471
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:00:59.475
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:02.685
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:02.689
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2020.1/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:02.693
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:02.698
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Mon Feb 15 15:22:44 2021",
"vivado_version": "2020.1",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.111
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.124
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.130
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.139
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 14:01:05.144
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.161
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:05.170
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:06.184
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:06.202
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"dfx_controller_0": {"hier_name": "dfx_controller_0",
"type": "dfx_controller",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_1": {"hier_name": "ila_1",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ila_2": {"hier_name": "ila_2",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.299
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.307
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.310
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.344
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.353
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.371
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.376
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.383
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.387
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.391
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.395
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.400
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.404
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.408
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.412
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.417
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.421
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.425
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.428
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.434
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.438
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.470
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.476
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.490
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.494
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.499
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.502
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.506
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.510
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.514
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.518
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.522
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.526
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.530
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.533
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.537
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.542
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.546
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_gpio_0 dfx_controller_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.550
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.555
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Result: [null, top.bit]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.559
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.578
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.583
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.637
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.641
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.645
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.649
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.653
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.658
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.665
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.669
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.683
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.687
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.694
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.697
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.712
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.717
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.724
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.728
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.742
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.748
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.755
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.758
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.772
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.776
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.784
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.787
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.801
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.805
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.817
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.820
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.834
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.838
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.855
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.858
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.862
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.865
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.877
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.880
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.937
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:19.941
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:22.957
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:22.999
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.008
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.011
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.026
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.033
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.365
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:23.368
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:25.989
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.014
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.248
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.253
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.367
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.371
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.376
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.379
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.404
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.408
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.412
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.416
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.783
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.787
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.805
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.809
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.829
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.833
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.985
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:26.989
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:27.015
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:27.103
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:27.125
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:27.130
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:01:27.151
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.495
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-153

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.502
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-153

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.611
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.623
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.627
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.659
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.664
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.674
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.679
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.687
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.695
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.707
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.713
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.734
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.753
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.758
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.777
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.783
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.797
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.801
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.818
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.824
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.835
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.840
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.863
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.868
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.877
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.882
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.906
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.915
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.919
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.941
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.946
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.962
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.965
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.969
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.972
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.991
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:32.995
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:33.068
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:33.073
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.092
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.106
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.119
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.133
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.137
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.165
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:36.168
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:38.496
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:38.513
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:38.524
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:38.528
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.295
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_0]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.299
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.303
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.306
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.315
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.319
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.323
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.327
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.668
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.672
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.687
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.691
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.704
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.708
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.846
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.850
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.868
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.939
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.958
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.961
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:42.985
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.749
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.756
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.760
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.767
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 14:02:48.771
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.777
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:02:48.783
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.288
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-211

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.294
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-211

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.351
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.358
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.363
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.380
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.384
!MESSAGE XSCT Command: [version -server], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.389
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.393
!MESSAGE XSCT Command: [version], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.397
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.401
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.409
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.414
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.429
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.434
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.443
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.447
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.463
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.467
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.475
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.479
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.494
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.501
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.509
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.513
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.528
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.532
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.540
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.545
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.562
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.566
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.574
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.578
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.593
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.597
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.611
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.615
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.627
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.631
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.643
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.647
!MESSAGE XSCT Command: [rst -system], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.716
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:14.719
!MESSAGE XSCT Command: [after 3000], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.733
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.748
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.758
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.761
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.776
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.780
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.808
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:17.812
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:20.148
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:20.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:20.183
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:20.188
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.431
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_1]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.435
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.439
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.443
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.453
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.457
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.462
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.465
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.763
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.767
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.783
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.787
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.824
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.827
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.965
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.970
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:23.991
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:24.064
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:24.083
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:24.087
!MESSAGE XSCT Command: [con], Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:03:24.111
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:04:09.276
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-261

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:04:09.282
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-261

!ENTRY org.eclipse.tcf 4 0 2021-02-18 14:04:48.284
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 14:04:48.289
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:36.093
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:39.561
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:39.566
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:39.571
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 14:06:39.575
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:39.580
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-0: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:06:39.585
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-0: Build Project

!ENTRY org.eclipse.tcf 4 0 2021-02-18 14:07:12.559
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 14:07:12.564
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 14:07:12.569
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.445
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.456
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.460
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.466
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 14:46:38.470
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.475
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 14:46:38.480
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:33.769
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: bootgen_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:33.773
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:33.777
!MESSAGE Workspace path used is: C:\GitHub\ReconHardware\FPGA_Files\Software

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:55.258
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: bootgen_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:55.263
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:14:55.267
!MESSAGE Workspace path used is: C:\GitHub\ReconHardware\FPGA_Files\Software

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:38:27.544
!MESSAGE XSCT Command: [platform read {C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/platform.spr}], Thread: Worker-18: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:38:32.163
!MESSAGE XSCT command with result: [platform read {C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/platform.spr}], Result: [null, ]. Thread: Worker-18: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:38:32.180
!MESSAGE XSCT Command: [platform active {pr_led}], Thread: Worker-18: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:38:32.184
!MESSAGE XSCT command with result: [platform active {pr_led}], Result: [null, ]. Thread: Worker-18: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:08.681
!MESSAGE XSCT Command: [platform config -updatehw {C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa}], Thread: Worker-21: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:16.358
!MESSAGE XSCT command with result: [platform config -updatehw {C:/GitHub/ReconHardware/FPGA_Files/Projects/shifting_leds/top.xsa}], Result: [null, ]. Thread: Worker-21: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:47.716
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:47.780
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:47.784
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:51.072
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:51.076
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:51.080
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Feb 18 15:19:56 2021",
"vivado_version": "2020.1",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.375
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.384
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.390
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.396
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:39:57.401
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.412
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.425
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.429
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.435
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, xilffs]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.439
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.446
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"xilffs": "4.3",
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.450
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.460
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_1": {"name": "libmetal",
"version": "2.1",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"lwip211_v1_2": {"name": "lwip211",
"version": "1.2",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_2",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"openamp_v1_6": {"name": "openamp",
"version": "1.6",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/sw_services/openamp_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psv_cortexr5",
},
"xilffs_v4_3": {"name": "xilffs",
"version": "4.3",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilffs_v4_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilflash_v4_8": {"name": "xilflash",
"version": "4.8",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilflash_v4_8",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilfpga_v5_2": {"name": "xilfpga",
"version": "5.2",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilfpga_v5_2",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_15": {"name": "xilisf",
"version": "5.15",
"desc": "Xilinx In-system and Serial Flash Library\nWARNING: Xilisf library is being deprecated from 2020.1 release. It will be made obsolete in 2021.1 release.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilisf_v5_15",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilloader_v1_1": {"name": "xilloader",
"version": "1.1",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxilpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilloader_v1_1",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilmailbox_v1_2": {"name": "xilmailbox",
"version": "1.2",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilmailbox_v1_2",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilnvm_v2_0": {"name": "xilnvm",
"version": "2.0",
"desc": "Xilinx NVM Library provides interface to accessing eFUSE and BBRAM of Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilnvm,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilnvm_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psv_cortexa72 psv_cortexr5",
},
"xilpdi_v1_1": {"name": "xilpdi",
"version": "1.1",
"desc": "Xilinx Programmable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilpdi_v1_1",
"os": "standalone",
"proc": "psv_cortexa72 psv_cortexr5 psu_cortexa72 psu_cortexr5",
},
"xilplmi_v1_1": {"name": "xilplmi",
"version": "1.1",
"desc": "Xilinx versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilplmi_v1_1",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilpm_v3_1": {"name": "xilpm",
"version": "3.1",
"desc": "Platform Management API Library for ZynqMP and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilpm_v3_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilpuf_v1_1": {"name": "xilpuf",
"version": "1.1",
"desc": "Xilinx PUF Library provides interface for registration and regeneration",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpuf,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilpuf_v1_1",
"os": "standalone freertos10_xilinx",
"proc": "psv_cortexa72 psv_cortexr5",
},
"xilrsa_v1_6": {"name": "xilrsa",
"version": "1.6",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilrsa_v1_6",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v4_2": {"name": "xilsecure",
"version": "4.2",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilsecure_v4_2",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_cortexa72 psv_cortexr5",
},
"xilsem_v1_1": {"name": "xilsem",
"version": "1.1",
"desc": "Xilinx Versal Soft Error Mitigation Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsem,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilsem_v1_1",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilskey_v6_9": {"name": "xilskey",
"version": "6.9",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/sw_services/xilskey_v6_9",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.466
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.471
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_gpio_0 axi_quad_spi_0 dfx_controller_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.475
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.483
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.487
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.605
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axidma_v9_11": {"name": "axidma",
"version": "9.11",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"spi_v4_6": {"name": "spi",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"dfx_controller_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"prc_v2_0": {"name": "prc",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/prc_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_1": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_2": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_3": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"qspips_v3_7": {"name": "qspips",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"emacps_v3_11": {"name": "emacps",
"version": "3.11",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbps_v2_5": {"name": "usbps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.610
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.616
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, xilffs]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.672
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:57.677
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:58.858
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:58.863
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:58.870
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\bitstream}], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:58.934
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\bitstream}], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:39:58.940
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\psinit} -quiet], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:04.269
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\hello_world\_ide\psinit} -quiet], Result: [null, ]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:04.279
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:04.292
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"dfx_controller_0": {"hier_name": "dfx_controller_0",
"type": "dfx_controller",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_1": {"hier_name": "ila_1",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"ila_2": {"hier_name": "ila_2",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-18: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.549
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.558
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "16 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.562
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.601
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "aximm",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "aximm",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"XIP_Config_Reg": {"description": "XIP Configuration Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"CPHA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "CPHA
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"XIP_Status_Reg": {"description": "XIP Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_MODF": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master mode fault. This bit is set to 1 if the spisel line is deasserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AXI_Transaction_Error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI Transaction Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.607
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.623
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_FULL": {"name": "axi_quad_spi_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.629
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.634
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.639
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.644
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.648
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.653
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.656
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.662
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.666
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.671
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.676
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.681
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.685
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.691
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.695
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.729
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_quad_spi_0": {"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "aximm",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199208,
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "aximm",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199212,
},
"XIP_Config_Reg": {"description": "XIP Configuration Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"CPHA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "CPHA
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199200,
},
"XIP_Status_Reg": {"description": "XIP Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_MODF": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master mode fault. This bit is set to 1 if the spisel line is deasserted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AXI_Transaction_Error": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI Transaction Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1105199204,
},
},
"dfx_controller_0": {},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.733
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.749
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_FULL": {"name": "axi_quad_spi_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "AXI_FULL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"dfx_controller_0_s_axi_reg": {"name": "dfx_controller_0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s_axi_reg",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.753
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.758
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.761
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.766
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.770
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.774
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.778
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.783
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.787
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.792
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.795
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.800
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.817
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.822
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa bit], Result: [null, top.bit]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.826
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.832
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.836
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.846
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.849
!MESSAGE XSCT Command: [version -server], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.853
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.857
!MESSAGE XSCT Command: [version], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.860
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.863
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.871
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.874
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.888
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.892
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.902
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.917
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.920
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.927
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.931
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.948
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.955
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.972
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.975
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.982
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:19.985
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.000
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.002
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.009
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.012
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.026
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.029
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.043
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.047
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.050
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.053
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.076
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.080
!MESSAGE XSCT Command: [rst -system], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.139
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:20.142
!MESSAGE XSCT Command: [after 3000], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.157
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.172
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.182
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.197
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.201
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.229
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:23.233
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.560
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.585
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.596
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.600
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.698
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_6]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.702
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.706
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.710
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.718
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.722
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.726
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:25.730
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.107
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.111
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.122
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.125
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.139
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.143
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.273
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.276
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.295
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.383
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.394
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.398
!MESSAGE XSCT Command: [con], Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:26.425
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-22: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:38.806
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-415

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:40:38.812
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-415

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:41:48.599
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: bootgen_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:41:48.603
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:41:48.606
!MESSAGE Workspace path used is: C:\GitHub\ReconHardware\FPGA_Files\Software

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:42:26.695
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: bootgen_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 15:42:26.698
!MESSAGE Preference loaded using local preference: C:\GitHub\ReconHardware\FPGA_Files\Projects\shifting_leds\shifting_leds.runs\child_0_impl_1

!ENTRY org.eclipse.help.base 2 0 2021-02-18 15:43:13.538
!MESSAGE Unable to consume Lucene index from bundle 'org.eclipse.cdt.doc.user_5.4.0.201802261533 [162]'. The index should be rebuilt with Lucene 7.0.0

!ENTRY org.eclipse.help.base 2 0 2021-02-18 15:43:13.544
!MESSAGE Unable to consume Lucene index from bundle 'org.eclipse.jdt.doc.user_3.13.75.v20180329-0655 [311]'. The index should be rebuilt with Lucene 7.0.0

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.510
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.515
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.518
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.521
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.525
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 15:44:23.528
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:48:59.742
!MESSAGE XSCT Command: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\platform.spr}], Thread: Worker-18: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:48:59.746
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Thread: Worker-26: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:03.828
!MESSAGE XSCT command with result: [platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\platform.spr}], Result: [null, ]. Thread: Worker-18: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:03.831
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Result: [null, ]. Thread: Worker-26: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.625
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.629
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.632
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.635
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.638
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.643
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Result: [null, ]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.647
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.698
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.702
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.707
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.711
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-25: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.724
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.738
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.773
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.778
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa ps7_cortexa9_0], Result: [null, axi_dma_0 axi_gpio_0 axi_quad_spi_0 dfx_controller_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.782
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.791
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.795
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.911
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Result: [null, {"axi_dma_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axidma_v9_11": {"name": "axidma",
"version": "9.11",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpio_v4_6": {"name": "gpio",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"spi_v4_6": {"name": "spi",
"version": "4.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"dfx_controller_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"prc_v2_0": {"name": "prc",
"version": "2.0",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/prc_v2_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ila_0": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_1": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_2": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ila_3": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_uart_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"qspips_v3_7": {"name": "qspips",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa9_v2_9": {"name": "cpu_cortexa9",
"version": "2.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrps_v1_1": {"name": "ddrps",
"version": "1.1",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"emacps_v3_11": {"name": "emacps",
"version": "3.11",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbps_v2_5": {"name": "usbps",
"version": "2.5",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"devcfg_v3_6": {"name": "devcfg",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"xadcps_v2_4": {"name": "xadcps",
"version": "2.4",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scutimer_v2_2": {"name": "scutimer",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scuwdt_v2_2": {"name": "scuwdt",
"version": "2.2",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dmaps_v2_6": {"name": "dmaps",
"version": "2.6",
"repo": "C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.915
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.920
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.923
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.928
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.931
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.936
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.939
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.944
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.947
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.952
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.955
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.960
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.964
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.969
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.972
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.977
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.980
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.985
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.989
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.993
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:04.997
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.002
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.005
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.010
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.013
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.018
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.021
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.026
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.029
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.035
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.038
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.043
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.046
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.052
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.056
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.061
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.069
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.075
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.078
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.083
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.087
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.092
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.095
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.100
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.103
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.109
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.111
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.116
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.119
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.124
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.128
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.133
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.136
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.141
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.144
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.149
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.154
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.159
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.162
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.167
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.170
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.175
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.178
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.184
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.187
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.193
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.196
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.201
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.204
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.209
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.212
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.217
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.257
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.262
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.265
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.270
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.3",
"xilrsa": "1.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.296
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 15:49:05.568
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.ui 4 4 2021-02-18 16:10:49.264
!MESSAGE Conflicting handlers for org.eclipse.ui.navigate.backwardHistory: {ActionHandler(org.eclipse.ui.internal.NavigationHistoryAction@510bd87a)} vs {ActionHandler(org.eclipse.ui.internal.dialogs.PreferencePageHistory$1@53f6d5b0)}

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:00.990
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:00.997
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.001
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.011
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.015
!MESSAGE XSCT Command: [version -server], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.019
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.023
!MESSAGE XSCT Command: [version], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.027
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.031
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.038
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.041
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.056
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.061
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.069
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.087
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.091
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.099
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.102
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.115
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.118
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.125
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.128
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.143
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.146
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.153
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.157
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.171
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.174
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.180
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.184
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.198
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.202
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.216
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.219
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.222
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.226
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.237
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.241
!MESSAGE XSCT Command: [rst -system], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.327
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:01.330
!MESSAGE XSCT Command: [after 3000], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.340
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.355
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.366
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.369
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.384
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.387
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.410
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:04.413
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.746
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.767
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.779
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.782
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.796
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_6]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.800
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.809
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.812
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.821
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.824
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.829
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:06.832
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.237
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.247
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.298
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.309
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.337
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.347
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.507
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.511
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.545
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.610
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.623
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.626
!MESSAGE XSCT Command: [con], Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:11:07.654
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-30: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.727
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.732
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.735
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.738
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.741
!MESSAGE XSCT Command: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.745
!MESSAGE XSCT command with result: [::scw::regenerate_psinit C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.749
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.798
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.801
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.805
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.808
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.813
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-34: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.850
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.858
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_dma_0": {"name": "axidma",
"ver": "9.11",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.6",
},
"dfx_controller_0": {"name": "prc",
"ver": "2.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.1",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.6",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.6",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.6",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.11",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.7",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.2",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.2",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.2",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.9",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.9",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.5",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.4",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.6",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.862
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.868
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.871
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.877
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.880
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.885
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.888
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.893
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.896
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.901
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.904
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.909
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.912
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.917
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.921
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.926
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.929
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.934
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.938
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.943
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.946
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.951
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.955
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.960
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.963
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.968
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.971
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.976
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.979
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.985
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.988
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.993
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:52.996
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.001
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.004
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.009
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.014
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.019
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.022
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.027
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.031
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.036
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.040
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.045
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.048
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.054
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.057
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.062
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.065
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.070
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.073
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.078
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.081
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.087
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.090
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.095
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.098
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.103
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.106
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.112
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.115
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.120
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.123
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.128
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.131
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.136
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.140
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.145
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.148
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.153
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.156
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.161
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "2.1"  && TYPE == "DRIVER"}]], Result: [null, C:/Xilinx/Vitis/2020.1/data\embeddedsw\XilinxProcessorIPLib\drivers\generic_v2_1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.216
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.221
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.224
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.228
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"xilffs": "4.3",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.255
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:41:53.466
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:42:23.085
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-578

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:42:23.090
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-578

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.036
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.044
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.048
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.052
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.055
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:50:43.058
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:51:56.146
!MESSAGE XSCT Command: [::scw::generate_bif -xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm -domains standalone_domain -bifpath C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bootimage/template_hello_world.bif], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 16:51:56.331
!MESSAGE XSCT command with result: [::scw::generate_bif -xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/pr_led.xpfm -domains standalone_domain -bifpath C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bootimage/template_hello_world.bif], Result: [null, C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/hw/top.xsa {design top_7} C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa {design top_6 ranges {{0x40000000 0xbfffffff}} channels {tcfchan#10 tcfchan#11} targets JTAG-jsn-TUL-1234-tulA-4ba00477-0 map {ps7_cortexa9_0 {mmap {axi_dma_0_S_AXI_LITE {name axi_dma_0 base 0x40400000 high 0x4040FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_dma ID axi_dma_0  Name axi_dma_0 Readable 0} {ParentID axi_dma_0 Description {MM2S DMA Control Register} Size 32 Readable 1 ID MM2S_DMACR Writeable 1 MemoryAddress 1077936128 Name MM2S_DMACR} {ParentID MM2S_DMACR Description {Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_DMACR Description {Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
} Bits {0 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_DMACR Description {Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
} Bits {0 2 3} Readable 1 ID Keyhole Writeable 1 Name Keyhole} {ParentID MM2S_DMACR Description {When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
} Bits {0 2 3 4} Readable 1 ID Cyclic_BD_Enable Writeable 1 Name Cyclic_BD_Enable} {ParentID MM2S_DMACR Description {Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
} Bits {0 2 3 4 12} Readable 1 ID IOC_IrqEn Writeable 1 Name IOC_IrqEn} {ParentID MM2S_DMACR Description {Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13} Readable 1 ID Dly_IrqEn Writeable 1 Name Dly_IrqEn} {ParentID MM2S_DMACR Description {Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
} Bits {0 2 3 4 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_DMACR Description {Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThreshold Writeable 1 Name IRQThreshold} {ParentID MM2S_DMACR Description {Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelay Writeable 1 Name IRQDelay} {ParentID axi_dma_0 Description {MM2S DMA Status Register} Size 32 Readable 1 ID MM2S_DMASR Writeable 1 MemoryAddress 1077936132 Name MM2S_DMASR} {ParentID MM2S_DMASR Description {DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_DMASR Description {DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
} Bits {0 1} Readable 1 ID Idle Writeable 0 Name Idle} {ParentID MM2S_DMASR Description {1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
} Bits {0 1 3} Readable 1 ID SGIncld Writeable 0 Name SGIncld} {ParentID MM2S_DMASR Description {DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
} Bits {0 1 3 4} Readable 1 ID DMAIntErr Writeable 0 Name DMAIntErr} {ParentID MM2S_DMASR Description {DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
} Bits {0 1 3 4 5} Readable 1 ID DMASlvErr Writeable 0 Name DMASlvErr} {ParentID MM2S_DMASR Description {DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
} Bits {0 1 3 4 5 6} Readable 1 ID DMADecErr Writeable 0 Name DMADecErr} {ParentID MM2S_DMASR Description {Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
} Bits {0 1 3 4 5 6 8} Readable 1 ID SGIntErr Writeable 0 Name SGIntErr} {ParentID MM2S_DMASR Description {Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9} Readable 1 ID SGSlvErr Writeable 0 Name SGSlvErr} {ParentID MM2S_DMASR Description {Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9 10} Readable 1 ID SGDecErr Writeable 0 Name SGDecErr} {ParentID MM2S_DMASR Description {Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
} Bits {0 1 3 4 5 6 8 9 10 12} Readable 1 ID IOC_Irq Writeable 1 Name IOC_Irq} {ParentID MM2S_DMASR Description {Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9 10 12 13} Readable 1 ID Dly_Irq Writeable 1 Name Dly_Irq} {ParentID MM2S_DMASR Description {Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_DMASR Description {Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThresholdSts Writeable 0 Name IRQThresholdSts} {ParentID MM2S_DMASR Description {Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelaySts Writeable 0 Name IRQDelaySts} {ParentID axi_dma_0 Description {MM2S Source Address Register} Size 32 Readable 1 ID MM2S_SA Writeable 1 MemoryAddress 1077936152 Name MM2S_SA} {ParentID MM2S_SA Description {Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Source_Address Writeable 1 Name Source_Address} {ParentID axi_dma_0 Description {MM2S Source Address Register} Size 32 Readable 1 ID MM2S_SA_MSB Writeable 1 MemoryAddress 1077936156 Name MM2S_SA_MSB} {ParentID MM2S_SA_MSB Description {Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Source_Address Writeable 1 Name Source_Address} {ParentID axi_dma_0 Description {MM2S DMA Transfer Length Register} Size 32 Readable 1 ID MM2S_LENGTH Writeable 1 MemoryAddress 1077936168 Name MM2S_LENGTH} {ParentID MM2S_LENGTH Description {Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25} Readable 1 ID Length Writeable 1 Name Length} {ParentID axi_dma_0 Description {S2MM DMA Control Register} Size 32 Readable 1 ID S2MM_DMACR Writeable 1 MemoryAddress 1077936176 Name S2MM_DMACR} {ParentID S2MM_DMACR Description {Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_DMACR Description {Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
} Bits {0 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_DMACR Description {Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
} Bits {0 2 3} Readable 1 ID Keyhole Writeable 1 Name Keyhole} {ParentID S2MM_DMACR Description {When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
} Bits {0 2 3 4} Readable 1 ID Cyclic_BD_Enable Writeable 1 Name Cyclic_BD_Enable} {ParentID S2MM_DMACR Description {Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
} Bits {0 2 3 4 12} Readable 1 ID IOC_IrqEn Writeable 1 Name IOC_IrqEn} {ParentID S2MM_DMACR Description {Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13} Readable 1 ID Dly_IrqEn Writeable 1 Name Dly_IrqEn} {ParentID S2MM_DMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
} Bits {0 2 3 4 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_DMACR Description {Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThreshold Writeable 1 Name IRQThreshold} {ParentID S2MM_DMACR Description {Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelay Writeable 1 Name IRQDelay} {ParentID axi_dma_0 Description {S2MM DMA Status Register} Size 32 Readable 1 ID S2MM_DMASR Writeable 1 MemoryAddress 1077936180 Name S2MM_DMASR} {ParentID S2MM_DMASR Description {DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_DMASR Description {DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
} Bits {0 1} Readable 1 ID Idle Writeable 0 Name Idle} {ParentID S2MM_DMASR Description {Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
} Bits {0 1 3} Readable 1 ID SGIncld Writeable 0 Name SGIncld} {ParentID S2MM_DMASR Description {DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
} Bits {0 1 3 4} Readable 1 ID DMAIntErr Writeable 0 Name DMAIntErr} {ParentID S2MM_DMASR Description {DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
} Bits {0 1 3 4 5} Readable 1 ID DMASlvErr Writeable 0 Name DMASlvErr} {ParentID S2MM_DMASR Description {DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
} Bits {0 1 3 4 5 6} Readable 1 ID DMADecErr Writeable 0 Name DMADecErr} {ParentID S2MM_DMASR Description {Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8} Readable 1 ID SGIntErr Writeable 0 Name SGIntErr} {ParentID S2MM_DMASR Description {Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9} Readable 1 ID SGSlvErr Writeable 0 Name SGSlvErr} {ParentID S2MM_DMASR Description {Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9 10} Readable 1 ID SGDecErr Writeable 0 Name SGDecErr} {ParentID S2MM_DMASR Description {Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
} Bits {0 1 3 4 5 6 8 9 10 12} Readable 1 ID IOC_Irq Writeable 1 Name IOC_Irq} {ParentID S2MM_DMASR Description {Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9 10 12 13} Readable 1 ID Dly_Irq Writeable 1 Name Dly_Irq} {ParentID S2MM_DMASR Description {Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_DMASR Description {Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThresholdSts Writeable 0 Name IRQThresholdSts} {ParentID S2MM_DMASR Description {Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelaySts Writeable 0 Name IRQDelaySts} {ParentID axi_dma_0 Description {S2MM DMA Destination Address Register} Size 32 Readable 1 ID S2MM_DA Writeable 1 MemoryAddress 1077936200 Name S2MM_DA} {ParentID S2MM_DA Description {Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Destination_Address Writeable 1 Name Destination_Address} {ParentID axi_dma_0 Description {S2MM Destination Address Register} Size 32 Readable 1 ID S2MM_DA_MSB Writeable 1 MemoryAddress 1077936204 Name S2MM_DA_MSB} {ParentID S2MM_DA_MSB Description {Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Destination_Address Writeable 1 Name Destination_Address} {ParentID axi_dma_0 Description {S2MM DMA Transfer Length Register} Size 32 Readable 1 ID S2MM_LENGTH Writeable 1 MemoryAddress 1077936216 Name S2MM_LENGTH} {ParentID S2MM_LENGTH Description {Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25} Readable 1 ID Length Writeable 1 Name Length}}} axi_gpio_0_S_AXI {name axi_gpio_0 base 0x41200000 high 0x4120FFFF size 65536 slaveintf S_AXI type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_gpio ID axi_gpio_0  Name axi_gpio_0 Readable 0} {ParentID axi_gpio_0 Description {Channel-1 AXI GPIO Data register} Size 32 Readable 1 ID GPIO_DATA Writeable 1 MemoryAddress 1092616192 Name GPIO_DATA} {ParentID GPIO_DATA Description {AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_1_GPIO_DATA Writeable 1 Name Channel_1_GPIO_DATA} {ParentID axi_gpio_0 Description {Channel-1 AXI GPIO 3-State Control register} Size 32 Readable 1 ID GPIO_TRI Writeable 1 MemoryAddress 1092616196 Name GPIO_TRI} {ParentID GPIO_TRI Description {AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_1_GPIO_TRI Writeable 1 Name Channel_1_GPIO_TRI} {ParentID axi_gpio_0 Description {Channel-2 AXI GPIO Data register} Size 32 Readable 1 ID GPIO2_DATA Writeable 1 MemoryAddress 1092616200 Name GPIO2_DATA} {ParentID GPIO2_DATA Description {AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_2_GPIO_DATA Writeable 1 Name Channel_2_GPIO_DATA} {ParentID axi_gpio_0 Description {Channel-2 AXI GPIO 3-State Control register} Size 32 Readable 1 ID GPIO2_TRI Writeable 1 MemoryAddress 1092616204 Name GPIO2_TRI} {ParentID GPIO2_TRI Description {AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_2_GPIO_TRI Writeable 1 Name Channel_2_GPIO_TRI} {ParentID axi_gpio_0 Description {Global_Interrupt_Enable register} Size 32 Readable 1 ID GIER Writeable 1 MemoryAddress 1092616476 Name GIER} {ParentID GIER Description {Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
} Bits 31 Readable 1 ID Global_Interrupt_Enable Writeable 1 Name Global_Interrupt_Enable} {ParentID axi_gpio_0 Description {IP Interrupt Enable register} Size 32 Readable 1 ID IP_IER Writeable 1 MemoryAddress 1092616488 Name IP_IER} {ParentID IP_IER Description {Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
} Bits 0 Readable 1 ID Channel_1_Interrupt_Enable Writeable 1 Name Channel_1_Interrupt_Enable} {ParentID IP_IER Description {Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
} Bits {0 1} Readable 1 ID Channel_2_Interrupt_Enable Writeable 1 Name Channel_2_Interrupt_Enable} {ParentID axi_gpio_0 Description {IP Interrupt Status register} Size 32 Readable 1 ID IP_ISR Writeable 1 MemoryAddress 1092616480 Name IP_ISR} {ParentID IP_ISR Description {Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
} Bits 0 Readable 1 ID Channel_1_Interrupt_Status Writeable 1 Name Channel_1_Interrupt_Status} {ParentID IP_ISR Description {Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
} Bits {0 1} Readable 1 ID Channel_2_Interrupt_Status Writeable 1 Name Channel_2_Interrupt_Status}}} axi_quad_spi_0_AXI_LITE {name axi_quad_spi_0 base 0x41E00000 high 0x41E0FFFF size 65536 slaveintf AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_quad_spi ID axi_quad_spi_0  Name axi_quad_spi_0 Readable 0} {ParentID axi_quad_spi_0 Description {SPI Data Transmit Register} Size 32 Readable 0 ID SPI_DTR Writeable 1 MemoryAddress 1105199208 Name SPI_DTR} {ParentID SPI_DTR Description {SPI Transmit Data.
} Bits {0 1 2 3 4 5 6 7} Readable 0 ID TX_Data Writeable 1 Name TX_Data} {ParentID axi_quad_spi_0 Description {SPI Data Receive Register} Size 32 Readable 1 ID SPI_DRR Writeable 0 MemoryAddress 1105199212 Name SPI_DRR} {ParentID SPI_DRR Description {SPI Receive Data
} Bits {0 1 2 3 4 5 6 7} Readable 1 ID RX_Data Writeable 0 Name RX_Data} {ParentID axi_quad_spi_0 Description {XIP Configuration Register} Size 32 Readable 1 ID XIP_Config_Reg Writeable 1 MemoryAddress 1105199200 Name XIP_Config_Reg} {ParentID XIP_Config_Reg Description {CPHA
} Bits 0 Readable 1 ID CPHA Writeable 1 Name CPHA} {ParentID XIP_Config_Reg Description {CPOL
} Bits {0 1} Readable 1 ID CPOL Writeable 1 Name CPOL} {ParentID axi_quad_spi_0 Description {XIP Status Register} Size 32 Readable 1 ID XIP_Status_Reg Writeable 0 MemoryAddress 1105199204 Name XIP_Status_Reg} {ParentID XIP_Status_Reg Description {Receiver Empty.
} Bits 0 Readable 1 ID RX_Empty Writeable 0 Name RX_Empty} {ParentID XIP_Status_Reg Description {Receiver Full.
} Bits {0 1} Readable 1 ID RX_Full Writeable 0 Name RX_Full} {ParentID XIP_Status_Reg Description {Master mode fault. This bit is set to 1 if the spisel line is deasserted.
} Bits {0 1 2} Readable 1 ID Master_MODF Writeable 0 Name Master_MODF} {ParentID XIP_Status_Reg Description {CPOL_CPHA Error.
} Bits {0 1 2 3} Readable 1 ID CPOL_CPHA_Error Writeable 0 Name CPOL_CPHA_Error} {ParentID XIP_Status_Reg Description {AXI Transaction Error.
} Bits {0 1 2 3 0} Readable 1 ID AXI_Transaction_Error Writeable 0 Name AXI_Transaction_Error}}} axi_quad_spi_0_AXI_FULL {name axi_quad_spi_0 base 0x43C00000 high 0x43C0FFFF size 65536 slaveintf AXI_FULL type REGISTER flags 3 segment {} acctype {} tz {}} dfx_controller_0_s_axi_reg {name dfx_controller_0 base 0x43C10000 high 0x43C1FFFF size 65536 slaveintf s_axi_reg type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A9 bscan {} index 0} ps7_cortexa9_1 {mmap {axi_dma_0_S_AXI_LITE {name axi_dma_0 base 0x40400000 high 0x4040FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_dma ID axi_dma_0  Name axi_dma_0 Readable 0} {ParentID axi_dma_0 Description {MM2S DMA Control Register} Size 32 Readable 1 ID MM2S_DMACR Writeable 1 MemoryAddress 1077936128 Name MM2S_DMACR} {ParentID MM2S_DMACR Description {Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_DMACR Description {Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
} Bits {0 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_DMACR Description {Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
} Bits {0 2 3} Readable 1 ID Keyhole Writeable 1 Name Keyhole} {ParentID MM2S_DMACR Description {When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
} Bits {0 2 3 4} Readable 1 ID Cyclic_BD_Enable Writeable 1 Name Cyclic_BD_Enable} {ParentID MM2S_DMACR Description {Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
} Bits {0 2 3 4 12} Readable 1 ID IOC_IrqEn Writeable 1 Name IOC_IrqEn} {ParentID MM2S_DMACR Description {Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13} Readable 1 ID Dly_IrqEn Writeable 1 Name Dly_IrqEn} {ParentID MM2S_DMACR Description {Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
} Bits {0 2 3 4 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_DMACR Description {Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThreshold Writeable 1 Name IRQThreshold} {ParentID MM2S_DMACR Description {Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelay Writeable 1 Name IRQDelay} {ParentID axi_dma_0 Description {MM2S DMA Status Register} Size 32 Readable 1 ID MM2S_DMASR Writeable 1 MemoryAddress 1077936132 Name MM2S_DMASR} {ParentID MM2S_DMASR Description {DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_DMASR Description {DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
} Bits {0 1} Readable 1 ID Idle Writeable 0 Name Idle} {ParentID MM2S_DMASR Description {1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
} Bits {0 1 3} Readable 1 ID SGIncld Writeable 0 Name SGIncld} {ParentID MM2S_DMASR Description {DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
} Bits {0 1 3 4} Readable 1 ID DMAIntErr Writeable 0 Name DMAIntErr} {ParentID MM2S_DMASR Description {DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
} Bits {0 1 3 4 5} Readable 1 ID DMASlvErr Writeable 0 Name DMASlvErr} {ParentID MM2S_DMASR Description {DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
} Bits {0 1 3 4 5 6} Readable 1 ID DMADecErr Writeable 0 Name DMADecErr} {ParentID MM2S_DMASR Description {Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
} Bits {0 1 3 4 5 6 8} Readable 1 ID SGIntErr Writeable 0 Name SGIntErr} {ParentID MM2S_DMASR Description {Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9} Readable 1 ID SGSlvErr Writeable 0 Name SGSlvErr} {ParentID MM2S_DMASR Description {Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9 10} Readable 1 ID SGDecErr Writeable 0 Name SGDecErr} {ParentID MM2S_DMASR Description {Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
} Bits {0 1 3 4 5 6 8 9 10 12} Readable 1 ID IOC_Irq Writeable 1 Name IOC_Irq} {ParentID MM2S_DMASR Description {Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
} Bits {0 1 3 4 5 6 8 9 10 12 13} Readable 1 ID Dly_Irq Writeable 1 Name Dly_Irq} {ParentID MM2S_DMASR Description {Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_DMASR Description {Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThresholdSts Writeable 0 Name IRQThresholdSts} {ParentID MM2S_DMASR Description {Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelaySts Writeable 0 Name IRQDelaySts} {ParentID axi_dma_0 Description {MM2S Source Address Register} Size 32 Readable 1 ID MM2S_SA Writeable 1 MemoryAddress 1077936152 Name MM2S_SA} {ParentID MM2S_SA Description {Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Source_Address Writeable 1 Name Source_Address} {ParentID axi_dma_0 Description {MM2S Source Address Register} Size 32 Readable 1 ID MM2S_SA_MSB Writeable 1 MemoryAddress 1077936156 Name MM2S_SA_MSB} {ParentID MM2S_SA_MSB Description {Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Source_Address Writeable 1 Name Source_Address} {ParentID axi_dma_0 Description {MM2S DMA Transfer Length Register} Size 32 Readable 1 ID MM2S_LENGTH Writeable 1 MemoryAddress 1077936168 Name MM2S_LENGTH} {ParentID MM2S_LENGTH Description {Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25} Readable 1 ID Length Writeable 1 Name Length} {ParentID axi_dma_0 Description {S2MM DMA Control Register} Size 32 Readable 1 ID S2MM_DMACR Writeable 1 MemoryAddress 1077936176 Name S2MM_DMACR} {ParentID S2MM_DMACR Description {Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_DMACR Description {Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
} Bits {0 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_DMACR Description {Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
} Bits {0 2 3} Readable 1 ID Keyhole Writeable 1 Name Keyhole} {ParentID S2MM_DMACR Description {When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
} Bits {0 2 3 4} Readable 1 ID Cyclic_BD_Enable Writeable 1 Name Cyclic_BD_Enable} {ParentID S2MM_DMACR Description {Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
} Bits {0 2 3 4 12} Readable 1 ID IOC_IrqEn Writeable 1 Name IOC_IrqEn} {ParentID S2MM_DMACR Description {Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13} Readable 1 ID Dly_IrqEn Writeable 1 Name Dly_IrqEn} {ParentID S2MM_DMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
} Bits {0 2 3 4 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_DMACR Description {Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThreshold Writeable 1 Name IRQThreshold} {ParentID S2MM_DMACR Description {Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 2 3 4 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelay Writeable 1 Name IRQDelay} {ParentID axi_dma_0 Description {S2MM DMA Status Register} Size 32 Readable 1 ID S2MM_DMASR Writeable 1 MemoryAddress 1077936180 Name S2MM_DMASR} {ParentID S2MM_DMASR Description {DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_DMASR Description {DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
} Bits {0 1} Readable 1 ID Idle Writeable 0 Name Idle} {ParentID S2MM_DMASR Description {Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
} Bits {0 1 3} Readable 1 ID SGIncld Writeable 0 Name SGIncld} {ParentID S2MM_DMASR Description {DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
} Bits {0 1 3 4} Readable 1 ID DMAIntErr Writeable 0 Name DMAIntErr} {ParentID S2MM_DMASR Description {DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
} Bits {0 1 3 4 5} Readable 1 ID DMASlvErr Writeable 0 Name DMASlvErr} {ParentID S2MM_DMASR Description {DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
} Bits {0 1 3 4 5 6} Readable 1 ID DMADecErr Writeable 0 Name DMADecErr} {ParentID S2MM_DMASR Description {Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8} Readable 1 ID SGIntErr Writeable 0 Name SGIntErr} {ParentID S2MM_DMASR Description {Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9} Readable 1 ID SGSlvErr Writeable 0 Name SGSlvErr} {ParentID S2MM_DMASR Description {Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9 10} Readable 1 ID SGDecErr Writeable 0 Name SGDecErr} {ParentID S2MM_DMASR Description {Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
} Bits {0 1 3 4 5 6 8 9 10 12} Readable 1 ID IOC_Irq Writeable 1 Name IOC_Irq} {ParentID S2MM_DMASR Description {Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
} Bits {0 1 3 4 5 6 8 9 10 12 13} Readable 1 ID Dly_Irq Writeable 1 Name Dly_Irq} {ParentID S2MM_DMASR Description {Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_DMASR Description {Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQThresholdSts Writeable 0 Name IRQThresholdSts} {ParentID S2MM_DMASR Description {Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
} Bits {0 1 3 4 5 6 8 9 10 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelaySts Writeable 0 Name IRQDelaySts} {ParentID axi_dma_0 Description {S2MM DMA Destination Address Register} Size 32 Readable 1 ID S2MM_DA Writeable 1 MemoryAddress 1077936200 Name S2MM_DA} {ParentID S2MM_DA Description {Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Destination_Address Writeable 1 Name Destination_Address} {ParentID axi_dma_0 Description {S2MM Destination Address Register} Size 32 Readable 1 ID S2MM_DA_MSB Writeable 1 MemoryAddress 1077936204 Name S2MM_DA_MSB} {ParentID S2MM_DA_MSB Description {Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Destination_Address Writeable 1 Name Destination_Address} {ParentID axi_dma_0 Description {S2MM DMA Transfer Length Register} Size 32 Readable 1 ID S2MM_LENGTH Writeable 1 MemoryAddress 1077936216 Name S2MM_LENGTH} {ParentID S2MM_LENGTH Description {Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25} Readable 1 ID Length Writeable 1 Name Length}}} axi_gpio_0_S_AXI {name axi_gpio_0 base 0x41200000 high 0x4120FFFF size 65536 slaveintf S_AXI type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_gpio ID axi_gpio_0  Name axi_gpio_0 Readable 0} {ParentID axi_gpio_0 Description {Channel-1 AXI GPIO Data register} Size 32 Readable 1 ID GPIO_DATA Writeable 1 MemoryAddress 1092616192 Name GPIO_DATA} {ParentID GPIO_DATA Description {AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_1_GPIO_DATA Writeable 1 Name Channel_1_GPIO_DATA} {ParentID axi_gpio_0 Description {Channel-1 AXI GPIO 3-State Control register} Size 32 Readable 1 ID GPIO_TRI Writeable 1 MemoryAddress 1092616196 Name GPIO_TRI} {ParentID GPIO_TRI Description {AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_1_GPIO_TRI Writeable 1 Name Channel_1_GPIO_TRI} {ParentID axi_gpio_0 Description {Channel-2 AXI GPIO Data register} Size 32 Readable 1 ID GPIO2_DATA Writeable 1 MemoryAddress 1092616200 Name GPIO2_DATA} {ParentID GPIO2_DATA Description {AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_2_GPIO_DATA Writeable 1 Name Channel_2_GPIO_DATA} {ParentID axi_gpio_0 Description {Channel-2 AXI GPIO 3-State Control register} Size 32 Readable 1 ID GPIO2_TRI Writeable 1 MemoryAddress 1092616204 Name GPIO2_TRI} {ParentID GPIO2_TRI Description {AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Channel_2_GPIO_TRI Writeable 1 Name Channel_2_GPIO_TRI} {ParentID axi_gpio_0 Description {Global_Interrupt_Enable register} Size 32 Readable 1 ID GIER Writeable 1 MemoryAddress 1092616476 Name GIER} {ParentID GIER Description {Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
} Bits 31 Readable 1 ID Global_Interrupt_Enable Writeable 1 Name Global_Interrupt_Enable} {ParentID axi_gpio_0 Description {IP Interrupt Enable register} Size 32 Readable 1 ID IP_IER Writeable 1 MemoryAddress 1092616488 Name IP_IER} {ParentID IP_IER Description {Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
} Bits 0 Readable 1 ID Channel_1_Interrupt_Enable Writeable 1 Name Channel_1_Interrupt_Enable} {ParentID IP_IER Description {Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
} Bits {0 1} Readable 1 ID Channel_2_Interrupt_Enable Writeable 1 Name Channel_2_Interrupt_Enable} {ParentID axi_gpio_0 Description {IP Interrupt Status register} Size 32 Readable 1 ID IP_ISR Writeable 1 MemoryAddress 1092616480 Name IP_ISR} {ParentID IP_ISR Description {Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
} Bits 0 Readable 1 ID Channel_1_Interrupt_Status Writeable 1 Name Channel_1_Interrupt_Status} {ParentID IP_ISR Description {Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
} Bits {0 1} Readable 1 ID Channel_2_Interrupt_Status Writeable 1 Name Channel_2_Interrupt_Status}}} axi_quad_spi_0_AXI_LITE {name axi_quad_spi_0 base 0x41E00000 high 0x41E0FFFF size 65536 slaveintf AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_quad_spi ID axi_quad_spi_0  Name axi_quad_spi_0 Readable 0} {ParentID axi_quad_spi_0 Description {SPI Data Transmit Register} Size 32 Readable 0 ID SPI_DTR Writeable 1 MemoryAddress 1105199208 Name SPI_DTR} {ParentID SPI_DTR Description {SPI Transmit Data.
} Bits {0 1 2 3 4 5 6 7} Readable 0 ID TX_Data Writeable 1 Name TX_Data} {ParentID axi_quad_spi_0 Description {SPI Data Receive Register} Size 32 Readable 1 ID SPI_DRR Writeable 0 MemoryAddress 1105199212 Name SPI_DRR} {ParentID SPI_DRR Description {SPI Receive Data
} Bits {0 1 2 3 4 5 6 7} Readable 1 ID RX_Data Writeable 0 Name RX_Data} {ParentID axi_quad_spi_0 Description {XIP Configuration Register} Size 32 Readable 1 ID XIP_Config_Reg Writeable 1 MemoryAddress 1105199200 Name XIP_Config_Reg} {ParentID XIP_Config_Reg Description {CPHA
} Bits 0 Readable 1 ID CPHA Writeable 1 Name CPHA} {ParentID XIP_Config_Reg Description {CPOL
} Bits {0 1} Readable 1 ID CPOL Writeable 1 Name CPOL} {ParentID axi_quad_spi_0 Description {XIP Status Register} Size 32 Readable 1 ID XIP_Status_Reg Writeable 0 MemoryAddress 1105199204 Name XIP_Status_Reg} {ParentID XIP_Status_Reg Description {Receiver Empty.
} Bits 0 Readable 1 ID RX_Empty Writeable 0 Name RX_Empty} {ParentID XIP_Status_Reg Description {Receiver Full.
} Bits {0 1} Readable 1 ID RX_Full Writeable 0 Name RX_Full} {ParentID XIP_Status_Reg Description {Master mode fault. This bit is set to 1 if the spisel line is deasserted.
} Bits {0 1 2} Readable 1 ID Master_MODF Writeable 0 Name Master_MODF} {ParentID XIP_Status_Reg Description {CPOL_CPHA Error.
} Bits {0 1 2 3} Readable 1 ID CPOL_CPHA_Error Writeable 0 Name CPOL_CPHA_Error} {ParentID XIP_Status_Reg Description {AXI Transaction Error.
} Bits {0 1 2 3 0} Readable 1 ID AXI_Transaction_Error Writeable 0 Name AXI_Transaction_Error}}} axi_quad_spi_0_AXI_FULL {name axi_quad_spi_0 base 0x43C00000 high 0x43C0FFFF size 65536 slaveintf AXI_FULL type REGISTER flags 3 segment {} acctype {} tz {}} dfx_controller_0_s_axi_reg {name dfx_controller_0 base 0x43C10000 high 0x43C1FFFF size 65536 slaveintf s_axi_reg type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A9 bscan {} index 1}}}]. Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.550
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.554
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.558
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.561
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.564
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:53:58.567
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.958
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.962
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.965
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.969
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.973
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-02-18 16:54:37.976
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:34.372
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:34.377
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:34.381
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:34.425
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:34.431
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.139
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:\GitHub\ReconHardware\FPGA_Files\Software\sd_reading\_ide\psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.189
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.197
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.200
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.240
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.244
!MESSAGE XSCT Command: [version -server], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.248
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.254
!MESSAGE XSCT Command: [version], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.259
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.263
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.272
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.278
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.308
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.313
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.322
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.325
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.340
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.343
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.350
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.353
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.368
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.371
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.378
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.382
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.397
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.401
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.407
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.425
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.430
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.440
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.454
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.457
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.472
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.477
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.480
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.483
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.495
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.498
!MESSAGE XSCT Command: [rst -system], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.581
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:40.585
!MESSAGE XSCT Command: [after 3000], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.591
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.608
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.618
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.621
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.635
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.638
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.663
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:43.666
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:45.994
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.015
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.026
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.030
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.044
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_6]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.048
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.060
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.063
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.072
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.076
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.080
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.083
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.419
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.422
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.436
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.439
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.453
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.456
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf], Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:46.547
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf], Result: [{Format=Memory write error at 0x105000. MMU section translation fault, Time=1613689726547, Code=1}, ]. Thread: Worker-37: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.309
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.316
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.319
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.325
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-02-18 17:08:55.329
!MESSAGE Generating MD5 hash for file: C:\GitHub\ReconHardware\FPGA_Files\Software\pr_led\export\pr_led\sw\pr_led\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.332
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:08:55.336
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/sw/pr_led/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.033
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.038
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.049
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.052
!MESSAGE XSCT Command: [version -server], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.057
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.060
!MESSAGE XSCT Command: [version], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.063
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.067
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.077
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.091
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.094
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.105
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.119
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.122
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.129
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.132
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.146
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.150
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.156
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.160
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.173
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.177
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.183
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.186
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.201
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.205
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.212
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.215
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.229
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.233
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.247
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.251
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.254
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.258
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.266
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.270
!MESSAGE XSCT Command: [rst -system], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.430
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:26.434
!MESSAGE XSCT Command: [after 3000], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.442
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.455
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.465
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.468
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.482
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.486
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.510
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:29.513
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.850
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.870
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.883
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.886
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.892
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_6]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.895
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.898
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.902
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.911
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.914
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.918
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:31.922
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.314
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.317
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.330
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.334
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.347
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.350
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf], Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:32.441
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/sd_reading/Debug/sd_reading.elf], Result: [{Format=Memory write error at 0x105000. MMU section translation fault, Time=1613689772440, Code=1}, ]. Thread: Worker-34: Launching SystemDebugger_sd_reading_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.184
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.188
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.192
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.201
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.205
!MESSAGE XSCT Command: [version -server], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.220
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.223
!MESSAGE XSCT Command: [version], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.226
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.229
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.236
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.239
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.253
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.256
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.263
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.267
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.280
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.283
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.290
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.309
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.312
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.320
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.323
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.337
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.340
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.347
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.350
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.365
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.368
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.375
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.378
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.392
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.396
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.410
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx TUL 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.413
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.416
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.419
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.739
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.743
!MESSAGE XSCT Command: [rst -system], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.805
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:56.809
!MESSAGE XSCT Command: [after 3000], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.814
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.829
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.836
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx TUL 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.839
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.853
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:09:59.857
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:00.204
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:00.207
!MESSAGE XSCT Command: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:02.825
!MESSAGE XSCT command with result: [fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/bitstream/top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:02.847
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.164
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.168
!MESSAGE XSCT Command: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.173
!MESSAGE XSCT command with result: [loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/pr_led/export/pr_led/hw/top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, top_6]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.177
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.181
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.185
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.495
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.498
!MESSAGE XSCT Command: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.502
!MESSAGE XSCT command with result: [source C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.506
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.794
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.797
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.822
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.826
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.834
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.837
!MESSAGE XSCT Command: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.962
!MESSAGE XSCT command with result: [dow C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/Debug/hello_world.elf], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.965
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:03.984
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:04.044
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:04.384
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:04.388
!MESSAGE XSCT Command: [con], Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:10:04.416
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-31: Launching SystemDebugger_hello_world_system

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:12:42.663
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-713

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-18 17:12:42.669
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-713
!SESSION 2021-02-20 12:59:34.287 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 12:59:49.744
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 12:59:49.755
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 12:59:49.759
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-20 12:59:50.039
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition
!SESSION 2021-02-20 13:02:05.886 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:02:09.519
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:02:09.526
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:02:09.530
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-20 13:02:09.763
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition
!SESSION 2021-02-20 13:04:38.395 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:04:42.066
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:04:42.072
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:04:42.076
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-20 13:04:42.297
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition
!SESSION 2021-02-20 13:07:16.239 -----------------------------------------------
eclipse.buildId=2020.2
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:07:45.280
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:07:45.284
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:07:45.288
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-20 13:07:48.848
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY org.eclipse.ui 4 4 2021-02-20 13:08:09.195
!MESSAGE To avoid deadlock while executing Display.syncExec() with argument: org.eclipse.egit.ui.internal.decorators.GitLightweightDecorator$1@697fc2d, thread Worker-2: Decoration Calculation will interrupt UI thread.
!SUBENTRY 1 org.eclipse.ui 4 4 2021-02-20 13:08:09.195
!MESSAGE Worker-2: Decoration Calculation thread is an instance of Worker or owns an ILock
!STACK 0
java.lang.IllegalStateException: Call stack for thread Worker-2: Decoration Calculation
	at java.management@11.0.2/sun.management.ThreadImpl.dumpThreads0(Native Method)
	at java.management@11.0.2/sun.management.ThreadImpl.getThreadInfo(ThreadImpl.java:466)
	at org.eclipse.ui.internal.UILockListener.reportInterruption(UILockListener.java:209)
	at org.eclipse.ui.internal.UILockListener.interruptUI(UILockListener.java:179)
	at org.eclipse.ui.internal.PendingSyncExec.waitUntilExecuted(PendingSyncExec.java:92)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:142)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4561)
	at org.eclipse.egit.ui.internal.decorators.GitLightweightDecorator.ensureFontAndColorsCreated(GitLightweightDecorator.java:130)
	at org.eclipse.egit.ui.internal.decorators.GitLightweightDecorator.<init>(GitLightweightDecorator.java:110)
	at java.base@11.0.2/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at java.base@11.0.2/jdk.internal.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at java.base@11.0.2/jdk.internal.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.base@11.0.2/java.lang.reflect.Constructor.newInstance(Constructor.java:490)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:204)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:923)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:246)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:63)
	at org.eclipse.ui.internal.WorkbenchPlugin.lambda$0(WorkbenchPlugin.java:286)
	at org.eclipse.ui.internal.WorkbenchPlugin$$Lambda$486/0x00000001009de440.run(Unknown Source)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:55)
	at org.eclipse.ui.internal.WorkbenchPlugin.createExtension(WorkbenchPlugin.java:284)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorDefinition$1.run(LightweightDecoratorDefinition.java:123)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorDefinition.internalGetDecorator(LightweightDecoratorDefinition.java:119)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorDefinition.decorate(LightweightDecoratorDefinition.java:237)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorManager$LightweightRunnable.run(LightweightDecoratorManager.java:105)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorManager.decorate(LightweightDecoratorManager.java:360)
	at org.eclipse.ui.internal.decorators.LightweightDecoratorManager.getDecorations(LightweightDecoratorManager.java:346)
	at org.eclipse.ui.internal.decorators.DecorationScheduler$1.ensureResultCached(DecorationScheduler.java:386)
	at org.eclipse.ui.internal.decorators.DecorationScheduler$1.run(DecorationScheduler.java:362)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
!SUBENTRY 1 org.eclipse.ui 4 4 2021-02-20 13:08:09.195
!MESSAGE UI thread waiting on a job or lock.
!STACK 0
java.lang.IllegalStateException: Call stack for thread main
	at java.base@11.0.2/java.lang.Object.wait(Native Method)
	at org.eclipse.core.internal.jobs.Semaphore.acquire(Semaphore.java:44)
	at org.eclipse.core.internal.jobs.OrderedLock.doAcquire(OrderedLock.java:173)
	at org.eclipse.core.internal.jobs.OrderedLock.acquire(OrderedLock.java:109)
	at org.eclipse.core.internal.jobs.OrderedLock.acquire(OrderedLock.java:85)
	at org.eclipse.cdt.internal.core.settings.model.xml.XmlProjectDescriptionStorage.getProjectDescription(XmlProjectDescriptionStorage.java:230)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescriptionManager.getProjectDescriptionInternal(CProjectDescriptionManager.java:426)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescriptionManager.getProjectDescription(CProjectDescriptionManager.java:408)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescriptionManager.getProjectDescription(CProjectDescriptionManager.java:402)
	at org.eclipse.cdt.internal.core.settings.model.CProjectDescriptionManager.getProjectDescription(CProjectDescriptionManager.java:395)
	at org.eclipse.cdt.core.model.CoreModel.getProjectDescription(CoreModel.java:1423)
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.findExistingDefaultConfiguration(ManagedBuildInfo.java:268)
	at org.eclipse.cdt.managedbuilder.internal.core.ManagedBuildInfo.getDefaultConfiguration(ManagedBuildInfo.java:254)
	at com.xilinx.sdx.system.core.SystemProjectHelper.getActiveConfiguration(SystemProjectHelper.java:177)
	at com.xilinx.sdx.system.core.SystemProjectHelper.getActiveConfigApplications(SystemProjectHelper.java:242)
	at com.xilinx.sdx.system.core.SystemProjectHelper.getActiveConfigApplications(SystemProjectHelper.java:212)
	at com.xilinx.sdx.system.explorer.SystemProjectLabelProvider.getImage(SystemProjectLabelProvider.java:91)
	at org.eclipse.ui.internal.navigator.extensions.SafeDelegateCommonLabelProvider.getImage(SafeDelegateCommonLabelProvider.java:112)
	at org.eclipse.ui.internal.navigator.NavigatorContentServiceLabelProvider.findImage(NavigatorContentServiceLabelProvider.java:204)
	at org.eclipse.ui.internal.navigator.NavigatorContentServiceLabelProvider.getColumnImage(NavigatorContentServiceLabelProvider.java:112)
	at org.eclipse.ui.internal.navigator.NavigatorContentServiceLabelProvider.getImage(NavigatorContentServiceLabelProvider.java:104)
	at org.eclipse.ui.internal.navigator.NavigatorDecoratingLabelProvider$StyledLabelProviderAdapter.getImage(NavigatorDecoratingLabelProvider.java:63)
	at org.eclipse.jface.viewers.DelegatingStyledCellLabelProvider.getImage(DelegatingStyledCellLabelProvider.java:198)
	at org.eclipse.jface.viewers.DecoratingStyledCellLabelProvider.getImage(DecoratingStyledCellLabelProvider.java:171)
	at org.eclipse.jface.viewers.DelegatingStyledCellLabelProvider.update(DelegatingStyledCellLabelProvider.java:124)
	at org.eclipse.jface.viewers.DecoratingStyledCellLabelProvider.update(DecoratingStyledCellLabelProvider.java:134)
	at org.eclipse.jface.viewers.ViewerColumn.refresh(ViewerColumn.java:144)
	at org.eclipse.jface.viewers.AbstractTreeViewer.doUpdateItem(AbstractTreeViewer.java:954)
	at org.eclipse.jface.viewers.AbstractTreeViewer$UpdateItemSafeRunnable.run(AbstractTreeViewer.java:121)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.JFaceUtil.lambda$0(JFaceUtil.java:47)
	at org.eclipse.ui.internal.JFaceUtil$$Lambda$74/0x0000000100246840.run(Unknown Source)
	at org.eclipse.jface.util.SafeRunnable.run(SafeRunnable.java:174)
	at org.eclipse.jface.viewers.AbstractTreeViewer.doUpdateItem(AbstractTreeViewer.java:1032)
	at org.eclipse.jface.viewers.StructuredViewer$UpdateItemSafeRunnable.run(StructuredViewer.java:427)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.ui.internal.JFaceUtil.lambda$0(JFaceUtil.java:47)
	at org.eclipse.ui.internal.JFaceUtil$$Lambda$74/0x0000000100246840.run(Unknown Source)
	at org.eclipse.jface.util.SafeRunnable.run(SafeRunnable.java:174)
	at org.eclipse.jface.viewers.StructuredViewer.updateItem(StructuredViewer.java:2108)
	at org.eclipse.jface.viewers.AbstractTreeViewer.createTreeItem(AbstractTreeViewer.java:848)
	at org.eclipse.jface.viewers.AbstractTreeViewer.createChildren(AbstractTreeViewer.java:826)
	at org.eclipse.jface.viewers.TreeViewer.createChildren(TreeViewer.java:604)
	at org.eclipse.jface.viewers.AbstractTreeViewer.createChildren(AbstractTreeViewer.java:774)
	at org.eclipse.jface.viewers.AbstractTreeViewer.internalInitializeTree(AbstractTreeViewer.java:1594)
	at org.eclipse.jface.viewers.TreeViewer.internalInitializeTree(TreeViewer.java:780)
	at org.eclipse.jface.viewers.AbstractTreeViewer.lambda$1(AbstractTreeViewer.java:1579)
	at org.eclipse.jface.viewers.AbstractTreeViewer$$Lambda$481/0x00000001009cec40.run(Unknown Source)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1397)
	at org.eclipse.jface.viewers.TreeViewer.preservingSelection(TreeViewer.java:363)
	at org.eclipse.jface.viewers.StructuredViewer.preservingSelection(StructuredViewer.java:1358)
	at org.eclipse.jface.viewers.AbstractTreeViewer.inputChanged(AbstractTreeViewer.java:1573)
	at org.eclipse.jface.viewers.ContentViewer.setInput(ContentViewer.java:282)
	at org.eclipse.jface.viewers.StructuredViewer.setInput(StructuredViewer.java:1631)
	at org.eclipse.ui.navigator.CommonNavigator.createPartControl(CommonNavigator.java:205)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.createPartControl(CompatibilityPart.java:154)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityView.createPartControl(CompatibilityView.java:155)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.create(CompatibilityPart.java:361)
	at java.base@11.0.2/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base@11.0.2/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base@11.0.2/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base@11.0.2/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalInject(InjectorImpl.java:139)
	at org.eclipse.e4.core.internal.di.InjectorImpl.internalMake(InjectorImpl.java:408)
	at org.eclipse.e4.core.internal.di.InjectorImpl.make(InjectorImpl.java:331)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.make(ContextInjectionFactory.java:202)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.createFromBundle(ReflectionContributionFactory.java:91)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.doCreate(ReflectionContributionFactory.java:60)
	at org.eclipse.e4.ui.internal.workbench.ReflectionContributionFactory.create(ReflectionContributionFactory.java:42)
	at org.eclipse.e4.ui.workbench.renderers.swt.ContributedPartRenderer.createWidget(ContributedPartRenderer.java:132)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:1002)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:662)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:547)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:531)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:73)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:1002)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:662)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.StackRenderer.showTab(StackRenderer.java:1297)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:105)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:680)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.createElement(PartServiceImpl.java:1305)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.showPart(PartServiceImpl.java:1270)
	at org.eclipse.ui.internal.WorkbenchPartReference.getPart(WorkbenchPartReference.java:396)
	at org.eclipse.ui.internal.ViewReference.getView(ViewReference.java:88)
	at com.xilinx.ide.application.ui.ApplicationWorkbenchWindowAdvisor.setLinkingEnabledForExplorers(ApplicationWorkbenchWindowAdvisor.java:141)
	at com.xilinx.ide.application.ui.ApplicationWorkbenchWindowAdvisor.postWindowOpen(ApplicationWorkbenchWindowAdvisor.java:111)
	at org.eclipse.ui.internal.WorkbenchWindow.fireWindowOpened(WorkbenchWindow.java:1803)
	at org.eclipse.ui.internal.Workbench.createWorkbenchWindow(Workbench.java:1516)
	at org.eclipse.ui.internal.Workbench.openWorkbenchWindow(Workbench.java:2524)
	at org.eclipse.ui.internal.Workbench.getWorkbenchPage(Workbench.java:1995)
	at org.eclipse.ui.internal.Workbench.setReference(Workbench.java:2040)
	at org.eclipse.ui.internal.Workbench.lambda$11(Workbench.java:1931)
	at org.eclipse.ui.internal.Workbench$$Lambda$225/0x0000000100526c40.handleEvent(Unknown Source)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.lambda$0(UIEventHandler.java:38)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler$$Lambda$228/0x0000000100525840.run(Unknown Source)
	at org.eclipse.swt.widgets.Synchronizer.syncExec(Synchronizer.java:236)
	at org.eclipse.ui.internal.UISynchronizer.syncExec(UISynchronizer.java:133)
	at org.eclipse.swt.widgets.Display.syncExec(Display.java:4561)
	at org.eclipse.e4.ui.internal.workbench.swt.E4Application$1.syncExec(E4Application.java:219)
	at org.eclipse.e4.ui.services.internal.events.UIEventHandler.handleEvent(UIEventHandler.java:38)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.basic.impl.PartImpl.setContext(PartImpl.java:469)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:637)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$1.run(PartRenderingEngine.java:547)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:531)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.createWidget(ElementReferenceRenderer.java:73)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createWidget(PartRenderingEngine.java:1002)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:662)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.StackRenderer.showTab(StackRenderer.java:1297)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:105)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:680)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.SashRenderer.processContents(SashRenderer.java:148)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.SashRenderer.processContents(SashRenderer.java:148)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.SashRenderer.processContents(SashRenderer.java:148)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.PerspectiveRenderer.processContents(PerspectiveRenderer.java:51)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.PerspectiveStackRenderer.showTab(PerspectiveStackRenderer.java:82)
	at org.eclipse.e4.ui.workbench.renderers.swt.LazyStackRenderer.postProcess(LazyStackRenderer.java:105)
	at org.eclipse.e4.ui.workbench.renderers.swt.PerspectiveStackRenderer.postProcess(PerspectiveStackRenderer.java:64)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:680)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.SashRenderer.processContents(SashRenderer.java:148)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.workbench.renderers.swt.SWTPartRenderer.processContents(SWTPartRenderer.java:71)
	at org.eclipse.e4.ui.workbench.renderers.swt.WBWRenderer.processContents(WBWRenderer.java:666)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:676)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeCreateGui(PartRenderingEngine.java:768)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$0(PartRenderingEngine.java:739)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$2.run(PartRenderingEngine.java:733)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.createGui(PartRenderingEngine.java:717)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1086)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.ui.internal.Workbench$$Lambda$167/0x000000010038a040.run(Unknown Source)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base@11.0.2/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base@11.0.2/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base@11.0.2/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base@11.0.2/java.lang.reflect.Method.invoke(Method.java:566)
	at app//org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at app//org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at app//org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.694
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.697
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.701
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.705
!MESSAGE XSCT Command: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Thread: Thread-28

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.718
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-20

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:16.722
!MESSAGE XSCT command with result: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Result: [null, ]. Thread: Thread-28

!ENTRY org.eclipse.e4.ui.workbench 2 0 2021-02-20 13:08:24.282
!MESSAGE Removing PartDescriptorImpl with the "org.eclipse.tm.terminal.view.TerminalView" id and the "Terminal" label.It points to the non available "bundleclass://org.eclipse.ui.workbench/org.eclipse.ui.internal.e4.compatibility.CompatibilityView" class. Bundle might have been uninstalled

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:25.005
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-7: Initializing s/w repositories

!ENTRY org.eclipse.core.resources 4 568 2021-02-20 13:08:36.716
!MESSAGE Could not write metadata for '/RemoteSystemsTempFiles'.
!STACK 0
java.io.FileNotFoundException: C:\GitHub\ReconHardware\FPGA_Files\Software\.metadata\.plugins\org.eclipse.core.resources\.projects\RemoteSystemsTempFiles\.markers.snap (The system cannot find the path specified)
	at java.base/java.io.FileOutputStream.open0(Native Method)
	at java.base/java.io.FileOutputStream.open(FileOutputStream.java:298)
	at java.base/java.io.FileOutputStream.<init>(FileOutputStream.java:237)
	at java.base/java.io.FileOutputStream.<init>(FileOutputStream.java:158)
	at org.eclipse.core.internal.localstore.SafeChunkyOutputStream.<init>(SafeChunkyOutputStream.java:48)
	at org.eclipse.core.internal.localstore.SafeChunkyOutputStream.<init>(SafeChunkyOutputStream.java:44)
	at org.eclipse.core.internal.resources.SaveManager.visitAndSnap(SaveManager.java:1765)
	at org.eclipse.core.internal.resources.SaveManager.visitAndSnap(SaveManager.java:1846)
	at org.eclipse.core.internal.resources.SaveManager.save(SaveManager.java:1202)
	at org.eclipse.core.internal.resources.SaveManager.save(SaveManager.java:1143)
	at org.eclipse.core.internal.resources.DelayedSnapshotJob.run(DelayedSnapshotJob.java:55)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:37.673
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:37.678
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-7: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:08:37.682
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/Xilinx/Vitis/2020.2/data]. Thread: Worker-7: Initializing s/w repositories

!ENTRY org.eclipse.ui.ide 4 4 2021-02-20 13:09:09.812
!MESSAGE Problems saving workspace

!ENTRY org.eclipse.ui.ide 4 1 2021-02-20 13:09:09.817
!MESSAGE Problems occurred while trying to save the state of the workbench.
!SUBENTRY 1 org.eclipse.core.resources 4 568 2021-02-20 13:09:09.817
!MESSAGE Could not write metadata for '/RemoteSystemsTempFiles'.
!STACK 0
java.io.FileNotFoundException: C:\GitHub\ReconHardware\FPGA_Files\Software\.metadata\.plugins\org.eclipse.core.resources\.projects\RemoteSystemsTempFiles\.markers (The system cannot find the path specified)
	at java.base/java.io.FileOutputStream.open0(Native Method)
	at java.base/java.io.FileOutputStream.open(FileOutputStream.java:298)
	at java.base/java.io.FileOutputStream.<init>(FileOutputStream.java:237)
	at java.base/java.io.FileOutputStream.<init>(FileOutputStream.java:187)
	at org.eclipse.core.internal.localstore.SafeFileOutputStream.<init>(SafeFileOutputStream.java:55)
	at org.eclipse.core.internal.resources.SaveManager.visitAndSave(SaveManager.java:1657)
	at org.eclipse.core.internal.resources.SaveManager.visitAndSave(SaveManager.java:1736)
	at org.eclipse.core.internal.resources.SaveManager.save(SaveManager.java:1177)
	at org.eclipse.core.internal.resources.Workspace.save(Workspace.java:2333)
	at org.eclipse.ui.internal.ide.application.IDEWorkbenchAdvisor.lambda$1(IDEWorkbenchAdvisor.java:509)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:122)
!SESSION 2021-02-20 13:09:11.508 -----------------------------------------------
eclipse.buildId=2020.2
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data file:/C:/GitHub/ReconHardware/FPGA_Files/Software/

!ENTRY org.eclipse.cdt.debug.ui.memory.memorybrowser 4 0 2021-02-20 13:09:12.983
!MESSAGE FrameworkEvent ERROR
!STACK 0
org.osgi.framework.BundleException: Could not resolve module: org.eclipse.cdt.debug.ui.memory.memorybrowser [526]
  Another singleton bundle selected: osgi.identity; type="osgi.bundle"; version:Version="1.3.0.201802261533"; osgi.identity="org.eclipse.cdt.debug.ui.memory.memorybrowser"; singleton:="true"

	at org.eclipse.osgi.container.Module.start(Module.java:462)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel$2.run(ModuleContainer.java:1844)
	at org.eclipse.osgi.internal.framework.EquinoxContainerAdaptor$1$1.execute(EquinoxContainerAdaptor.java:136)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1837)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1778)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1742)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1664)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.EventManager$EventThread.run(EventManager.java:345)

!ENTRY org.eclipse.cdt.debug.ui.memory.search 4 0 2021-02-20 13:09:12.988
!MESSAGE FrameworkEvent ERROR
!STACK 0
org.osgi.framework.BundleException: Could not resolve module: org.eclipse.cdt.debug.ui.memory.search [527]
  Another singleton bundle selected: osgi.identity; type="osgi.bundle"; version:Version="1.3.0.201802261533"; osgi.identity="org.eclipse.cdt.debug.ui.memory.search"; singleton:="true"

	at org.eclipse.osgi.container.Module.start(Module.java:462)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel$2.run(ModuleContainer.java:1844)
	at org.eclipse.osgi.internal.framework.EquinoxContainerAdaptor$1$1.execute(EquinoxContainerAdaptor.java:136)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1837)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1778)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1742)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1664)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.EventManager$EventThread.run(EventManager.java:345)

!ENTRY org.eclipse.cdt.debug.ui.memory.traditional 4 0 2021-02-20 13:09:12.993
!MESSAGE FrameworkEvent ERROR
!STACK 0
org.osgi.framework.BundleException: Could not resolve module: org.eclipse.cdt.debug.ui.memory.traditional [528]
  Another singleton bundle selected: osgi.identity; type="osgi.bundle"; version:Version="1.5.0.201802261533"; osgi.identity="org.eclipse.cdt.debug.ui.memory.traditional"; singleton:="true"

	at org.eclipse.osgi.container.Module.start(Module.java:462)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel$2.run(ModuleContainer.java:1844)
	at org.eclipse.osgi.internal.framework.EquinoxContainerAdaptor$1$1.execute(EquinoxContainerAdaptor.java:136)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1837)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1778)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1742)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1664)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.EventManager$EventThread.run(EventManager.java:345)

!ENTRY org.eclipse.cdt.debug.ui.memory.transport 4 0 2021-02-20 13:09:12.997
!MESSAGE FrameworkEvent ERROR
!STACK 0
org.osgi.framework.BundleException: Could not resolve module: org.eclipse.cdt.debug.ui.memory.transport [529]
  Another singleton bundle selected: osgi.identity; type="osgi.bundle"; version:Version="2.1.0.201802261533"; osgi.identity="org.eclipse.cdt.debug.ui.memory.transport"; singleton:="true"

	at org.eclipse.osgi.container.Module.start(Module.java:462)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel$2.run(ModuleContainer.java:1844)
	at org.eclipse.osgi.internal.framework.EquinoxContainerAdaptor$1$1.execute(EquinoxContainerAdaptor.java:136)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1837)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.incStartLevel(ModuleContainer.java:1778)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1742)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1664)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.dispatchEvent(ModuleContainer.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.EventManager$EventThread.run(EventManager.java:345)

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:09:16.085
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:09:16.091
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-02-20 13:09:16.097
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2021-02-20 13:09:16.187
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.901
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.910
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-26

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.920
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.944
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-26

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.949
!MESSAGE XSCT Command: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Thread: Thread-26

!ENTRY com.xilinx.sdk.utils 0 0 2021-02-20 13:09:19.956
!MESSAGE XSCT command with result: [setws C:/GitHub/ReconHardware/FPGA_Files/Software], Result: [null, ]. Thread: Thread-26
