Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 13:42:06 2018
| Host         : LAPTOP-QC2AS776 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_VGA_wrapper_timing_summary_routed.rpt -pb HDMI_VGA_wrapper_timing_summary_routed.pb -rpx HDMI_VGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_VGA_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: HDMI_VGA_i/VGA_controller_0/inst/r_VDE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 229 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.256        0.000                      0                  346        0.063        0.000                      0                  346        2.000        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
i_CLK                              {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_VGA_clk_wiz_0_0    {0.000 19.857}       39.714          25.180          
  clk_out2_HDMI_VGA_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_HDMI_VGA_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                        {0.000 4.000}        23.000          43.478          
  clk_out1_HDMI_VGA_clk_wiz_0_0_1  {0.000 45.671}       91.343          10.948          
  clk_out2_HDMI_VGA_clk_wiz_0_0_1  {0.000 9.200}        18.400          54.348          
  clkfbout_HDMI_VGA_clk_wiz_0_0_1  {0.000 11.500}       23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0         35.999        0.000                      0                  304        0.160        0.000                      0                  304       18.877        0.000                       0                   223  
  clk_out2_HDMI_VGA_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_HDMI_VGA_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0_1       87.630        0.000                      0                  304        0.160        0.000                      0                  304       44.691        0.000                       0                   223  
  clk_out2_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                   16.245        0.000                       0                    10  
  clkfbout_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                   20.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.256        0.000                      0                  304        0.063        0.000                      0                  304  
clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.256        0.000                      0                  304        0.063        0.000                      0                  304  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0         36.136        0.000                      0                   42        0.874        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.393        0.000                      0                   42        0.777        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.393        0.000                      0                   42        0.777        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0_1       87.768        0.000                      0                   42        0.874        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.999ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.580ns (21.461%)  route 2.123ns (78.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 38.407 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.580     2.050    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559    38.407    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588    38.995    
                         clock uncertainty           -0.097    38.898    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.049    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.049    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 35.999    

Slack (MET) :             36.031ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.617%)  route 2.422ns (68.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 38.419 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.738    -0.655    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y22         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.518    -0.137 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/Q
                         net (fo=3, routed)           0.831     0.694    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[1]
    SLICE_X38Y22         LUT5 (Prop_lut5_I3_O)        0.150     0.844 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.799     1.643    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.328     1.971 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.162     2.133    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.257 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=5, routed)           0.630     2.888    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.570    38.419    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.625    39.043    
                         clock uncertainty           -0.097    38.946    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.028    38.918    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                 36.031    

Slack (MET) :             36.054ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.406 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.524     1.994    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558    38.406    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    38.994    
                         clock uncertainty           -0.097    38.897    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.048    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.048    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 36.054    

Slack (MET) :             36.063ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.283ns (35.957%)  route 2.285ns (64.043%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.426 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755    -0.638    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.704     0.485    HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m[2]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.296     0.781 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8/O
                         net (fo=5, routed)           0.646     1.426    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.118     1.544 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8/O
                         net (fo=2, routed)           0.484     2.028    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.326     2.354 f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2/O
                         net (fo=1, routed)           0.452     2.806    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.930 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.930    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.577    38.426    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.588    39.013    
                         clock uncertainty           -0.097    38.916    
    SLICE_X38Y8          FDCE (Setup_fdce_C_D)        0.077    38.993    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 36.063    

Slack (MET) :             36.087ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.193%)  route 2.033ns (77.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.406 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.491     1.961    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558    38.406    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    38.994    
                         clock uncertainty           -0.097    38.897    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.048    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.048    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 36.087    

Slack (MET) :             36.162ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.395ns (40.790%)  route 2.025ns (59.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.427 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.757    -0.636    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.639     0.422    HDMI_VGA_i/hdmi_tx_0/inst/encg/p_0_in5_in
    SLICE_X38Y5          LUT4 (Prop_lut4_I0_O)        0.288     0.710 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.702     1.412    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.356     1.768 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0/O
                         net (fo=3, routed)           0.684     2.452    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.332     2.784 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.784    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    38.427    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                         clock pessimism              0.588    39.014    
                         clock uncertainty           -0.097    38.917    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029    38.946    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 36.162    

Slack (MET) :             36.186ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.756ns (52.344%)  route 1.599ns (47.656%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 38.417 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.354     2.712    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.568    38.417    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626    39.042    
                         clock uncertainty           -0.097    38.945    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)       -0.047    38.898    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.898    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 36.186    

Slack (MET) :             36.194ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.418 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347     2.705    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569    38.418    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.043    
                         clock uncertainty           -0.097    38.946    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.047    38.899    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 36.194    

Slack (MET) :             36.198ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 38.418 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347     2.705    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569    38.418    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.626    39.043    
                         clock uncertainty           -0.097    38.946    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.043    38.903    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         38.903    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 36.198    

Slack (MET) :             36.201ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.148ns (33.547%)  route 2.274ns (66.453%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.427 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755    -0.638    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.837     0.655    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.124     0.779 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.443     1.222    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.118     1.340 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17/O
                         net (fo=2, routed)           0.589     1.929    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.326     2.255 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.405     2.660    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.784 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.784    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    38.427    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    39.051    
                         clock uncertainty           -0.097    38.954    
    SLICE_X39Y3          FDCE (Setup_fdce_C_D)        0.031    38.985    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.985    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 36.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.588    -0.507    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -0.742    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.060    -0.447    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.291    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.060    -0.451    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.280    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.064    -0.447    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.305    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.098    -0.207 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.207    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121    -0.390    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.700%)  route 0.106ns (36.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.582    -0.513    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=15, routed)          0.106    -0.266    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.849    -0.748    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.248    -0.500    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091    -0.409    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.257    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092    -0.404    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.112    -0.256    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.405    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.315    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.216 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.216    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.419    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.171%)  route 0.128ns (40.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.594    -0.501    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.128    -0.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -0.734    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.092    -0.393    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.503    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.145    -0.216    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.075    -0.428    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 19.857 }
Period(ns):         39.714
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.714      37.559     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         39.714      38.047     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.714      38.465     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.714      173.646    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y11     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y11     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y9      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y11     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.857      18.877     SLICE_X42Y9      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       87.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.630ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.703ns  (logic 0.580ns (21.461%)  route 2.123ns (78.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 90.036 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.580     2.050    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559    90.036    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588    90.623    
                         clock uncertainty           -0.094    90.529    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    89.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                         89.680    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 87.630    

Slack (MET) :             87.662ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.617%)  route 2.422ns (68.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 90.047 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.738    -0.655    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y22         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.518    -0.137 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/Q
                         net (fo=3, routed)           0.831     0.694    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[1]
    SLICE_X38Y22         LUT5 (Prop_lut5_I3_O)        0.150     0.844 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.799     1.643    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.328     1.971 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.162     2.133    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124     2.257 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=5, routed)           0.630     2.888    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.570    90.047    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.625    90.672    
                         clock uncertainty           -0.094    90.578    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.028    90.550    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         90.550    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                 87.662    

Slack (MET) :             87.685ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.035 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.524     1.994    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558    90.035    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    90.622    
                         clock uncertainty           -0.094    90.528    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    89.679    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         89.679    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 87.685    

Slack (MET) :             87.694ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.283ns (35.957%)  route 2.285ns (64.043%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.054 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755    -0.638    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.419    -0.219 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.704     0.485    HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m[2]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.296     0.781 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8/O
                         net (fo=5, routed)           0.646     1.426    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.118     1.544 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8/O
                         net (fo=2, routed)           0.484     2.028    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.326     2.354 f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2/O
                         net (fo=1, routed)           0.452     2.806    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.930 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.930    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.577    90.054    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.588    90.642    
                         clock uncertainty           -0.094    90.548    
    SLICE_X38Y8          FDCE (Setup_fdce_C_D)        0.077    90.625    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         90.625    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 87.694    

Slack (MET) :             87.718ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.193%)  route 2.033ns (77.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.035 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.491     1.961    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558    90.035    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    90.622    
                         clock uncertainty           -0.094    90.528    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    89.679    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         89.679    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                 87.718    

Slack (MET) :             87.793ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.395ns (40.790%)  route 2.025ns (59.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.055 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.757    -0.636    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.217 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.639     0.422    HDMI_VGA_i/hdmi_tx_0/inst/encg/p_0_in5_in
    SLICE_X38Y5          LUT4 (Prop_lut4_I0_O)        0.288     0.710 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.702     1.412    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.356     1.768 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0/O
                         net (fo=3, routed)           0.684     2.452    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.332     2.784 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.784    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    90.055    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                         clock pessimism              0.588    90.643    
                         clock uncertainty           -0.094    90.549    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029    90.578    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         90.578    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 87.793    

Slack (MET) :             87.818ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.756ns (52.344%)  route 1.599ns (47.656%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 90.045 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.354     2.712    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.568    90.045    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626    90.671    
                         clock uncertainty           -0.094    90.577    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)       -0.047    90.530    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         90.530    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                 87.818    

Slack (MET) :             87.826ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 90.046 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347     2.705    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569    90.046    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    90.672    
                         clock uncertainty           -0.094    90.578    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.047    90.531    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         90.531    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 87.826    

Slack (MET) :             87.830ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 90.046 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750    -0.643    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.187 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682     0.495    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124     0.619 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.619    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.151 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.151    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.422 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563     1.985    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373     2.358 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347     2.705    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569    90.046    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.626    90.672    
                         clock uncertainty           -0.094    90.578    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.043    90.535    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         90.535    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 87.830    

Slack (MET) :             87.832ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.148ns (33.547%)  route 2.274ns (66.453%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.055 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755    -0.638    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.182 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.837     0.655    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.124     0.779 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.443     1.222    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.118     1.340 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17/O
                         net (fo=2, routed)           0.589     1.929    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.326     2.255 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.405     2.660    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.784 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.784    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    90.055    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    90.680    
                         clock uncertainty           -0.094    90.586    
    SLICE_X39Y3          FDCE (Setup_fdce_C_D)        0.031    90.617    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         90.617    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 87.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.588    -0.507    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -0.742    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.060    -0.447    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.291    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.060    -0.451    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.280    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.064    -0.447    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.305    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.098    -0.207 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.207    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121    -0.390    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.700%)  route 0.106ns (36.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.582    -0.513    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=15, routed)          0.106    -0.266    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.849    -0.748    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.248    -0.500    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091    -0.409    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.257    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092    -0.404    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.112    -0.256    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.405    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.315    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.216 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.216    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.419    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.171%)  route 0.128ns (40.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.594    -0.501    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.128    -0.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -0.734    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.092    -0.393    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.503    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.145    -0.216    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/C
                         clock pessimism              0.233    -0.503    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.075    -0.428    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 45.671 }
Period(ns):         91.343
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         91.343      89.188     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         91.343      89.676     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         91.343      90.094     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       91.343      122.017    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y12     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y9      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[33].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y11     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y9      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         45.671      44.691     SLICE_X42Y20     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 9.200 }
Period(ns):         18.400
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         18.400      16.245     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         18.400      17.151     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       18.400      194.960    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 11.500 }
Period(ns):         23.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         23.000      20.845     BUFGCTRL_X0Y18   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       23.000      190.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.703ns  (logic 0.580ns (21.461%)  route 2.123ns (78.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 276.693 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.580   276.078    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559   276.693    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588   277.281    
                         clock uncertainty           -0.097   277.183    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   276.334    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                        276.334    
                         arrival time                        -276.078    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.617%)  route 2.422ns (68.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 276.704 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 273.374 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.738   273.374    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y22         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.518   273.892 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/Q
                         net (fo=3, routed)           0.831   274.723    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[1]
    SLICE_X38Y22         LUT5 (Prop_lut5_I3_O)        0.150   274.873 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.799   275.672    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.328   276.000 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.162   276.162    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124   276.286 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=5, routed)           0.630   276.916    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.570   276.704    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.625   277.329    
                         clock uncertainty           -0.097   277.232    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.028   277.204    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        277.204    
                         arrival time                        -276.916    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 276.692 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.524   276.022    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558   276.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   277.280    
                         clock uncertainty           -0.097   277.182    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   276.333    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        276.333    
                         arrival time                        -276.022    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.568ns  (logic 1.283ns (35.957%)  route 2.285ns (64.043%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.712 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 273.391 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755   273.391    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.419   273.810 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.704   274.513    HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m[2]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.296   274.809 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8/O
                         net (fo=5, routed)           0.646   275.455    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.118   275.573 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8/O
                         net (fo=2, routed)           0.484   276.057    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.326   276.383 f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2/O
                         net (fo=1, routed)           0.452   276.835    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124   276.959 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   276.959    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.577   276.711    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.588   277.299    
                         clock uncertainty           -0.097   277.202    
    SLICE_X38Y8          FDCE (Setup_fdce_C_D)        0.077   277.279    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        277.279    
                         arrival time                        -276.959    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.193%)  route 2.033ns (77.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 276.692 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.491   275.989    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558   276.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   277.280    
                         clock uncertainty           -0.097   277.182    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   276.333    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        276.333    
                         arrival time                        -275.989    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.420ns  (logic 1.395ns (40.790%)  route 2.025ns (59.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.713 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 273.393 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.757   273.393    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.419   273.812 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.639   274.450    HDMI_VGA_i/hdmi_tx_0/inst/encg/p_0_in5_in
    SLICE_X38Y5          LUT4 (Prop_lut4_I0_O)        0.288   274.738 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.702   275.440    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.356   275.796 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0/O
                         net (fo=3, routed)           0.684   276.481    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.332   276.813 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000   276.813    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   276.712    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                         clock pessimism              0.588   277.300    
                         clock uncertainty           -0.097   277.203    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029   277.232    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                        277.232    
                         arrival time                        -276.813    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.355ns  (logic 1.756ns (52.344%)  route 1.599ns (47.656%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 276.703 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 273.386 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   273.386    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   273.842 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   274.524    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   274.648 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   274.648    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   275.180 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   275.180    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   275.451 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   276.014    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   276.387 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.354   276.741    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.568   276.702    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626   277.328    
                         clock uncertainty           -0.097   277.231    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)       -0.047   277.184    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        277.184    
                         arrival time                        -276.741    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 276.704 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 273.386 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   273.386    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   273.842 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   274.524    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   274.648 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   274.648    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   275.180 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   275.180    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   275.451 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   276.014    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   276.387 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347   276.734    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569   276.703    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626   277.329    
                         clock uncertainty           -0.097   277.232    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.047   277.185    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        277.185    
                         arrival time                        -276.734    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 276.704 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 273.386 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   273.386    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   273.842 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   274.524    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   274.648 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   274.648    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   275.180 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   275.180    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   275.451 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   276.014    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   276.387 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347   276.734    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569   276.703    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.626   277.329    
                         clock uncertainty           -0.097   277.232    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.043   277.189    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        277.189    
                         arrival time                        -276.734    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.422ns  (logic 1.148ns (33.547%)  route 2.274ns (66.453%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.713 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 273.391 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755   273.391    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456   273.847 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.837   274.683    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.124   274.807 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.443   275.250    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.118   275.368 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17/O
                         net (fo=2, routed)           0.589   275.957    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.326   276.283 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.405   276.689    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124   276.813 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000   276.813    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   276.712    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625   277.337    
                         clock uncertainty           -0.097   277.240    
    SLICE_X39Y3          FDCE (Setup_fdce_C_D)        0.031   277.271    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        277.271    
                         arrival time                        -276.813    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.588    -0.507    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -0.742    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
                         clock uncertainty            0.097    -0.409    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.060    -0.349    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.291    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.060    -0.353    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.280    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.064    -0.349    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.305    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.098    -0.207 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.207    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121    -0.292    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.700%)  route 0.106ns (36.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.582    -0.513    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=15, routed)          0.106    -0.266    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.849    -0.748    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.248    -0.500    
                         clock uncertainty            0.097    -0.402    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091    -0.311    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.257    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.097    -0.398    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092    -0.306    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.112    -0.256    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.097    -0.398    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.307    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.315    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.216 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.216    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.321    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.171%)  route 0.128ns (40.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.594    -0.501    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.128    -0.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -0.734    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.097    -0.387    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.092    -0.295    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.503    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.145    -0.216    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.097    -0.405    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.075    -0.330    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.703ns  (logic 0.580ns (21.461%)  route 2.123ns (78.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 638.093 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.580   637.478    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.559   638.093    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
                         clock pessimism              0.588   638.681    
                         clock uncertainty           -0.097   638.583    
    OLOGIC_X0Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   637.734    HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m
  -------------------------------------------------------------------
                         required time                        637.734    
                         arrival time                        -637.478    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.542ns  (logic 1.120ns (31.617%)  route 2.422ns (68.383%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 638.104 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.655ns = ( 634.774 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.738   634.774    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y22         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDSE (Prop_fdse_C_Q)         0.518   635.292 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[1]/Q
                         net (fo=3, routed)           0.831   636.123    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[1]
    SLICE_X38Y22         LUT5 (Prop_lut5_I3_O)        0.150   636.273 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.799   637.072    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.328   637.400 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.162   637.562    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I3_O)        0.124   637.686 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=5, routed)           0.630   638.316    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.570   638.105    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X38Y17         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.625   638.729    
                         clock uncertainty           -0.097   638.632    
    SLICE_X38Y17         FDRE (Setup_fdre_C_D)       -0.028   638.604    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        638.604    
                         arrival time                        -638.316    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.646ns  (logic 0.580ns (21.916%)  route 2.066ns (78.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 638.092 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.524   637.422    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558   638.092    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   638.680    
                         clock uncertainty           -0.097   638.582    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   637.733    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        637.733    
                         arrival time                        -637.422    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.568ns  (logic 1.283ns (35.957%)  route 2.285ns (64.043%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.112 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 634.791 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755   634.791    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.419   635.210 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.704   635.913    HDMI_VGA_i/hdmi_tx_0/inst/encb/n1q_m[2]
    SLICE_X39Y7          LUT3 (Prop_lut3_I2_O)        0.296   636.209 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8/O
                         net (fo=5, routed)           0.646   636.855    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[3]_i_8_n_0
    SLICE_X41Y8          LUT5 (Prop_lut5_I0_O)        0.118   636.973 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8/O
                         net (fo=2, routed)           0.484   637.457    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_8_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.326   637.783 f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2/O
                         net (fo=1, routed)           0.452   638.235    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I1_O)        0.124   638.359 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   638.359    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt[4]_i_1_n_0
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.577   638.112    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X38Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.588   638.699    
                         clock uncertainty           -0.097   638.602    
    SLICE_X38Y8          FDCE (Setup_fdce_C_D)        0.077   638.679    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        638.679    
                         arrival time                        -638.359    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.613ns  (logic 0.580ns (22.193%)  route 2.033ns (77.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 638.092 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.491   637.389    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.558   638.092    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   638.680    
                         clock uncertainty           -0.097   638.582    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   637.733    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        637.733    
                         arrival time                        -637.389    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.420ns  (logic 1.395ns (40.790%)  route 2.025ns (59.210%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.112 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.636ns = ( 634.793 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.757   634.793    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.419   635.212 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/vdin_q_reg[1]/Q
                         net (fo=10, routed)          0.639   635.850    HDMI_VGA_i/hdmi_tx_0/inst/encg/p_0_in5_in
    SLICE_X38Y5          LUT4 (Prop_lut4_I0_O)        0.288   636.138 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0/O
                         net (fo=3, routed)           0.702   636.840    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_3__0_n_0
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.356   637.196 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0/O
                         net (fo=3, routed)           0.684   637.881    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[3]_i_3__0_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I3_O)        0.332   638.213 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000   638.213    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   638.113    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                         clock pessimism              0.588   638.700    
                         clock uncertainty           -0.097   638.603    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029   638.632    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                        638.632    
                         arrival time                        -638.213    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.355ns  (logic 1.756ns (52.344%)  route 1.599ns (47.656%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 638.102 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 634.786 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   634.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   635.242 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   635.924    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   636.048 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   636.048    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   636.580 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   636.580    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   636.851 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   637.414    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   637.787 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.354   638.141    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.568   638.103    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y19         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626   638.728    
                         clock uncertainty           -0.097   638.631    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)       -0.047   638.584    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        638.584    
                         arrival time                        -638.141    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 638.104 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 634.786 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   634.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   635.242 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   635.924    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   636.048 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   636.048    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   636.580 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   636.580    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   636.851 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   637.414    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   637.787 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347   638.134    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569   638.104    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626   638.729    
                         clock uncertainty           -0.097   638.632    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.047   638.585    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        638.585    
                         arrival time                        -638.134    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.348ns  (logic 1.756ns (52.453%)  route 1.592ns (47.547%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 638.104 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 634.786 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.750   634.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y15         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.456   635.242 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[1]/Q
                         net (fo=7, routed)           0.682   635.924    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[1]
    SLICE_X40Y15         LUT4 (Prop_lut4_I0_O)        0.124   636.048 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000   636.048    HDMI_VGA_i/color_logic_0/inst/i__carry_i_8_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   636.580 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   636.580    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   636.851 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.563   637.414    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X43Y18         LUT6 (Prop_lut6_I2_O)        0.373   637.787 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=4, routed)           0.347   638.134    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.569   638.104    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y18         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]/C
                         clock pessimism              0.626   638.729    
                         clock uncertainty           -0.097   638.632    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.043   638.589    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        638.589    
                         arrival time                        -638.134    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.422ns  (logic 1.148ns (33.547%)  route 2.274ns (66.453%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.112 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 634.791 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.755   634.791    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.456   635.247 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m_reg[2]/Q
                         net (fo=12, routed)          0.837   636.083    HDMI_VGA_i/hdmi_tx_0/inst/encg/n0q_m[2]
    SLICE_X40Y3          LUT3 (Prop_lut3_I1_O)        0.124   636.207 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0/O
                         net (fo=6, routed)           0.443   636.650    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[3]_i_6__0_n_0
    SLICE_X39Y3          LUT5 (Prop_lut5_I4_O)        0.118   636.768 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17/O
                         net (fo=2, routed)           0.589   637.358    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_17_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.326   637.684 f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.405   638.089    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I5_O)        0.124   638.213 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000   638.213    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   638.113    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625   638.737    
                         clock uncertainty           -0.097   638.640    
    SLICE_X39Y3          FDCE (Setup_fdce_C_D)        0.031   638.671    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        638.671    
                         arrival time                        -638.213    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.588    -0.507    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.287    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.855    -0.742    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y32         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
                         clock uncertainty            0.097    -0.409    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.060    -0.349    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.291    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.060    -0.353    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.280    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.064    -0.349    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.363 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.305    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.098    -0.207 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.207    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121    -0.292    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.700%)  route 0.106ns (36.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.582    -0.513    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/Q
                         net (fo=15, routed)          0.106    -0.266    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[0]
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[6]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.849    -0.748    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y21         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.248    -0.500    
                         clock uncertainty            0.097    -0.402    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.091    -0.311    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.711%)  route 0.111ns (37.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.111    -0.257    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT3 (Prop_lut3_I1_O)        0.045    -0.212 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[2]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.097    -0.398    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.092    -0.306    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.500%)  route 0.112ns (37.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.586    -0.509    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/Q
                         net (fo=10, routed)          0.112    -0.256    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[0]
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[1]
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y17         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.097    -0.398    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.307    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.315    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.216 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.216    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.097    -0.413    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.321    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.171%)  route 0.128ns (40.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.594    -0.501    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d_reg[2]/Q
                         net (fo=4, routed)           0.128    -0.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/n1d[2]
    SLICE_X41Y5          LUT5 (Prop_lut5_I0_O)        0.045    -0.186 r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.186    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.863    -0.734    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y5          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.097    -0.387    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.092    -0.295    HDMI_VGA_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.592    -0.503    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q_reg/Q
                         net (fo=1, routed)           0.145    -0.216    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_q
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg/C
                         clock pessimism              0.233    -0.503    
                         clock uncertainty            0.097    -0.405    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.075    -0.330    HDMI_VGA_i/hdmi_tx_0/inst/encb/vde_reg_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.136ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.144%)  route 2.450ns (80.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907     2.377    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 36.136    

Slack (MET) :             36.196ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.580ns (19.531%)  route 2.390ns (80.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.847     2.317    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 36.196    

Slack (MET) :             36.235ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.580ns (19.792%)  route 2.350ns (80.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.427 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.808     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    38.427    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.588    39.014    
                         clock uncertainty           -0.097    38.917    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405    38.512    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.235    

Slack (MET) :             36.235ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.235    

Slack (MET) :             36.235ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.235    

Slack (MET) :             36.290ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.168%)  route 2.296ns (79.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.754     2.223    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 36.290    

Slack (MET) :             36.294ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749     2.219    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 36.294    

Slack (MET) :             36.294ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749     2.219    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.513    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 36.294    

Slack (MET) :             36.321ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319    38.599    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.321    

Slack (MET) :             36.321ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.714ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.714ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.428 - 39.714 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.714    39.714 r  
    H16                                               0.000    39.714 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.714    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.101 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.263    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.158 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.757    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.848 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    38.428    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/C
                         clock pessimism              0.588    39.015    
                         clock uncertainty           -0.097    38.918    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319    38.599    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.599    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 36.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.462     0.307    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.269    -0.475    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.728%)  route 0.711ns (79.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     0.387    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X41Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.993%)  route 0.744ns (80.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.574     0.420    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.477    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.569    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  1.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.144%)  route 2.450ns (80.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907   276.406    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.405    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.970ns  (logic 0.580ns (19.531%)  route 2.390ns (80.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.847   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.345    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.930ns  (logic 0.580ns (19.792%)  route 2.350ns (80.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.713 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.808   276.306    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   276.712    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.588   277.300    
                         clock uncertainty           -0.097   277.203    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405   276.798    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        276.798    
                         arrival time                        -276.306    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   276.307    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.307    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   276.307    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.307    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.168%)  route 2.296ns (79.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.754   276.252    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.252    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749   276.247    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.247    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749   276.247    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   276.799    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                        276.799    
                         arrival time                        -276.247    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   276.307    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319   276.885    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        276.885    
                         arrival time                        -276.307    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.029ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 276.714 - 278.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 273.376 - 274.029 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.029   274.029 r  
    H16                                               0.000   274.029 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.029    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.486 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.771    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.775 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.535    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.636 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   273.376    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   273.832 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   274.374    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   274.498 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   276.307    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.000   278.000 r  
    H16                                               0.000   278.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   276.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/C
                         clock pessimism              0.588   277.301    
                         clock uncertainty           -0.097   277.204    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319   276.885    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                        276.885    
                         arrival time                        -276.307    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.462     0.307    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.269    -0.475    
                         clock uncertainty            0.097    -0.377    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.728%)  route 0.711ns (79.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     0.387    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X41Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.993%)  route 0.744ns (80.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.574     0.420    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.477    
                         clock uncertainty            0.097    -0.379    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.097    -0.369    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.097    -0.369    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.144%)  route 2.450ns (80.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907   637.806    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.806    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.970ns  (logic 0.580ns (19.531%)  route 2.390ns (80.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.847   637.745    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.745    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.930ns  (logic 0.580ns (19.792%)  route 2.350ns (80.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.112 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.808   637.706    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578   638.113    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.588   638.700    
                         clock uncertainty           -0.097   638.603    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405   638.198    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        638.198    
                         arrival time                        -637.706    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   637.707    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.707    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   637.707    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.707    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.168%)  route 2.296ns (79.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.754   637.652    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.652    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749   637.647    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.647    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749   637.647    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   638.199    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                        638.199    
                         arrival time                        -637.647    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   637.707    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319   638.285    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                        638.285    
                         arrival time                        -637.707    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.971ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.400ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.429ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 638.114 - 639.400 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 634.776 - 635.429 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.429   635.429 r  
    H16                                               0.000   635.429 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.429    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   636.886 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.171    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.175 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   632.935    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.036 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740   634.776    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456   635.232 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   635.774    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124   635.898 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809   637.707    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.400   639.400 r  
    H16                                               0.000   639.400 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.400    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.787 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   641.949    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   634.844 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.443    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.534 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579   638.114    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/C
                         clock pessimism              0.588   638.701    
                         clock uncertainty           -0.097   638.604    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319   638.285    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                        638.285    
                         arrival time                        -637.707    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.462     0.307    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.269    -0.475    
                         clock uncertainty            0.097    -0.377    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.469    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.728%)  route 0.711ns (79.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     0.387    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X41Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.269    -0.478    
                         clock uncertainty            0.097    -0.380    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.993%)  route 0.744ns (80.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.574     0.420    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.477    
                         clock uncertainty            0.097    -0.379    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.435    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.097    -0.368    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.097    -0.369    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.857ns period=39.714ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.097    -0.369    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.436    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.980    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       87.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.768ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.580ns (19.144%)  route 2.450ns (80.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.907     2.377    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X43Y3          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 87.768    

Slack (MET) :             87.828ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.580ns (19.531%)  route 2.390ns (80.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.847     2.317    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                 87.828    

Slack (MET) :             87.866ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.580ns (19.792%)  route 2.350ns (80.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.055 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.808     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y3          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.578    90.055    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.588    90.643    
                         clock uncertainty           -0.094    90.549    
    SLICE_X39Y3          FDCE (Recov_fdce_C_CLR)     -0.405    90.144    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         90.144    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 87.866    

Slack (MET) :             87.866ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 87.866    

Slack (MET) :             87.866ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X43Y5          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 87.866    

Slack (MET) :             87.922ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.580ns (20.168%)  route 2.296ns (79.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.754     2.223    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 87.922    

Slack (MET) :             87.926ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749     2.219    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 87.926    

Slack (MET) :             87.926ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.749     2.219    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.145    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         90.145    
                         arrival time                          -2.219    
  -------------------------------------------------------------------
                         slack                                 87.926    

Slack (MET) :             87.952ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319    90.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         90.231    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 87.952    

Slack (MET) :             87.952ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            91.343ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.343ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.580ns (19.788%)  route 2.351ns (80.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.056 - 91.343 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.740    -0.653    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     0.470 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.809     2.278    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.343    91.343 r  
    H16                                               0.000    91.343 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.343    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.730 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.892    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.787 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.386    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.477 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         1.579    90.056    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]/C
                         clock pessimism              0.588    90.644    
                         clock uncertainty           -0.094    90.550    
    SLICE_X42Y5          FDCE (Recov_fdce_C_CLR)     -0.319    90.231    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         90.231    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                 87.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.739%)  route 0.632ns (77.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.462     0.307    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.853    -0.744    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.269    -0.475    
    SLICE_X40Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.452%)  route 0.681ns (78.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.511     0.356    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y20         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y20         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.728%)  route 0.711ns (79.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.541     0.387    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X41Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.850    -0.747    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.269    -0.478    
    SLICE_X41Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.570    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.993%)  route 0.744ns (80.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.574     0.420    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y19         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y19         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.477    
    SLICE_X39Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.569    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.562%)  route 0.816ns (81.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.646     0.491    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X43Y8          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y8          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X43Y8          FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.671ns period=91.343ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.186ns (17.638%)  route 0.869ns (82.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.199    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.045    -0.154 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.698     0.544    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X42Y10         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=221, routed)         0.861    -0.736    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.534    HDMI_VGA_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  1.078    





