//Verilog generated by VPR  from post-place-and-route implementation
module fabric_GJC48 (
    input \$clk_buf_$ibuf_clk ,
    input \$ibuf_dma_req_in[0] ,
    input \$ibuf_dma_req_in[1] ,
    input \$ibuf_dma_req_in[2] ,
    input \$ibuf_dma_req_in[3] ,
    input \$ibuf_reset_n ,
    input \dma_ack_reg[0] ,
    input \dma_ack_reg[1] ,
    input \dma_ack_reg[2] ,
    input \dma_ack_reg[3] ,
    output \$auto_524 ,
    output \$auto_525 ,
    output \$auto_526 ,
    output \$auto_527 ,
    output \$auto_528 ,
    output \$auto_529 ,
    output \$auto_530 ,
    output \$auto_531 ,
    output \$auto_532 ,
    output \$auto_533 ,
    output \$obuf_dma_ack_out[0] ,
    output \$obuf_dma_ack_out[1] ,
    output \$obuf_dma_ack_out[2] ,
    output \$obuf_dma_ack_out[3] ,
    output \dma_req_reg[0] ,
    output \dma_req_reg[1] ,
    output \dma_req_reg[2] ,
    output \dma_req_reg[3] 
);

    //Wires
    wire \$clk_buf_$ibuf_clk_output_0_0 ;
    wire \$ibuf_dma_req_in[0]_output_0_0 ;
    wire \$ibuf_dma_req_in[1]_output_0_0 ;
    wire \$ibuf_dma_req_in[2]_output_0_0 ;
    wire \$ibuf_dma_req_in[3]_output_0_0 ;
    wire \$ibuf_reset_n_output_0_0 ;
    wire \dma_ack_reg[0]_output_0_0 ;
    wire \dma_ack_reg[1]_output_0_0 ;
    wire \dma_ack_reg[2]_output_0_0 ;
    wire \dma_ack_reg[3]_output_0_0 ;
    wire \lut_$auto_524_output_0_0 ;
    wire \lut_$auto_525_output_0_0 ;
    wire \lut_$auto_526_output_0_0 ;
    wire \lut_$auto_527_output_0_0 ;
    wire \lut_$auto_528_output_0_0 ;
    wire \lut_$auto_529_output_0_0 ;
    wire \lut_$auto_530_output_0_0 ;
    wire \lut_$auto_531_output_0_0 ;
    wire \lut_$auto_532_output_0_0 ;
    wire \lut_$auto_533_output_0_0 ;
    wire \dffre_$obuf_dma_ack_out[0]_output_0_0 ;
    wire \dffre_$obuf_dma_ack_out[1]_output_0_0 ;
    wire \dffre_$obuf_dma_ack_out[2]_output_0_0 ;
    wire \dffre_$obuf_dma_ack_out[3]_output_0_0 ;
    wire \dffre_dma_req_reg[0]_output_0_0 ;
    wire \dffre_dma_req_reg[1]_output_0_0 ;
    wire \dffre_dma_req_reg[2]_output_0_0 ;
    wire \dffre_dma_req_reg[3]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_dma_req_reg[3]_clock_0_0 ;
    wire \dffre_dma_req_reg[2]_clock_0_0 ;
    wire \dffre_dma_req_reg[1]_clock_0_0 ;
    wire \dffre_dma_req_reg[0]_clock_0_0 ;
    wire \dffre_$obuf_dma_ack_out[3]_clock_0_0 ;
    wire \dffre_$obuf_dma_ack_out[2]_clock_0_0 ;
    wire \dffre_$obuf_dma_ack_out[0]_clock_0_0 ;
    wire \dffre_$obuf_dma_ack_out[1]_clock_0_0 ;
    wire \dffre_dma_req_reg[0]_input_0_0 ;
    wire \dffre_dma_req_reg[1]_input_0_0 ;
    wire \dffre_dma_req_reg[2]_input_0_0 ;
    wire \dffre_dma_req_reg[3]_input_0_0 ;
    wire \dffre_dma_req_reg[3]_input_1_0 ;
    wire \dffre_dma_req_reg[2]_input_1_0 ;
    wire \dffre_dma_req_reg[1]_input_1_0 ;
    wire \dffre_dma_req_reg[0]_input_1_0 ;
    wire \dffre_$obuf_dma_ack_out[3]_input_1_0 ;
    wire \dffre_$obuf_dma_ack_out[2]_input_1_0 ;
    wire \dffre_$obuf_dma_ack_out[0]_input_1_0 ;
    wire \dffre_$obuf_dma_ack_out[1]_input_1_0 ;
    wire \dffre_$obuf_dma_ack_out[0]_input_0_0 ;
    wire \dffre_$obuf_dma_ack_out[1]_input_0_0 ;
    wire \dffre_$obuf_dma_ack_out[2]_input_0_0 ;
    wire \dffre_$obuf_dma_ack_out[3]_input_0_0 ;
    wire \$auto_524_input_0_0 ;
    wire \$auto_525_input_0_0 ;
    wire \$auto_526_input_0_0 ;
    wire \$auto_527_input_0_0 ;
    wire \$auto_528_input_0_0 ;
    wire \$auto_529_input_0_0 ;
    wire \$auto_530_input_0_0 ;
    wire \$auto_531_input_0_0 ;
    wire \$auto_532_input_0_0 ;
    wire \$auto_533_input_0_0 ;
    wire \$obuf_dma_ack_out[0]_input_0_0 ;
    wire \$obuf_dma_ack_out[1]_input_0_0 ;
    wire \$obuf_dma_ack_out[2]_input_0_0 ;
    wire \$obuf_dma_ack_out[3]_input_0_0 ;
    wire \dma_req_reg[0]_input_0_0 ;
    wire \dma_req_reg[1]_input_0_0 ;
    wire \dma_req_reg[2]_input_0_0 ;
    wire \dma_req_reg[3]_input_0_0 ;
    wire \lut_$auto_529_input_0_0 ;
    wire \lut_$auto_530_input_0_0 ;
    wire \lut_$auto_533_input_0_4 ;
    wire \lut_$auto_524_input_0_4 ;
    wire \lut_$auto_525_input_0_0 ;
    wire \lut_$auto_526_input_0_0 ;
    wire \lut_$auto_527_input_0_0 ;
    wire \dffre_dma_req_reg[3]_input_2_0 ;
    wire \dffre_dma_req_reg[2]_input_2_0 ;
    wire \dffre_dma_req_reg[1]_input_2_0 ;
    wire \dffre_dma_req_reg[0]_input_2_0 ;
    wire \dffre_$obuf_dma_ack_out[3]_input_2_0 ;
    wire \lut_$auto_531_input_0_2 ;
    wire \lut_$auto_532_input_0_2 ;
    wire \lut_$auto_528_input_0_2 ;
    wire \dffre_$obuf_dma_ack_out[2]_input_2_0 ;
    wire \dffre_$obuf_dma_ack_out[0]_input_2_0 ;
    wire \dffre_$obuf_dma_ack_out[1]_input_2_0 ;

    //IO assignments
    assign \$auto_524  = \$auto_524_input_0_0 ;
    assign \$auto_525  = \$auto_525_input_0_0 ;
    assign \$auto_526  = \$auto_526_input_0_0 ;
    assign \$auto_527  = \$auto_527_input_0_0 ;
    assign \$auto_528  = \$auto_528_input_0_0 ;
    assign \$auto_529  = \$auto_529_input_0_0 ;
    assign \$auto_530  = \$auto_530_input_0_0 ;
    assign \$auto_531  = \$auto_531_input_0_0 ;
    assign \$auto_532  = \$auto_532_input_0_0 ;
    assign \$auto_533  = \$auto_533_input_0_0 ;
    assign \$obuf_dma_ack_out[0]  = \$obuf_dma_ack_out[0]_input_0_0 ;
    assign \$obuf_dma_ack_out[1]  = \$obuf_dma_ack_out[1]_input_0_0 ;
    assign \$obuf_dma_ack_out[2]  = \$obuf_dma_ack_out[2]_input_0_0 ;
    assign \$obuf_dma_ack_out[3]  = \$obuf_dma_ack_out[3]_input_0_0 ;
    assign \dma_req_reg[0]  = \dma_req_reg[0]_input_0_0 ;
    assign \dma_req_reg[1]  = \dma_req_reg[1]_input_0_0 ;
    assign \dma_req_reg[2]  = \dma_req_reg[2]_input_0_0 ;
    assign \dma_req_reg[3]  = \dma_req_reg[3]_input_0_0 ;
    assign \$clk_buf_$ibuf_clk_output_0_0  = \$clk_buf_$ibuf_clk ;
    assign \$ibuf_dma_req_in[0]_output_0_0  = \$ibuf_dma_req_in[0] ;
    assign \$ibuf_dma_req_in[1]_output_0_0  = \$ibuf_dma_req_in[1] ;
    assign \$ibuf_dma_req_in[2]_output_0_0  = \$ibuf_dma_req_in[2] ;
    assign \$ibuf_dma_req_in[3]_output_0_0  = \$ibuf_dma_req_in[3] ;
    assign \$ibuf_reset_n_output_0_0  = \$ibuf_reset_n ;
    assign \dma_ack_reg[0]_output_0_0  = \dma_ack_reg[0] ;
    assign \dma_ack_reg[1]_output_0_0  = \dma_ack_reg[1] ;
    assign \dma_ack_reg[2]_output_0_0  = \dma_ack_reg[2] ;
    assign \dma_ack_reg[3]_output_0_0  = \dma_ack_reg[3] ;

    //Interconnect
    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_dma_req_reg[3]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_dma_req_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_dma_req_reg[2]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_dma_req_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_dma_req_reg[1]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_dma_req_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_dma_req_reg[0]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_dma_req_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$obuf_dma_ack_out[3]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$obuf_dma_ack_out[2]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$obuf_dma_ack_out[0]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$clk_buf_$ibuf_clk_output_0_0_to_dffre_$obuf_dma_ack_out[1]_clock_0_0  (
        .datain(\$clk_buf_$ibuf_clk_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_dma_req_in[0]_output_0_0_to_dffre_dma_req_reg[0]_input_0_0  (
        .datain(\$ibuf_dma_req_in[0]_output_0_0 ),
        .dataout(\dffre_dma_req_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_dma_req_in[1]_output_0_0_to_dffre_dma_req_reg[1]_input_0_0  (
        .datain(\$ibuf_dma_req_in[1]_output_0_0 ),
        .dataout(\dffre_dma_req_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_dma_req_in[2]_output_0_0_to_dffre_dma_req_reg[2]_input_0_0  (
        .datain(\$ibuf_dma_req_in[2]_output_0_0 ),
        .dataout(\dffre_dma_req_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_dma_req_in[3]_output_0_0_to_dffre_dma_req_reg[3]_input_0_0  (
        .datain(\$ibuf_dma_req_in[3]_output_0_0 ),
        .dataout(\dffre_dma_req_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_dma_req_reg[3]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_dma_req_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_dma_req_reg[2]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_dma_req_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_dma_req_reg[1]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_dma_req_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_dma_req_reg[0]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_dma_req_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_$obuf_dma_ack_out[3]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_$obuf_dma_ack_out[2]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_$obuf_dma_ack_out[0]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_$ibuf_reset_n_output_0_0_to_dffre_$obuf_dma_ack_out[1]_input_1_0  (
        .datain(\$ibuf_reset_n_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_dma_ack_reg[0]_output_0_0_to_dffre_$obuf_dma_ack_out[0]_input_0_0  (
        .datain(\dma_ack_reg[0]_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dma_ack_reg[1]_output_0_0_to_dffre_$obuf_dma_ack_out[1]_input_0_0  (
        .datain(\dma_ack_reg[1]_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dma_ack_reg[2]_output_0_0_to_dffre_$obuf_dma_ack_out[2]_input_0_0  (
        .datain(\dma_ack_reg[2]_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dma_ack_reg[3]_output_0_0_to_dffre_$obuf_dma_ack_out[3]_input_0_0  (
        .datain(\dma_ack_reg[3]_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_524_output_0_0_to_$auto_524_input_0_0  (
        .datain(\lut_$auto_524_output_0_0 ),
        .dataout(\$auto_524_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_525_output_0_0_to_$auto_525_input_0_0  (
        .datain(\lut_$auto_525_output_0_0 ),
        .dataout(\$auto_525_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_526_output_0_0_to_$auto_526_input_0_0  (
        .datain(\lut_$auto_526_output_0_0 ),
        .dataout(\$auto_526_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_527_output_0_0_to_$auto_527_input_0_0  (
        .datain(\lut_$auto_527_output_0_0 ),
        .dataout(\$auto_527_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_528_output_0_0_to_$auto_528_input_0_0  (
        .datain(\lut_$auto_528_output_0_0 ),
        .dataout(\$auto_528_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_529_output_0_0_to_$auto_529_input_0_0  (
        .datain(\lut_$auto_529_output_0_0 ),
        .dataout(\$auto_529_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_530_output_0_0_to_$auto_530_input_0_0  (
        .datain(\lut_$auto_530_output_0_0 ),
        .dataout(\$auto_530_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_531_output_0_0_to_$auto_531_input_0_0  (
        .datain(\lut_$auto_531_output_0_0 ),
        .dataout(\$auto_531_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_532_output_0_0_to_$auto_532_input_0_0  (
        .datain(\lut_$auto_532_output_0_0 ),
        .dataout(\$auto_532_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto_533_output_0_0_to_$auto_533_input_0_0  (
        .datain(\lut_$auto_533_output_0_0 ),
        .dataout(\$auto_533_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_dma_ack_out[0]_output_0_0_to_$obuf_dma_ack_out[0]_input_0_0  (
        .datain(\dffre_$obuf_dma_ack_out[0]_output_0_0 ),
        .dataout(\$obuf_dma_ack_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_dma_ack_out[1]_output_0_0_to_$obuf_dma_ack_out[1]_input_0_0  (
        .datain(\dffre_$obuf_dma_ack_out[1]_output_0_0 ),
        .dataout(\$obuf_dma_ack_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_dma_ack_out[2]_output_0_0_to_$obuf_dma_ack_out[2]_input_0_0  (
        .datain(\dffre_$obuf_dma_ack_out[2]_output_0_0 ),
        .dataout(\$obuf_dma_ack_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$obuf_dma_ack_out[3]_output_0_0_to_$obuf_dma_ack_out[3]_input_0_0  (
        .datain(\dffre_$obuf_dma_ack_out[3]_output_0_0 ),
        .dataout(\$obuf_dma_ack_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dma_req_reg[0]_output_0_0_to_dma_req_reg[0]_input_0_0  (
        .datain(\dffre_dma_req_reg[0]_output_0_0 ),
        .dataout(\dma_req_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dma_req_reg[1]_output_0_0_to_dma_req_reg[1]_input_0_0  (
        .datain(\dffre_dma_req_reg[1]_output_0_0 ),
        .dataout(\dma_req_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dma_req_reg[2]_output_0_0_to_dma_req_reg[2]_input_0_0  (
        .datain(\dffre_dma_req_reg[2]_output_0_0 ),
        .dataout(\dma_req_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_dma_req_reg[3]_output_0_0_to_dma_req_reg[3]_input_0_0  (
        .datain(\dffre_dma_req_reg[3]_output_0_0 ),
        .dataout(\dma_req_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_529_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_529_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_530_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_530_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_533_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_533_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_524_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_524_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_525_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_525_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_526_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_526_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_527_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_527_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dma_req_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dma_req_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dma_req_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dma_req_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dma_req_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dma_req_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_dma_req_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_dma_req_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_dma_ack_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_531_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_531_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_532_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_532_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto_528_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto_528_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_dma_ack_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_dma_ack_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$obuf_dma_ack_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$obuf_dma_ack_out[1]_input_2_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_529  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_529_input_0_0 
         }),
        .out(\lut_$auto_529_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_530  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_530_input_0_0 
         }),
        .out(\lut_$auto_530_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_533  (
        .in({
            \lut_$auto_533_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_533_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$auto_524  (
        .in({
            \lut_$auto_524_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_524_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_525  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_525_input_0_0 
         }),
        .out(\lut_$auto_525_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_526  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_526_input_0_0 
         }),
        .out(\lut_$auto_526_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto_527  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto_527_input_0_0 
         }),
        .out(\lut_$auto_527_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dma_req_reg[3]  (
        .C(\dffre_dma_req_reg[3]_clock_0_0 ),
        .D(\dffre_dma_req_reg[3]_input_0_0 ),
        .E(\dffre_dma_req_reg[3]_input_2_0 ),
        .R(\dffre_dma_req_reg[3]_input_1_0 ),
        .Q(\dffre_dma_req_reg[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dma_req_reg[2]  (
        .C(\dffre_dma_req_reg[2]_clock_0_0 ),
        .D(\dffre_dma_req_reg[2]_input_0_0 ),
        .E(\dffre_dma_req_reg[2]_input_2_0 ),
        .R(\dffre_dma_req_reg[2]_input_1_0 ),
        .Q(\dffre_dma_req_reg[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dma_req_reg[1]  (
        .C(\dffre_dma_req_reg[1]_clock_0_0 ),
        .D(\dffre_dma_req_reg[1]_input_0_0 ),
        .E(\dffre_dma_req_reg[1]_input_2_0 ),
        .R(\dffre_dma_req_reg[1]_input_1_0 ),
        .Q(\dffre_dma_req_reg[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_dma_req_reg[0]  (
        .C(\dffre_dma_req_reg[0]_clock_0_0 ),
        .D(\dffre_dma_req_reg[0]_input_0_0 ),
        .E(\dffre_dma_req_reg[0]_input_2_0 ),
        .R(\dffre_dma_req_reg[0]_input_1_0 ),
        .Q(\dffre_dma_req_reg[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_dma_ack_out[3]  (
        .C(\dffre_$obuf_dma_ack_out[3]_clock_0_0 ),
        .D(\dffre_$obuf_dma_ack_out[3]_input_0_0 ),
        .E(\dffre_$obuf_dma_ack_out[3]_input_2_0 ),
        .R(\dffre_$obuf_dma_ack_out[3]_input_1_0 ),
        .Q(\dffre_$obuf_dma_ack_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_531  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_531_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_531_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_532  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_532_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_532_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$auto_528  (
        .in({
            1'b0,
            1'b0,
            \lut_$auto_528_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto_528_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_dma_ack_out[2]  (
        .C(\dffre_$obuf_dma_ack_out[2]_clock_0_0 ),
        .D(\dffre_$obuf_dma_ack_out[2]_input_0_0 ),
        .E(\dffre_$obuf_dma_ack_out[2]_input_2_0 ),
        .R(\dffre_$obuf_dma_ack_out[2]_input_1_0 ),
        .Q(\dffre_$obuf_dma_ack_out[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_dma_ack_out[0]  (
        .C(\dffre_$obuf_dma_ack_out[0]_clock_0_0 ),
        .D(\dffre_$obuf_dma_ack_out[0]_input_0_0 ),
        .E(\dffre_$obuf_dma_ack_out[0]_input_2_0 ),
        .R(\dffre_$obuf_dma_ack_out[0]_input_1_0 ),
        .Q(\dffre_$obuf_dma_ack_out[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$obuf_dma_ack_out[1]  (
        .C(\dffre_$obuf_dma_ack_out[1]_clock_0_0 ),
        .D(\dffre_$obuf_dma_ack_out[1]_input_0_0 ),
        .E(\dffre_$obuf_dma_ack_out[1]_input_2_0 ),
        .R(\dffre_$obuf_dma_ack_out[1]_input_1_0 ),
        .Q(\dffre_$obuf_dma_ack_out[1]_output_0_0 )
    );


endmodule
