

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_WT_I'
================================================================
* Date:           Fri Dec 13 13:11:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.966 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4684|     4684|  46.840 us|  46.840 us|  4684|  4684|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_WT_I  |     4682|     4682|         2|          1|          1|  4682|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       66|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       29|      102|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln774_fu_127_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln840_fu_87_p2       |         +|   0|  0|  20|          13|           1|
    |icmp_ln1027_fu_81_p2     |      icmp|   0|  0|  12|          13|          13|
    |select_ln1513_fu_106_p3  |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  66|          41|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1   |   9|          2|   13|         26|
    |i_V_fu_42                |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_1_reg_145            |  13|   0|   13|          0|
    |i_V_fu_42                |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   29|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_WT_I|  return value|
|wt_i_address0      |  out|   13|   ap_memory|                    wt_i|         array|
|wt_i_ce0           |  out|    1|   ap_memory|                    wt_i|         array|
|wt_i_q0            |   in|   64|   ap_memory|                    wt_i|         array|
|wt_mem_V_address0  |  out|   13|   ap_memory|                wt_mem_V|         array|
|wt_mem_V_ce0       |  out|    1|   ap_memory|                wt_mem_V|         array|
|wt_mem_V_we0       |  out|    1|   ap_memory|                wt_mem_V|         array|
|wt_mem_V_d0        |  out|   64|   ap_memory|                wt_mem_V|         array|
+-------------------+-----+-----+------------+------------------------+--------------+

