// Seed: 1305239882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4
);
  assign id_6 = 1;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6
  );
  wand id_8 = 1'b0;
endmodule
module module_2 (
    input tri1 id_0,
    input wor  id_1
);
  assign id_3 = id_0;
endmodule
module module_3 (
    output tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    output uwire id_9,
    input supply0 id_10,
    input wire id_11,
    input tri id_12,
    output supply1 id_13
);
  initial begin
    id_5 = id_1;
  end
  module_2(
      id_3, id_10
  );
endmodule
