-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sun Jun 14 10:38:51 2020
-- Host        : johan-Latitude-E5550 running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/johan/v20/c64fpga/src/bd/ip/design_1_block_test_0_1/design_1_block_test_0_1_sim_netlist.vhdl
-- Design      : design_1_block_test_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_ALU is
  port (
    \OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OUT_reg[0]_0\ : out STD_LOGIC;
    \OUT_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_0\ : out STD_LOGIC;
    \OUT_reg[2]_1\ : out STD_LOGIC;
    \OUT_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_1\ : out STD_LOGIC;
    \OUT_reg[0]_3\ : out STD_LOGIC;
    \OUT_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_3\ : out STD_LOGIC;
    \OUT_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_enabled_reg[5]\ : out STD_LOGIC;
    \int_enabled_reg[7]\ : out STD_LOGIC;
    \sprite_multi_color_0_reg[4]\ : out STD_LOGIC;
    \OUT_reg[3]_3\ : out STD_LOGIC;
    \OUT_reg[1]_6\ : out STD_LOGIC;
    \OUT_reg[2]_4\ : out STD_LOGIC;
    \OUT_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_8\ : out STD_LOGIC;
    \OUT_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v4_out : out STD_LOGIC;
    \OUT_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_out : out STD_LOGIC;
    v7_out : out STD_LOGIC;
    \OUT_reg[4]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mask_reg[4]\ : out STD_LOGIC;
    \PC_reg[15]\ : out STD_LOGIC;
    \PC_reg[12]\ : out STD_LOGIC;
    \int_mask_reg[1]\ : out STD_LOGIC;
    \PC_reg[9]\ : out STD_LOGIC;
    \int_mask_reg[0]\ : out STD_LOGIC;
    \PC_reg[8]\ : out STD_LOGIC;
    started_reg : out STD_LOGIC;
    started_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_5\ : out STD_LOGIC;
    \OUT_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    started_reg_1 : out STD_LOGIC;
    started_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_6\ : out STD_LOGIC;
    \OUT_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_8\ : out STD_LOGIC;
    \ABH_reg[0]\ : out STD_LOGIC;
    \OUT_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_17\ : out STD_LOGIC;
    \slave_reg_0_reg[1]\ : out STD_LOGIC;
    \slave_reg_0_reg[0]\ : out STD_LOGIC;
    \int_mask_reg[1]_0\ : out STD_LOGIC;
    \int_mask_reg[0]_0\ : out STD_LOGIC;
    started_reg_3 : out STD_LOGIC;
    started_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_10\ : out STD_LOGIC;
    started_reg_5 : out STD_LOGIC;
    started_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_18\ : out STD_LOGIC;
    runmode_i_2_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter[15]_i_3__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ABH_reg[0]_0\ : out STD_LOGIC;
    \OUT_reg[3]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_21\ : out STD_LOGIC;
    \filter_reg[fc][2]\ : out STD_LOGIC;
    \PC_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \filter_reg[fc][1]\ : out STD_LOGIC;
    \filter_reg[fc][0]\ : out STD_LOGIC;
    \OUT_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_10\ : out STD_LOGIC;
    \OUT_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[4]\ : out STD_LOGIC;
    \OUT_reg[4]_12\ : out STD_LOGIC;
    \OUT_reg[5]_0\ : out STD_LOGIC;
    \OUT_reg[6]_0\ : out STD_LOGIC;
    \OUT_reg[7]_0\ : out STD_LOGIC;
    \state_reg[4]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    \state_reg[5]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ABL_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ABH_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ABH_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[3]\ : out STD_LOGIC;
    write_back_reg : out STD_LOGIC;
    bit_ins_reg : out STD_LOGIC;
    I_reg : out STD_LOGIC;
    V_reg : out STD_LOGIC;
    \OUT_reg[7]_1\ : out STD_LOGIC;
    raster_int_reg : out STD_LOGIC;
    \OUT_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_expand_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_12\ : out STD_LOGIC;
    \OUT_reg[3]_13\ : out STD_LOGIC;
    \OUT_reg[5]_1\ : out STD_LOGIC;
    \OUT_reg[5]_2\ : out STD_LOGIC;
    \OUT_reg[3]_14\ : out STD_LOGIC;
    \OUT_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_delayed_reg[11]\ : out STD_LOGIC;
    \addr_delayed_reg[9]\ : out STD_LOGIC;
    \addr_delayed_reg[9]_0\ : out STD_LOGIC;
    \reg_1_6510_reg[0]\ : out STD_LOGIC;
    \addr_delayed_reg[11]_0\ : out STD_LOGIC;
    \addr_delayed_reg[10]\ : out STD_LOGIC;
    \reg_1_6510_reg[1]\ : out STD_LOGIC;
    \addr_delayed_reg[13]\ : out STD_LOGIC;
    \reg_1_6510_reg[1]_0\ : out STD_LOGIC;
    \clk_div_counter_cycle_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clk_div_counter_cycle_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clk_div_counter_cycle_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in0_in : out STD_LOGIC;
    clk_1_mhz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c64_reset : in STD_LOGIC;
    \state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIHOLD : in STD_LOGIC_VECTOR ( 0 to 0 );
    BI7_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_19_in : in STD_LOGIC;
    \int_mask_reg[4]_0\ : in STD_LOGIC;
    \int_mask_reg[1]_1\ : in STD_LOGIC;
    \int_mask_reg[0]_1\ : in STD_LOGIC;
    started_status_a : in STD_LOGIC;
    \counter_reg[15]\ : in STD_LOGIC;
    started_status_b : in STD_LOGIC;
    \counter_reg[15]_0\ : in STD_LOGIC;
    cia_2_port_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_mask_reg[1]_2\ : in STD_LOGIC;
    \int_mask_reg[0]_2\ : in STD_LOGIC;
    started_status_b_0 : in STD_LOGIC;
    \counter_reg[15]_1\ : in STD_LOGIC;
    started_status_a_1 : in STD_LOGIC;
    \counter_reg[15]_2\ : in STD_LOGIC;
    \data_out_reg[4]\ : in STD_LOGIC;
    \data_out_reg[4]_0\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \PC_reg[3]\ : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \PC_reg[3]_0\ : in STD_LOGIC;
    PC : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \PC_reg[3]_1\ : in STD_LOGIC;
    \PC_reg[3]_2\ : in STD_LOGIC;
    \PC_reg[11]\ : in STD_LOGIC;
    \PC_reg[11]_0\ : in STD_LOGIC;
    N_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \PC[7]_i_2_0\ : in STD_LOGIC;
    \PC[15]_i_2_0\ : in STD_LOGIC;
    \PC[15]_i_2_1\ : in STD_LOGIC;
    \state_reg[0]_2\ : in STD_LOGIC;
    \state_reg[0]_3\ : in STD_LOGIC;
    \state_reg[0]_4\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \state_reg[4]_1\ : in STD_LOGIC;
    \state_reg[4]_2\ : in STD_LOGIC;
    \state_reg[4]_3\ : in STD_LOGIC;
    \state_reg[1]_2\ : in STD_LOGIC;
    C_reg : in STD_LOGIC;
    \state[1]_i_2_0\ : in STD_LOGIC;
    \state[1]_i_2_1\ : in STD_LOGIC;
    \state[1]_i_2_2\ : in STD_LOGIC;
    \state[1]_i_2_3\ : in STD_LOGIC;
    \state_reg[3]_0\ : in STD_LOGIC;
    \state_reg[3]_1\ : in STD_LOGIC;
    \state_reg[3]_2\ : in STD_LOGIC;
    \state_reg[3]_3\ : in STD_LOGIC;
    \state_reg[3]_4\ : in STD_LOGIC;
    \screen_control_2_reg[4]\ : in STD_LOGIC;
    regfile : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \screen_control_2_reg[4]_0\ : in STD_LOGIC;
    IRQ0 : in STD_LOGIC;
    \screen_control_2_reg[4]_1\ : in STD_LOGIC;
    \screen_control_2_reg[4]_2\ : in STD_LOGIC;
    \screen_control_2_reg[5]\ : in STD_LOGIC;
    \screen_control_2_reg[5]_0\ : in STD_LOGIC;
    \cpu_data_debug[5]_INST_0_i_1_0\ : in STD_LOGIC;
    \cpu_data_debug[5]_INST_0_i_1_1\ : in STD_LOGIC;
    \cpu_data_debug[5]_INST_0_i_1_2\ : in STD_LOGIC;
    \screen_control_2_reg[0]\ : in STD_LOGIC;
    \screen_control_2_reg[0]_0\ : in STD_LOGIC;
    \screen_control_2_reg[0]_1\ : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 4 downto 0 );
    I_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \screen_control_2_reg[4]_3\ : in STD_LOGIC;
    php : in STD_LOGIC;
    \addr_a[0]\ : in STD_LOGIC;
    \addr_a[0]_0\ : in STD_LOGIC;
    \addr_a[0]_1\ : in STD_LOGIC;
    \ABL_reg[1]\ : in STD_LOGIC;
    \ABL_reg[2]\ : in STD_LOGIC;
    \ABL_reg[3]\ : in STD_LOGIC;
    \ABL_reg[4]\ : in STD_LOGIC;
    \ABL_reg[5]\ : in STD_LOGIC;
    \ABL_reg[6]\ : in STD_LOGIC;
    \ABL_reg[7]_0\ : in STD_LOGIC;
    \ABH_reg[0]_1\ : in STD_LOGIC;
    \ABH_reg[0]_2\ : in STD_LOGIC;
    \ABH_reg[0]_3\ : in STD_LOGIC;
    \ABH_reg[0]_4\ : in STD_LOGIC;
    \ABH_reg[0]_5\ : in STD_LOGIC;
    \ABH_reg[1]\ : in STD_LOGIC;
    \ABH_reg[1]_0\ : in STD_LOGIC;
    \ABH_reg[1]_1\ : in STD_LOGIC;
    \ABH_reg[2]\ : in STD_LOGIC;
    \ABH_reg[3]_0\ : in STD_LOGIC;
    \ABH_reg[4]\ : in STD_LOGIC;
    \ABH_reg[5]\ : in STD_LOGIC;
    \ABH_reg[6]\ : in STD_LOGIC;
    \ABH_reg[7]_0\ : in STD_LOGIC;
    \PC[3]_i_6_0\ : in STD_LOGIC;
    \state_reg[4]_4\ : in STD_LOGIC;
    \state[0]_i_4_0\ : in STD_LOGIC;
    I_reg_1 : in STD_LOGIC;
    D_reg : in STD_LOGIC;
    \OUT[1]_i_7_0\ : in STD_LOGIC;
    \OUT[1]_i_7_1\ : in STD_LOGIC;
    \OUT[1]_i_7_2\ : in STD_LOGIC;
    CO_i_9_0 : in STD_LOGIC;
    cond_true : in STD_LOGIC;
    \PC[3]_i_5_0\ : in STD_LOGIC;
    I_reg_2 : in STD_LOGIC;
    C_reg_0 : in STD_LOGIC;
    C1 : in STD_LOGIC;
    cld : in STD_LOGIC;
    plp : in STD_LOGIC;
    sed : in STD_LOGIC;
    \state_reg[3]_5\ : in STD_LOGIC;
    AXYS_reg_0_3_7_7 : in STD_LOGIC;
    HC_reg_0 : in STD_LOGIC;
    adj_bcd : in STD_LOGIC;
    V_reg_0 : in STD_LOGIC;
    N_reg_0 : in STD_LOGIC;
    clc : in STD_LOGIC;
    \OUT[1]_i_7_3\ : in STD_LOGIC;
    C_i_2_0 : in STD_LOGIC;
    sec : in STD_LOGIC;
    \OUT[1]_i_7_4\ : in STD_LOGIC;
    clv : in STD_LOGIC;
    \PC_reg[3]_3\ : in STD_LOGIC;
    \PC_reg[3]_4\ : in STD_LOGIC;
    \PC_reg[3]_5\ : in STD_LOGIC;
    D_reg_0 : in STD_LOGIC;
    D_reg_1 : in STD_LOGIC;
    C_reg_1 : in STD_LOGIC;
    C_reg_2 : in STD_LOGIC;
    res : in STD_LOGIC;
    Z_reg : in STD_LOGIC;
    Z_reg_0 : in STD_LOGIC;
    Z_reg_1 : in STD_LOGIC;
    I_reg_3 : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    V_reg_1 : in STD_LOGIC;
    V_reg_2 : in STD_LOGIC;
    N_reg_1 : in STD_LOGIC;
    N_reg_2 : in STD_LOGIC;
    raster_int : in STD_LOGIC;
    is_equal_raster_delayed : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg_reg[6]\ : in STD_LOGIC;
    \data_out_reg_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg_reg[6]_1\ : in STD_LOGIC;
    \data_out_reg[6]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_5\ : in STD_LOGIC;
    \c_data_debug[3]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    color_ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_ALU : entity is "ALU";
end design_1_block_test_0_1_ALU;

architecture STRUCTURE of design_1_block_test_0_1_ALU is
  signal \^abh_reg[0]\ : STD_LOGIC;
  signal ADD : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AI : STD_LOGIC_VECTOR ( 7 to 7 );
  signal AI7 : STD_LOGIC;
  signal AI7_i_2_n_0 : STD_LOGIC;
  signal AI7_i_3_n_0 : STD_LOGIC;
  signal AI7_i_4_n_0 : STD_LOGIC;
  signal AI7_i_5_n_0 : STD_LOGIC;
  signal AI7_i_6_n_0 : STD_LOGIC;
  signal AI7_i_7_n_0 : STD_LOGIC;
  signal AI7_i_8_n_0 : STD_LOGIC;
  signal AI7_i_9_n_0 : STD_LOGIC;
  signal \AI__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal AXYS_reg_0_3_2_2_i_2_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_2_2_i_3_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_3_3_i_2_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_6_6_i_2_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_6_6_i_3_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_7_7_i_2_n_0 : STD_LOGIC;
  signal BI : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal BI7 : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal CO0 : STD_LOGIC;
  signal CO_0 : STD_LOGIC;
  signal CO_i_10_n_0 : STD_LOGIC;
  signal CO_i_11_n_0 : STD_LOGIC;
  signal CO_i_12_n_0 : STD_LOGIC;
  signal CO_i_13_n_0 : STD_LOGIC;
  signal CO_i_14_n_0 : STD_LOGIC;
  signal CO_i_15_n_0 : STD_LOGIC;
  signal CO_i_16_n_0 : STD_LOGIC;
  signal CO_i_17_n_0 : STD_LOGIC;
  signal CO_i_18_n_0 : STD_LOGIC;
  signal CO_i_19_n_0 : STD_LOGIC;
  signal CO_i_20_n_0 : STD_LOGIC;
  signal CO_i_21_n_0 : STD_LOGIC;
  signal CO_i_22_n_0 : STD_LOGIC;
  signal CO_i_23_n_0 : STD_LOGIC;
  signal CO_i_24_n_0 : STD_LOGIC;
  signal CO_i_25_n_0 : STD_LOGIC;
  signal CO_i_26_n_0 : STD_LOGIC;
  signal CO_i_27_n_0 : STD_LOGIC;
  signal CO_i_28_n_0 : STD_LOGIC;
  signal CO_i_29_n_0 : STD_LOGIC;
  signal CO_i_2_n_0 : STD_LOGIC;
  signal CO_i_30_n_0 : STD_LOGIC;
  signal CO_i_4_n_0 : STD_LOGIC;
  signal CO_i_5_n_0 : STD_LOGIC;
  signal CO_i_6_n_0 : STD_LOGIC;
  signal CO_i_8_n_0 : STD_LOGIC;
  signal C_i_2_n_0 : STD_LOGIC;
  signal C_i_7_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal D_1 : STD_LOGIC;
  signal HC : STD_LOGIC;
  signal HC_i_2_n_0 : STD_LOGIC;
  signal HC_i_3_n_0 : STD_LOGIC;
  signal HC_i_4_n_0 : STD_LOGIC;
  signal HC_i_5_n_0 : STD_LOGIC;
  signal HC_i_6_n_0 : STD_LOGIC;
  signal I_i_2_n_0 : STD_LOGIC;
  signal \OUT[1]_i_10_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_11_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_12_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_13_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_14_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_15_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_16_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_3_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_4_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_5_n_0\ : STD_LOGIC;
  signal \OUT[1]_i_9_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_10_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_11_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_14_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_15_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_16_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_17_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_18_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_19_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_20_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_21_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_22_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_23_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_24_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_25_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_26_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_27_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_28_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_29_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_2_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_30_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_31_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_32_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_33_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_34_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_3_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_4_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_5_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_6_n_0\ : STD_LOGIC;
  signal \OUT[2]_i_9_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_2_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_3_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_6_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_7_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_8_n_0\ : STD_LOGIC;
  signal \OUT[3]_i_9_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_10_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_11_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_12_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_13_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_14_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_15_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_16_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_3_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_5_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_6_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_8_n_0\ : STD_LOGIC;
  signal \OUT[4]_i_9_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_15_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_16_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_17_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_18_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_19_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_20_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_21_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_22_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_23_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_4_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_5_n_0\ : STD_LOGIC;
  signal \OUT[6]_i_6_n_0\ : STD_LOGIC;
  signal \^out_reg[0]_0\ : STD_LOGIC;
  signal \^out_reg[0]_3\ : STD_LOGIC;
  signal \^out_reg[0]_8\ : STD_LOGIC;
  signal \^out_reg[1]_1\ : STD_LOGIC;
  signal \^out_reg[1]_18\ : STD_LOGIC;
  signal \^out_reg[1]_3\ : STD_LOGIC;
  signal \^out_reg[1]_6\ : STD_LOGIC;
  signal \^out_reg[2]_1\ : STD_LOGIC;
  signal \^out_reg[2]_4\ : STD_LOGIC;
  signal \^out_reg[2]_5\ : STD_LOGIC;
  signal \^out_reg[2]_6\ : STD_LOGIC;
  signal \^out_reg[3]_0\ : STD_LOGIC;
  signal \^out_reg[3]_1\ : STD_LOGIC;
  signal \^out_reg[3]_10\ : STD_LOGIC;
  signal \^out_reg[3]_3\ : STD_LOGIC;
  signal \^out_reg[4]_12\ : STD_LOGIC;
  signal \^out_reg[5]_0\ : STD_LOGIC;
  signal \^out_reg[5]_1\ : STD_LOGIC;
  signal \^out_reg[5]_2\ : STD_LOGIC;
  signal \^out_reg[6]_0\ : STD_LOGIC;
  signal \^out_reg[7]_0\ : STD_LOGIC;
  signal \PC[11]_i_6_n_0\ : STD_LOGIC;
  signal \PC[11]_i_7_n_0\ : STD_LOGIC;
  signal \PC[11]_i_8_n_0\ : STD_LOGIC;
  signal \PC[11]_i_9_n_0\ : STD_LOGIC;
  signal \PC[15]_i_10_n_0\ : STD_LOGIC;
  signal \PC[15]_i_11_n_0\ : STD_LOGIC;
  signal \PC[15]_i_6_n_0\ : STD_LOGIC;
  signal \PC[15]_i_9_n_0\ : STD_LOGIC;
  signal \PC[3]_i_10_n_0\ : STD_LOGIC;
  signal \PC[3]_i_11_n_0\ : STD_LOGIC;
  signal \PC[3]_i_15_n_0\ : STD_LOGIC;
  signal \PC[3]_i_18_n_0\ : STD_LOGIC;
  signal \PC[3]_i_6_n_0\ : STD_LOGIC;
  signal \PC[3]_i_9_n_0\ : STD_LOGIC;
  signal \PC[7]_i_10_n_0\ : STD_LOGIC;
  signal \PC[7]_i_11_n_0\ : STD_LOGIC;
  signal \PC[7]_i_8_n_0\ : STD_LOGIC;
  signal \PC[7]_i_9_n_0\ : STD_LOGIC;
  signal \PC_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \^pc_reg[12]\ : STD_LOGIC;
  signal \^pc_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^pc_reg[15]\ : STD_LOGIC;
  signal \PC_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \PC_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PC_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \PC_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \PC_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^pc_reg[8]\ : STD_LOGIC;
  signal \^pc_reg[9]\ : STD_LOGIC;
  signal PC_temp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal V_i_2_n_0 : STD_LOGIC;
  signal V_i_5_n_0 : STD_LOGIC;
  signal Z_i_10_n_0 : STD_LOGIC;
  signal Z_i_11_n_0 : STD_LOGIC;
  signal Z_i_2_n_0 : STD_LOGIC;
  signal Z_i_6_n_0 : STD_LOGIC;
  signal Z_i_7_n_0 : STD_LOGIC;
  signal Z_i_9_n_0 : STD_LOGIC;
  signal adder_CI : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^addr_delayed_reg[11]_0\ : STD_LOGIC;
  signal alu_op : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \alu_op__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_shift_right : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \c_data_debug[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal color_ram_reg_i_2_n_0 : STD_LOGIC;
  signal color_ram_reg_i_3_n_0 : STD_LOGIC;
  signal color_ram_reg_i_4_n_0 : STD_LOGIC;
  signal \counter[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_5_n_0\ : STD_LOGIC;
  signal \counter[15]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal \data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \filter[fc][10]_i_2_n_0\ : STD_LOGIC;
  signal \filter[off3]_i_2_n_0\ : STD_LOGIC;
  signal \int_enabled[7]_i_3_n_0\ : STD_LOGIC;
  signal \int_mask[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_mask[4]_i_2_n_0\ : STD_LOGIC;
  signal \int_stat[4]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_18_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_reg_1_7_i_6_n_0 : STD_LOGIC;
  signal raster_int_i_2_n_0 : STD_LOGIC;
  signal raster_int_i_3_n_0 : STD_LOGIC;
  signal \reg_1_6510[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_1_6510[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_1_6510[5]_i_4_n_0\ : STD_LOGIC;
  signal \reg_1_6510[5]_i_5_n_0\ : STD_LOGIC;
  signal \reg_1_6510[5]_i_6_n_0\ : STD_LOGIC;
  signal runmode_i_4_n_0 : STD_LOGIC;
  signal \slave_reg_0[1]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_0_xpos[7]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_multi_color_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_10_n_0\ : STD_LOGIC;
  signal \state[0]_i_13_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_9_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_10_n_0\ : STD_LOGIC;
  signal \state[3]_i_11_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_3_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[1]\ : STD_LOGIC;
  signal \^state_reg[4]\ : STD_LOGIC;
  signal \^state_reg[4]_0\ : STD_LOGIC;
  signal \^state_reg[5]\ : STD_LOGIC;
  signal temp : STD_LOGIC_VECTOR ( 4 to 4 );
  signal temp_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_HC : STD_LOGIC;
  signal we0 : STD_LOGIC;
  signal we022_out : STD_LOGIC;
  signal \NLW_PC_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AI7_i_3 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_25 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_2_2_i_2 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_2_2_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_6_6_i_2 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_6_6_i_3 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of CO_i_12 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of CO_i_25 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of CO_i_26 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of CO_i_27 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of CO_i_28 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of CO_i_29 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of CO_i_30 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of CO_i_5 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of CO_i_7 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of HC_i_4 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of HC_i_6 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \OUT[1]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \OUT[2]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \OUT[2]_i_22\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \OUT[2]_i_23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \OUT[2]_i_30\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \OUT[2]_i_32\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OUT[2]_i_33\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \OUT[2]_i_34\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \OUT[2]_i_5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \OUT[6]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OUT[6]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OUT[6]_i_6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \OUT[6]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \PC[3]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \PC[3]_i_11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \PC[3]_i_9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PC[7]_i_10\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \PC[7]_i_11\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PC[7]_i_9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of V_i_9 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of Z_i_5 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \background_color[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \border_color[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_10\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_13\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_16\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_17\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \c_data_debug[3]_INST_0_i_8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \c_data_debug[7]_INST_0_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \c_data_debug[7]_INST_0_i_6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \counter[15]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \counter[15]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \counter[15]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \counter[15]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \counter[15]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \counter[15]_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \counter[15]_i_3__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \counter[15]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \counter[15]_i_5__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \counter[15]_i_5__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_8\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_out[4]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_out[6]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_out[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_out[7]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_out_reg[6]_i_10\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data_out_reg[6]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_out_reg[6]_i_8\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_out_reg[7]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data_out_reg[7]_i_14\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data_out_reg[7]_i_9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \extra_background_color_1[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \extra_background_color_2[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \filter[fc][0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \filter[fc][10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \filter[fc][10]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \filter[fc][1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \filter[fc][2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \filter[res][3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_enabled[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_mask[1]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_mask[4]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_stat[4]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mem_pointers[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \multi_color_mode[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of ram_reg_1_7_i_6 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of raster_int_i_3 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rasterline_ref[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_1_6510[5]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \reg_1_6510[5]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \reg_1_6510[5]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \reg_1_6510[5]_i_6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of runmode_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \runmode_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \runmode_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \runmode_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of runmode_i_2 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of runmode_i_4 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \screen_control_1[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \screen_control_2[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \slave_reg_0[1]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \slave_reg_0[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \slave_reg_2[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \slave_reg_2[7]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \slave_reg_3[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \slave_reg_3[7]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \slave_reg_4[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \slave_reg_4[7]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \slave_reg_4[7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \slave_reg_5[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \slave_reg_5[7]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \slave_reg_6[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \slave_reg_6[7]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \slave_reg_7[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \slave_reg_7[7]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sprite_0_xpos[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sprite_0_ypos[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sprite_1_xpos[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sprite_1_ypos[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sprite_2_xpos[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sprite_2_ypos[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sprite_3_xpos[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sprite_3_ypos[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sprite_4_xpos[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sprite_4_ypos[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sprite_5_xpos[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sprite_5_ypos[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sprite_6_xpos[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sprite_6_ypos[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sprite_7_xpos[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sprite_7_ypos[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sprite_enabled[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sprite_msb_x[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sprite_multi_color_0[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sprite_multi_color_1[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sprite_primary_color_0[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sprite_primary_color_1[7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sprite_primary_color_2[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sprite_primary_color_3[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sprite_primary_color_4[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sprite_primary_color_5[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sprite_primary_color_6[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sprite_primary_color_7[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sprite_priority[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \state[0]_i_13\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \state[0]_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \v[2][stn][3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \x_expand[7]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \y_expand[7]_i_1\ : label is "soft_lutpair63";
begin
  \ABH_reg[0]\ <= \^abh_reg[0]\;
  D(7 downto 0) <= \^d\(7 downto 0);
  \OUT_reg[0]_0\ <= \^out_reg[0]_0\;
  \OUT_reg[0]_3\ <= \^out_reg[0]_3\;
  \OUT_reg[0]_8\ <= \^out_reg[0]_8\;
  \OUT_reg[1]_1\ <= \^out_reg[1]_1\;
  \OUT_reg[1]_18\ <= \^out_reg[1]_18\;
  \OUT_reg[1]_3\ <= \^out_reg[1]_3\;
  \OUT_reg[1]_6\ <= \^out_reg[1]_6\;
  \OUT_reg[2]_1\ <= \^out_reg[2]_1\;
  \OUT_reg[2]_4\ <= \^out_reg[2]_4\;
  \OUT_reg[2]_5\ <= \^out_reg[2]_5\;
  \OUT_reg[2]_6\ <= \^out_reg[2]_6\;
  \OUT_reg[3]_0\ <= \^out_reg[3]_0\;
  \OUT_reg[3]_1\ <= \^out_reg[3]_1\;
  \OUT_reg[3]_10\ <= \^out_reg[3]_10\;
  \OUT_reg[3]_3\ <= \^out_reg[3]_3\;
  \OUT_reg[4]_12\ <= \^out_reg[4]_12\;
  \OUT_reg[5]_0\ <= \^out_reg[5]_0\;
  \OUT_reg[5]_1\ <= \^out_reg[5]_1\;
  \OUT_reg[5]_2\ <= \^out_reg[5]_2\;
  \OUT_reg[6]_0\ <= \^out_reg[6]_0\;
  \OUT_reg[7]_0\ <= \^out_reg[7]_0\;
  \PC_reg[12]\ <= \^pc_reg[12]\;
  \PC_reg[14]\(3 downto 0) <= \^pc_reg[14]\(3 downto 0);
  \PC_reg[15]\ <= \^pc_reg[15]\;
  \PC_reg[8]\ <= \^pc_reg[8]\;
  \PC_reg[9]\ <= \^pc_reg[9]\;
  \addr_delayed_reg[11]_0\ <= \^addr_delayed_reg[11]_0\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[1]\ <= \^state_reg[1]\;
  \state_reg[4]\ <= \^state_reg[4]\;
  \state_reg[4]_0\ <= \^state_reg[4]_0\;
  \state_reg[5]\ <= \^state_reg[5]\;
AI7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(7),
      I2 => AI7_i_3_n_0,
      I3 => AI7_i_4_n_0,
      I4 => AI7_i_5_n_0,
      I5 => AI7_i_6_n_0,
      O => AI(7)
    );
AI7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050004001400E40"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(3),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(4),
      I5 => \state_reg[0]_1\(1),
      O => AI7_i_2_n_0
    );
AI7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A8A"
    )
        port map (
      I0 => \state_reg[0]_1\(1),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(3),
      I3 => \state_reg[0]_1\(0),
      I4 => \state_reg[0]_1\(2),
      O => AI7_i_3_n_0
    );
AI7_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(7),
      I1 => N_reg(7),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => AI7_i_4_n_0
    );
AI7_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => ADD(7),
      I1 => data7(15),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => AI7_i_5_n_0
    );
AI7_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ADD(7),
      I1 => AI7_i_7_n_0,
      I2 => AI7_i_8_n_0,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(7),
      I5 => AI7_i_9_n_0,
      O => AI7_i_6_n_0
    );
AI7_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008088000000008"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(5),
      I3 => \state_reg[0]_1\(2),
      I4 => \state_reg[0]_1\(4),
      I5 => \state_reg[0]_1\(0),
      O => AI7_i_7_n_0
    );
AI7_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => ADD(7),
      I1 => regfile(7),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => AI7_i_8_n_0
    );
AI7_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010100010101"
    )
        port map (
      I0 => \state_reg[0]_1\(5),
      I1 => \state_reg[0]_1\(4),
      I2 => \state_reg[0]_1\(1),
      I3 => \state_reg[0]_1\(3),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(0),
      O => AI7_i_9_n_0
    );
AI7_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => AI(7),
      Q => AI7,
      R => '0'
    );
AXYS_reg_0_3_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_reg(0),
      I1 => AXYS_reg_0_3_7_7,
      I2 => ADD(0),
      O => p_1_in(0)
    );
AXYS_reg_0_3_0_0_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(1),
      O => \^state_reg[0]_0\
    );
AXYS_reg_0_3_0_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg[0]_1\(1),
      I1 => \state_reg[0]_1\(0),
      I2 => \state_reg[0]_1\(3),
      O => \^state_reg[1]\
    );
AXYS_reg_0_3_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6F9000006F90"
    )
        port map (
      I0 => HC,
      I1 => HC_reg_0,
      I2 => adj_bcd,
      I3 => ADD(1),
      I4 => AXYS_reg_0_3_7_7,
      I5 => N_reg(1),
      O => p_1_in(1)
    );
AXYS_reg_0_3_2_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => AXYS_reg_0_3_2_2_i_2_n_0,
      I1 => data2,
      I2 => AXYS_reg_0_3_2_2_i_3_n_0,
      I3 => N_reg(2),
      I4 => AXYS_reg_0_3_7_7,
      O => p_1_in(2)
    );
AXYS_reg_0_3_2_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => HC_reg_0,
      I1 => adj_bcd,
      I2 => HC,
      O => AXYS_reg_0_3_2_2_i_2_n_0
    );
AXYS_reg_0_3_2_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFF"
    )
        port map (
      I0 => adj_bcd,
      I1 => HC_reg_0,
      I2 => HC,
      I3 => ADD(1),
      O => AXYS_reg_0_3_2_2_i_3_n_0
    );
AXYS_reg_0_3_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FD02FD02"
    )
        port map (
      I0 => adj_bcd,
      I1 => HC_reg_0,
      I2 => HC,
      I3 => AXYS_reg_0_3_3_3_i_2_n_0,
      I4 => N_reg(3),
      I5 => AXYS_reg_0_3_7_7,
      O => p_1_in(3)
    );
AXYS_reg_0_3_3_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DFF7FFFC2008000"
    )
        port map (
      I0 => ADD(1),
      I1 => HC,
      I2 => HC_reg_0,
      I3 => adj_bcd,
      I4 => data2,
      I5 => ADD(3),
      O => AXYS_reg_0_3_3_3_i_2_n_0
    );
AXYS_reg_0_3_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => N_reg(4),
      I1 => AXYS_reg_0_3_7_7,
      I2 => p_0_in1_in(0),
      O => p_1_in(4)
    );
AXYS_reg_0_3_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6F9000006F90"
    )
        port map (
      I0 => CO_0,
      I1 => HC_reg_0,
      I2 => adj_bcd,
      I3 => p_0_in1_in(1),
      I4 => AXYS_reg_0_3_7_7,
      I5 => N_reg(5),
      O => p_1_in(5)
    );
AXYS_reg_0_3_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => AXYS_reg_0_3_6_6_i_2_n_0,
      I1 => ADD(6),
      I2 => AXYS_reg_0_3_6_6_i_3_n_0,
      I3 => N_reg(6),
      I4 => AXYS_reg_0_3_7_7,
      O => p_1_in(6)
    );
AXYS_reg_0_3_6_6_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => HC_reg_0,
      I1 => adj_bcd,
      I2 => CO_0,
      O => AXYS_reg_0_3_6_6_i_2_n_0
    );
AXYS_reg_0_3_6_6_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFF"
    )
        port map (
      I0 => adj_bcd,
      I1 => HC_reg_0,
      I2 => CO_0,
      I3 => p_0_in1_in(1),
      O => AXYS_reg_0_3_6_6_i_3_n_0
    );
AXYS_reg_0_3_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FD02FD02"
    )
        port map (
      I0 => adj_bcd,
      I1 => HC_reg_0,
      I2 => CO_0,
      I3 => AXYS_reg_0_3_7_7_i_2_n_0,
      I4 => N_reg(7),
      I5 => AXYS_reg_0_3_7_7,
      O => p_1_in(7)
    );
AXYS_reg_0_3_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DFF7FFFC2008000"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => CO_0,
      I2 => HC_reg_0,
      I3 => adj_bcd,
      I4 => ADD(6),
      I5 => ADD(7),
      O => AXYS_reg_0_3_7_7_i_2_n_0
    );
BI7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => \OUT[4]_i_3_n_0\,
      I1 => BI(7),
      I2 => \OUT[4]_i_5_n_0\,
      I3 => \p_1_in__0\(3),
      I4 => \OUT[4]_i_6_n_0\,
      O => p_0_in(3)
    );
BI7_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(7),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(7),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(7)
    );
BI7_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => p_0_in(3),
      Q => BI7,
      R => '0'
    );
CO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F880800F0FFF"
    )
        port map (
      I0 => HC_i_3_n_0,
      I1 => CO_i_2_n_0,
      I2 => p_0_in(3),
      I3 => \p_1_in__0\(3),
      I4 => CO_i_4_n_0,
      I5 => CO_i_5_n_0,
      O => CO0
    );
CO_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \OUT[2]_i_5_n_0\,
      I1 => CO_i_15_n_0,
      I2 => CO_i_16_n_0,
      I3 => \AI__0\(2),
      I4 => alu_shift_right,
      I5 => \OUT[4]_i_6_n_0\,
      O => CO_i_10_n_0
    );
CO_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \OUT[2]_i_2_n_0\,
      I1 => CO_i_17_n_0,
      I2 => CO_i_18_n_0,
      I3 => \AI__0\(3),
      I4 => alu_shift_right,
      I5 => \OUT[4]_i_6_n_0\,
      O => CO_i_11_n_0
    );
CO_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(4),
      I2 => \OUT[4]_i_3_n_0\,
      O => CO_i_12_n_0
    );
CO_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFCAFFCAE0E0"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[2]_i_23_n_0\,
      I2 => BI(4),
      I3 => \OUT[2]_i_24_n_0\,
      I4 => \OUT[4]_i_15_n_0\,
      I5 => CO_i_19_n_0,
      O => CO_i_13_n_0
    );
CO_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088808880"
    )
        port map (
      I0 => BI(4),
      I1 => \OUT[2]_i_19_n_0\,
      I2 => \OUT[4]_i_15_n_0\,
      I3 => CO_i_20_n_0,
      I4 => regfile(4),
      I5 => AI7_i_2_n_0,
      O => CO_i_14_n_0
    );
CO_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFCAFFCAE0E0"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[2]_i_23_n_0\,
      I2 => BI(1),
      I3 => \OUT[2]_i_24_n_0\,
      I4 => \OUT[2]_i_17_n_0\,
      I5 => CO_i_21_n_0,
      O => CO_i_15_n_0
    );
CO_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088808880"
    )
        port map (
      I0 => BI(1),
      I1 => \OUT[2]_i_19_n_0\,
      I2 => \OUT[2]_i_17_n_0\,
      I3 => CO_i_22_n_0,
      I4 => regfile(1),
      I5 => AI7_i_2_n_0,
      O => CO_i_16_n_0
    );
CO_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFCAFFCAE0E0"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[2]_i_23_n_0\,
      I2 => BI(2),
      I3 => \OUT[2]_i_24_n_0\,
      I4 => \OUT[2]_i_16_n_0\,
      I5 => CO_i_23_n_0,
      O => CO_i_17_n_0
    );
CO_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088808880"
    )
        port map (
      I0 => BI(2),
      I1 => \OUT[2]_i_19_n_0\,
      I2 => \OUT[2]_i_16_n_0\,
      I3 => CO_i_24_n_0,
      I4 => regfile(2),
      I5 => AI7_i_2_n_0,
      O => CO_i_18_n_0
    );
CO_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \OUT[4]_i_14_n_0\,
      I1 => \OUT[2]_i_32_n_0\,
      I2 => N_reg(4),
      I3 => CO_i_25_n_0,
      I4 => AI7_i_3_n_0,
      I5 => CO_i_26_n_0,
      O => CO_i_19_n_0
    );
CO_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD5557F557FFFEA"
    )
        port map (
      I0 => \OUT[6]_i_6_n_0\,
      I1 => \OUT[6]_i_5_n_0\,
      I2 => temp_HC,
      I3 => \OUT[6]_i_4_n_0\,
      I4 => \p_1_in__0\(1),
      I5 => \p_0_in__0\(1),
      O => CO_i_2_n_0
    );
CO_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => AI7_i_3_n_0,
      I1 => regfile(4),
      I2 => \OUT[2]_i_30_n_0\,
      I3 => N_reg(4),
      I4 => \OUT[2]_i_32_n_0\,
      I5 => \OUT[4]_i_14_n_0\,
      O => CO_i_20_n_0
    );
CO_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \OUT[2]_i_27_n_0\,
      I1 => \OUT[2]_i_32_n_0\,
      I2 => N_reg(1),
      I3 => CO_i_27_n_0,
      I4 => AI7_i_3_n_0,
      I5 => CO_i_28_n_0,
      O => CO_i_21_n_0
    );
CO_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => AI7_i_3_n_0,
      I1 => regfile(1),
      I2 => \OUT[2]_i_30_n_0\,
      I3 => N_reg(1),
      I4 => \OUT[2]_i_32_n_0\,
      I5 => \OUT[2]_i_27_n_0\,
      O => CO_i_22_n_0
    );
CO_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \OUT[2]_i_15_n_0\,
      I1 => \OUT[2]_i_32_n_0\,
      I2 => N_reg(2),
      I3 => CO_i_29_n_0,
      I4 => AI7_i_3_n_0,
      I5 => CO_i_30_n_0,
      O => CO_i_23_n_0
    );
CO_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => AI7_i_3_n_0,
      I1 => regfile(2),
      I2 => \OUT[2]_i_30_n_0\,
      I3 => N_reg(2),
      I4 => \OUT[2]_i_32_n_0\,
      I5 => \OUT[2]_i_15_n_0\,
      O => CO_i_24_n_0
    );
CO_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01210000"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => regfile(4),
      O => CO_i_25_n_0
    );
CO_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(4),
      O => CO_i_26_n_0
    );
CO_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01210000"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => regfile(1),
      O => CO_i_27_n_0
    );
CO_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(1),
      O => CO_i_28_n_0
    );
CO_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01210000"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => regfile(2),
      O => CO_i_29_n_0
    );
CO_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(7),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => AI(7),
      I5 => CI,
      O => \p_1_in__0\(3)
    );
CO_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(2),
      O => CO_i_30_n_0
    );
CO_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \p_0_in__0\(1),
      I2 => CO_i_6_n_0,
      I3 => \p_0_in__0\(2),
      I4 => \p_1_in__0\(2),
      O => CO_i_4_n_0
    );
CO_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \AI__0\(0),
      I1 => alu_shift_right,
      O => CO_i_5_n_0
    );
CO_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE8FEE80000"
    )
        port map (
      I0 => \OUT[3]_i_2_n_0\,
      I1 => \OUT[3]_i_3_n_0\,
      I2 => HC_i_2_n_0,
      I3 => CO_i_8_n_0,
      I4 => \p_0_in__0\(0),
      I5 => \p_1_in__0\(0),
      O => CO_i_6_n_0
    );
CO_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => \OUT[4]_i_3_n_0\,
      I1 => BI(6),
      I2 => \OUT[4]_i_5_n_0\,
      I3 => \p_1_in__0\(2),
      I4 => \OUT[4]_i_6_n_0\,
      O => \p_0_in__0\(2)
    );
CO_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE9797FE00000000"
    )
        port map (
      I0 => CO_i_10_n_0,
      I1 => \OUT[2]_i_6_n_0\,
      I2 => \OUT[2]_i_4_n_0\,
      I3 => CO_i_11_n_0,
      I4 => \OUT[2]_i_3_n_0\,
      I5 => HC_i_3_n_0,
      O => CO_i_8_n_0
    );
CO_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => CO_i_12_n_0,
      I1 => CO_i_13_n_0,
      I2 => CO_i_14_n_0,
      I3 => \AI__0\(5),
      I4 => alu_shift_right,
      I5 => \OUT[4]_i_6_n_0\,
      O => \p_0_in__0\(0)
    );
CO_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => CO0,
      Q => CO_0,
      R => '0'
    );
C_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => C_i_2_n_0,
      I1 => C_reg_1,
      I2 => C_reg_2,
      I3 => res,
      I4 => C_reg,
      I5 => P(0),
      O => write_back_reg
    );
C_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCA00CF00C0"
    )
        port map (
      I0 => C_reg_0,
      I1 => N_reg(0),
      I2 => I_reg_2,
      I3 => C1,
      I4 => C_i_7_n_0,
      I5 => CO_0,
      O => C_i_2_n_0
    );
C_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0300000A00"
    )
        port map (
      I0 => ADD(0),
      I1 => clc,
      I2 => \OUT[1]_i_7_3\,
      I3 => plp,
      I4 => C_i_2_0,
      I5 => sec,
      O => C_i_7_n_0
    );
D_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFEFFAA000200"
    )
        port map (
      I0 => D_1,
      I1 => D_reg,
      I2 => \state_reg[0]_1\(3),
      I3 => D_reg_0,
      I4 => D_reg_1,
      I5 => P(2),
      O => \state_reg[3]\
    );
D_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC100000DC10"
    )
        port map (
      I0 => cld,
      I1 => plp,
      I2 => sed,
      I3 => ADD(3),
      I4 => I_reg_2,
      I5 => N_reg(3),
      O => D_1
    );
HC_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEE8E8E8E8E8"
    )
        port map (
      I0 => \OUT[3]_i_2_n_0\,
      I1 => \OUT[3]_i_3_n_0\,
      I2 => HC_i_2_n_0,
      I3 => temp_0(1),
      I4 => temp_0(2),
      I5 => HC_i_3_n_0,
      O => temp_HC
    );
HC_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => HC_i_4_n_0,
      I1 => HC_i_5_n_0,
      I2 => HC_i_6_n_0,
      I3 => \AI__0\(4),
      I4 => alu_shift_right,
      I5 => \OUT[4]_i_6_n_0\,
      O => HC_i_2_n_0
    );
HC_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => HC_reg_0,
      I1 => \^state_reg[4]\,
      I2 => \state_reg[0]_1\(5),
      I3 => \state_reg[0]_1\(3),
      I4 => \state_reg[0]_1\(1),
      I5 => \state_reg[0]_1\(0),
      O => HC_i_3_n_0
    );
HC_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(3),
      I2 => \OUT[4]_i_3_n_0\,
      O => HC_i_4_n_0
    );
HC_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCAE0E0"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[2]_i_23_n_0\,
      I2 => BI(3),
      I3 => \OUT[2]_i_24_n_0\,
      I4 => \AI__0\(3),
      O => HC_i_5_n_0
    );
HC_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => BI(3),
      I1 => \OUT[2]_i_19_n_0\,
      I2 => \AI__0\(3),
      O => HC_i_6_n_0
    );
HC_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_HC,
      Q => HC,
      R => '0'
    );
I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => I_i_2_n_0,
      I1 => I_reg_3,
      I2 => I_reg_2,
      I3 => N_reg(2),
      I4 => p_0_out,
      I5 => I_reg_0(0),
      O => I_reg
    );
I_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF407C40"
    )
        port map (
      I0 => I_reg_1,
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(0),
      I3 => data2,
      I4 => D_reg,
      I5 => \state_reg[0]_1\(3),
      O => I_i_2_n_0
    );
N_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888FFFFB8880000"
    )
        port map (
      I0 => ADD(7),
      I1 => N_reg_1,
      I2 => N_reg_0,
      I3 => N_reg(7),
      I4 => N_reg_2,
      I5 => P(4),
      O => \OUT_reg[7]_1\
    );
\OUT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A59AA5A5A59A9A9A"
    )
        port map (
      I0 => adder_CI,
      I1 => \OUT[4]_i_6_n_0\,
      I2 => \OUT[1]_i_4_n_0\,
      I3 => \OUT[4]_i_5_n_0\,
      I4 => BI(0),
      I5 => \OUT[4]_i_3_n_0\,
      O => temp_0(0)
    );
\OUT[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(0),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(0),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(0)
    );
\OUT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD99DD96D2962266"
    )
        port map (
      I0 => \OUT[2]_i_5_n_0\,
      I1 => \OUT[2]_i_6_n_0\,
      I2 => adder_CI,
      I3 => \OUT[4]_i_6_n_0\,
      I4 => \OUT[1]_i_3_n_0\,
      I5 => \OUT[1]_i_4_n_0\,
      O => temp_0(1)
    );
\OUT[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFECFEEFFF9EF"
    )
        port map (
      I0 => \state_reg[0]_1\(5),
      I1 => \state_reg[0]_1\(4),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \state_reg[0]_1\(3),
      I5 => \state_reg[0]_1\(1),
      O => \OUT[1]_i_10_n_0\
    );
\OUT[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \OUT[1]_i_7_0\,
      I1 => \OUT[1]_i_7_1\,
      I2 => \OUT[1]_i_7_2\,
      I3 => \OUT[1]_i_16_n_0\,
      O => \OUT[1]_i_11_n_0\
    );
\OUT[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADE6FFF1FEFBF"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(0),
      I2 => \state_reg[0]_1\(1),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(5),
      I5 => \state_reg[0]_1\(2),
      O => \OUT[1]_i_12_n_0\
    );
\OUT[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => \OUT[1]_i_7_4\,
      I1 => P(0),
      I2 => \OUT[1]_i_7_2\,
      I3 => \OUT[1]_i_7_0\,
      I4 => \OUT[1]_i_7_3\,
      O => \OUT[1]_i_13_n_0\
    );
\OUT[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(0),
      I1 => N_reg(0),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[1]_i_14_n_0\
    );
\OUT[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => ADD(0),
      I1 => data7(8),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[1]_i_15_n_0\
    );
\OUT[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000244000"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(1),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[1]_i_16_n_0\
    );
\OUT[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F700FF00000000"
    )
        port map (
      I0 => BI7_reg_0(3),
      I1 => \OUT[1]_i_5_n_0\,
      I2 => \OUT[4]_i_8_n_0\,
      I3 => alu_shift_right,
      I4 => alu_op(2),
      I5 => CI,
      O => adder_CI
    );
\OUT[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(0),
      I2 => \OUT[4]_i_3_n_0\,
      O => \OUT[1]_i_3_n_0\
    );
\OUT[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(0),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(0),
      I5 => \AI__0\(1),
      O => \OUT[1]_i_4_n_0\
    );
\OUT[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE38FFFBFBFD"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(4),
      I3 => \state_reg[0]_1\(2),
      I4 => \state_reg[0]_1\(5),
      I5 => \state_reg[0]_1\(3),
      O => \OUT[1]_i_5_n_0\
    );
\OUT[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00333088"
    )
        port map (
      I0 => BI7_reg_0(2),
      I1 => \OUT[4]_i_10_n_0\,
      I2 => DIHOLD(0),
      I3 => \OUT[4]_i_9_n_0\,
      I4 => \OUT[4]_i_8_n_0\,
      O => alu_op(2)
    );
\OUT[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBAAABA"
    )
        port map (
      I0 => \OUT[1]_i_9_n_0\,
      I1 => \OUT[1]_i_10_n_0\,
      I2 => \OUT[1]_i_11_n_0\,
      I3 => \OUT[1]_i_12_n_0\,
      I4 => \OUT[1]_i_13_n_0\,
      O => CI
    );
\OUT[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(0),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[1]_i_14_n_0\,
      I4 => \OUT[1]_i_15_n_0\,
      I5 => \OUT[2]_i_20_n_0\,
      O => \AI__0\(0)
    );
\OUT[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFC0C0EAAA"
    )
        port map (
      I0 => CO_0,
      I1 => \OUT[1]_i_7_0\,
      I2 => P(0),
      I3 => \OUT[1]_i_12_n_0\,
      I4 => \OUT[1]_i_16_n_0\,
      I5 => \OUT[1]_i_10_n_0\,
      O => \OUT[1]_i_9_n_0\
    );
\OUT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD22299969666"
    )
        port map (
      I0 => \OUT[2]_i_2_n_0\,
      I1 => \OUT[2]_i_3_n_0\,
      I2 => \OUT[2]_i_4_n_0\,
      I3 => \OUT[2]_i_5_n_0\,
      I4 => \OUT[2]_i_6_n_0\,
      I5 => \OUT[4]_i_6_n_0\,
      O => temp_0(2)
    );
\OUT[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088808880"
    )
        port map (
      I0 => BI(0),
      I1 => \OUT[2]_i_19_n_0\,
      I2 => \OUT[2]_i_20_n_0\,
      I3 => \OUT[2]_i_21_n_0\,
      I4 => regfile(0),
      I5 => AI7_i_2_n_0,
      O => \OUT[2]_i_10_n_0\
    );
\OUT[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFCAFFCAE0E0"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[2]_i_23_n_0\,
      I2 => BI(0),
      I3 => \OUT[2]_i_24_n_0\,
      I4 => \OUT[2]_i_20_n_0\,
      I5 => \OUT[2]_i_25_n_0\,
      O => \OUT[2]_i_11_n_0\
    );
\OUT[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(1),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(1),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(1)
    );
\OUT[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(1),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[2]_i_26_n_0\,
      I4 => \OUT[2]_i_27_n_0\,
      I5 => \OUT[2]_i_17_n_0\,
      O => \AI__0\(1)
    );
\OUT[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(2),
      I1 => N_reg(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[2]_i_14_n_0\
    );
\OUT[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => data2,
      I1 => data7(10),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[2]_i_15_n_0\
    );
\OUT[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => data2,
      I1 => AI7_i_7_n_0,
      I2 => \OUT[2]_i_28_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(2),
      I5 => AI7_i_9_n_0,
      O => \OUT[2]_i_16_n_0\
    );
\OUT[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ADD(1),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[2]_i_29_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(1),
      I5 => AI7_i_9_n_0,
      O => \OUT[2]_i_17_n_0\
    );
\OUT[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \OUT[2]_i_27_n_0\,
      I1 => \^state_reg[4]_0\,
      I2 => \state_reg[0]_1\(0),
      I3 => N_reg(1),
      I4 => \OUT[2]_i_30_n_0\,
      I5 => regfile(1),
      O => \OUT[2]_i_18_n_0\
    );
\OUT[2]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \alu_op__0\(0),
      I1 => alu_shift_right,
      O => \OUT[2]_i_19_n_0\
    );
\OUT[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(2),
      I2 => \OUT[4]_i_3_n_0\,
      O => \OUT[2]_i_2_n_0\
    );
\OUT[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ADD(0),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[2]_i_31_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(0),
      I5 => AI7_i_9_n_0,
      O => \OUT[2]_i_20_n_0\
    );
\OUT[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => AI7_i_3_n_0,
      I1 => regfile(0),
      I2 => \OUT[2]_i_30_n_0\,
      I3 => N_reg(0),
      I4 => \OUT[2]_i_32_n_0\,
      I5 => \OUT[1]_i_15_n_0\,
      O => \OUT[2]_i_21_n_0\
    );
\OUT[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => alu_shift_right,
      I1 => \alu_op__0\(0),
      O => \OUT[2]_i_22_n_0\
    );
\OUT[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A082A282"
    )
        port map (
      I0 => \OUT[2]_i_22_n_0\,
      I1 => \OUT[4]_i_8_n_0\,
      I2 => \OUT[4]_i_9_n_0\,
      I3 => \OUT[4]_i_10_n_0\,
      I4 => BI7_reg_0(1),
      O => \OUT[2]_i_23_n_0\
    );
\OUT[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF3BFF37"
    )
        port map (
      I0 => BI7_reg_0(0),
      I1 => \OUT[4]_i_10_n_0\,
      I2 => \OUT[4]_i_9_n_0\,
      I3 => \OUT[4]_i_8_n_0\,
      I4 => BI7_reg_0(1),
      I5 => alu_shift_right,
      O => \OUT[2]_i_24_n_0\
    );
\OUT[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEA0000"
    )
        port map (
      I0 => \OUT[1]_i_15_n_0\,
      I1 => \OUT[2]_i_32_n_0\,
      I2 => N_reg(0),
      I3 => \OUT[2]_i_33_n_0\,
      I4 => AI7_i_3_n_0,
      I5 => \OUT[2]_i_34_n_0\,
      O => \OUT[2]_i_25_n_0\
    );
\OUT[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(1),
      I1 => N_reg(1),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[2]_i_26_n_0\
    );
\OUT[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => ADD(1),
      I1 => data7(9),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[2]_i_27_n_0\
    );
\OUT[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => data2,
      I1 => regfile(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[2]_i_28_n_0\
    );
\OUT[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => ADD(1),
      I1 => regfile(1),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[2]_i_29_n_0\
    );
\OUT[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(2),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(2),
      I5 => \AI__0\(3),
      O => \OUT[2]_i_3_n_0\
    );
\OUT[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0403"
    )
        port map (
      I0 => \state_reg[0]_1\(5),
      I1 => \state_reg[0]_1\(0),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(4),
      O => \OUT[2]_i_30_n_0\
    );
\OUT[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => ADD(0),
      I1 => regfile(0),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[2]_i_31_n_0\
    );
\OUT[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(4),
      O => \OUT[2]_i_32_n_0\
    );
\OUT[2]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01210000"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => regfile(0),
      O => \OUT[2]_i_33_n_0\
    );
\OUT[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(0),
      O => \OUT[2]_i_34_n_0\
    );
\OUT[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEA0"
    )
        port map (
      I0 => adder_CI,
      I1 => \OUT[4]_i_6_n_0\,
      I2 => \OUT[1]_i_3_n_0\,
      I3 => \OUT[2]_i_9_n_0\,
      I4 => \OUT[2]_i_10_n_0\,
      I5 => \OUT[2]_i_11_n_0\,
      O => \OUT[2]_i_4_n_0\
    );
\OUT[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(1),
      I2 => \OUT[4]_i_3_n_0\,
      O => \OUT[2]_i_5_n_0\
    );
\OUT[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(1),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(1),
      I5 => \AI__0\(2),
      O => \OUT[2]_i_6_n_0\
    );
\OUT[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(2),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(2),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(2)
    );
\OUT[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(2),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[2]_i_14_n_0\,
      I4 => \OUT[2]_i_15_n_0\,
      I5 => \OUT[2]_i_16_n_0\,
      O => \AI__0\(2)
    );
\OUT[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \OUT[2]_i_17_n_0\,
      I1 => \OUT[2]_i_18_n_0\,
      I2 => AI7_i_3_n_0,
      I3 => regfile(1),
      I4 => AI7_i_2_n_0,
      I5 => alu_shift_right,
      O => \OUT[2]_i_9_n_0\
    );
\OUT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999AAA9A99966696"
    )
        port map (
      I0 => \OUT[3]_i_2_n_0\,
      I1 => \OUT[3]_i_3_n_0\,
      I2 => \OUT[4]_i_3_n_0\,
      I3 => BI(3),
      I4 => \OUT[4]_i_5_n_0\,
      I5 => \OUT[4]_i_6_n_0\,
      O => temp_0(3)
    );
\OUT[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA00FFE8E800"
    )
        port map (
      I0 => \OUT[2]_i_6_n_0\,
      I1 => \OUT[2]_i_5_n_0\,
      I2 => \OUT[2]_i_4_n_0\,
      I3 => \OUT[2]_i_2_n_0\,
      I4 => \OUT[2]_i_3_n_0\,
      I5 => \OUT[4]_i_6_n_0\,
      O => \OUT[3]_i_2_n_0\
    );
\OUT[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(3),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(3),
      I5 => \AI__0\(4),
      O => \OUT[3]_i_3_n_0\
    );
\OUT[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(3),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(3),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(3)
    );
\OUT[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(3),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[3]_i_6_n_0\,
      I4 => \OUT[3]_i_7_n_0\,
      I5 => \OUT[3]_i_8_n_0\,
      O => \AI__0\(3)
    );
\OUT[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(3),
      I1 => N_reg(3),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[3]_i_6_n_0\
    );
\OUT[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => ADD(3),
      I1 => data7(11),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[3]_i_7_n_0\
    );
\OUT[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ADD(3),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[3]_i_9_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(3),
      I5 => AI7_i_9_n_0,
      O => \OUT[3]_i_8_n_0\
    );
\OUT[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => ADD(3),
      I1 => regfile(3),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[3]_i_9_n_0\
    );
\OUT[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBA959540456A6"
    )
        port map (
      I0 => \p_1_in__0\(0),
      I1 => \OUT[4]_i_3_n_0\,
      I2 => BI(4),
      I3 => \OUT[4]_i_5_n_0\,
      I4 => \OUT[4]_i_6_n_0\,
      I5 => temp_HC,
      O => temp(4)
    );
\OUT[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFFFFFFE9FDFD"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(0),
      I4 => \state_reg[0]_1\(1),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[4]_i_10_n_0\
    );
\OUT[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDDFDF9AA9381D"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(1),
      I3 => \state_reg[0]_1\(0),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[4]_i_11_n_0\
    );
\OUT[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(1),
      I3 => \state_reg[0]_1\(0),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[4]_i_12_n_0\
    );
\OUT[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(4),
      I1 => N_reg(4),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[4]_i_13_n_0\
    );
\OUT[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => data7(12),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[4]_i_14_n_0\
    );
\OUT[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[4]_i_16_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(4),
      I5 => AI7_i_9_n_0,
      O => \OUT[4]_i_15_n_0\
    );
\OUT[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => regfile(4),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[4]_i_16_n_0\
    );
\OUT[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(4),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(4),
      I5 => \AI__0\(5),
      O => \p_1_in__0\(0)
    );
\OUT[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000AF0000C0AF0"
    )
        port map (
      I0 => DIHOLD(0),
      I1 => BI7_reg_0(2),
      I2 => \OUT[4]_i_8_n_0\,
      I3 => \OUT[4]_i_9_n_0\,
      I4 => \OUT[4]_i_10_n_0\,
      I5 => BI7_reg_0(3),
      O => \OUT[4]_i_3_n_0\
    );
\OUT[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(4),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(4),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(4)
    );
\OUT[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F50FFFF3F50F"
    )
        port map (
      I0 => DIHOLD(0),
      I1 => BI7_reg_0(2),
      I2 => \OUT[4]_i_8_n_0\,
      I3 => \OUT[4]_i_9_n_0\,
      I4 => \OUT[4]_i_10_n_0\,
      I5 => BI7_reg_0(3),
      O => \OUT[4]_i_5_n_0\
    );
\OUT[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => BI7_reg_0(3),
      I1 => \OUT[4]_i_8_n_0\,
      I2 => \OUT[4]_i_9_n_0\,
      I3 => \OUT[4]_i_10_n_0\,
      I4 => BI7_reg_0(2),
      O => \OUT[4]_i_6_n_0\
    );
\OUT[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(4),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[4]_i_13_n_0\,
      I4 => \OUT[4]_i_14_n_0\,
      I5 => \OUT[4]_i_15_n_0\,
      O => \AI__0\(4)
    );
\OUT[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCFE7BD"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(3),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[4]_i_8_n_0\
    );
\OUT[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100100020"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(1),
      I5 => \state_reg[0]_1\(0),
      O => \OUT[4]_i_9_n_0\
    );
\OUT[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969696"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \p_1_in__0\(1),
      I2 => \OUT[6]_i_4_n_0\,
      I3 => temp_HC,
      I4 => \OUT[6]_i_5_n_0\,
      O => temp_0(5)
    );
\OUT[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11171717EEE8E8E8"
    )
        port map (
      I0 => \p_1_in__0\(1),
      I1 => \p_0_in__0\(1),
      I2 => \OUT[6]_i_4_n_0\,
      I3 => temp_HC,
      I4 => \OUT[6]_i_5_n_0\,
      I5 => \OUT[6]_i_6_n_0\,
      O => temp_0(6)
    );
\OUT[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAB0000FFAB0000"
    )
        port map (
      I0 => \OUT[6]_i_15_n_0\,
      I1 => \^state_reg[0]_0\,
      I2 => \^state_reg[5]\,
      I3 => \^state_reg[1]\,
      I4 => CO_i_9_0,
      I5 => \^state_reg[4]_0\,
      O => alu_shift_right
    );
\OUT[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(5),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[6]_i_16_n_0\,
      I4 => \OUT[6]_i_17_n_0\,
      I5 => \OUT[6]_i_18_n_0\,
      O => \AI__0\(5)
    );
\OUT[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8F888"
    )
        port map (
      I0 => AI7_i_2_n_0,
      I1 => regfile(6),
      I2 => AI7_i_3_n_0,
      I3 => \OUT[6]_i_19_n_0\,
      I4 => \OUT[6]_i_20_n_0\,
      I5 => \OUT[6]_i_21_n_0\,
      O => \AI__0\(6)
    );
\OUT[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(6),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(6),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(6)
    );
\OUT[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(6),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(6),
      I5 => AI(7),
      O => \p_1_in__0\(2)
    );
\OUT[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(3),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[6]_i_15_n_0\
    );
\OUT[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(5),
      I1 => N_reg(5),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[6]_i_16_n_0\
    );
\OUT[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => data7(13),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[6]_i_17_n_0\
    );
\OUT[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[6]_i_22_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(5),
      I5 => AI7_i_9_n_0,
      O => \OUT[6]_i_18_n_0\
    );
\OUT[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A00000CA0A"
    )
        port map (
      I0 => regfile(6),
      I1 => N_reg(6),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \OUT[6]_i_19_n_0\
    );
\OUT[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE7FF0C00E7000C"
    )
        port map (
      I0 => \alu_op__0\(1),
      I1 => BI(5),
      I2 => \alu_op__0\(0),
      I3 => alu_shift_right,
      I4 => \AI__0\(5),
      I5 => \AI__0\(6),
      O => \p_1_in__0\(1)
    );
\OUT[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000000C0000"
    )
        port map (
      I0 => ADD(6),
      I1 => data7(14),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(4),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(5),
      O => \OUT[6]_i_20_n_0\
    );
\OUT[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ADD(6),
      I1 => AI7_i_7_n_0,
      I2 => \OUT[6]_i_23_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I4 => N_reg(6),
      I5 => AI7_i_9_n_0,
      O => \OUT[6]_i_21_n_0\
    );
\OUT[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => regfile(5),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[6]_i_22_n_0\
    );
\OUT[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACCCAC00A000A0"
    )
        port map (
      I0 => ADD(6),
      I1 => regfile(6),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(2),
      I4 => \OUT[1]_i_7_4\,
      I5 => \state_reg[0]_1\(3),
      O => \OUT[6]_i_23_n_0\
    );
\OUT[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => \OUT[4]_i_3_n_0\,
      I1 => BI(5),
      I2 => \OUT[4]_i_5_n_0\,
      I3 => \p_1_in__0\(1),
      I4 => \OUT[4]_i_6_n_0\,
      O => \p_0_in__0\(1)
    );
\OUT[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA0000"
    )
        port map (
      I0 => \OUT[4]_i_6_n_0\,
      I1 => \OUT[4]_i_5_n_0\,
      I2 => BI(4),
      I3 => \OUT[4]_i_3_n_0\,
      I4 => \p_1_in__0\(0),
      O => \OUT[6]_i_4_n_0\
    );
\OUT[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB8"
    )
        port map (
      I0 => \OUT[4]_i_5_n_0\,
      I1 => BI(4),
      I2 => \OUT[4]_i_3_n_0\,
      I3 => \p_1_in__0\(0),
      O => \OUT[6]_i_5_n_0\
    );
\OUT[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015CFC0"
    )
        port map (
      I0 => \OUT[4]_i_6_n_0\,
      I1 => \OUT[4]_i_5_n_0\,
      I2 => BI(6),
      I3 => \OUT[4]_i_3_n_0\,
      I4 => \p_1_in__0\(2),
      O => \OUT[6]_i_6_n_0\
    );
\OUT[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F38"
    )
        port map (
      I0 => BI7_reg_0(1),
      I1 => \OUT[4]_i_10_n_0\,
      I2 => \OUT[4]_i_9_n_0\,
      I3 => \OUT[4]_i_8_n_0\,
      O => \alu_op__0\(1)
    );
\OUT[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => N_reg(5),
      I1 => \OUT[4]_i_11_n_0\,
      I2 => PC(5),
      I3 => \OUT[4]_i_12_n_0\,
      O => BI(5)
    );
\OUT[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF8"
    )
        port map (
      I0 => BI7_reg_0(0),
      I1 => \OUT[1]_i_5_n_0\,
      I2 => \OUT[4]_i_9_n_0\,
      I3 => \OUT[4]_i_8_n_0\,
      O => \alu_op__0\(0)
    );
\OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => CO_i_4_n_0,
      I1 => \p_1_in__0\(3),
      I2 => p_0_in(3),
      O => temp_0(7)
    );
\OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(0),
      Q => ADD(0),
      R => '0'
    );
\OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(1),
      Q => ADD(1),
      R => '0'
    );
\OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(2),
      Q => data2,
      R => '0'
    );
\OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(3),
      Q => ADD(3),
      R => '0'
    );
\OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp(4),
      Q => p_0_in1_in(0),
      R => '0'
    );
\OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(5),
      Q => p_0_in1_in(1),
      R => '0'
    );
\OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(6),
      Q => ADD(6),
      R => '0'
    );
\OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => temp_0(7),
      Q => ADD(7),
      R => '0'
    );
\PC[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[11]_i_6_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(11),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(3),
      O => PC_temp(11)
    );
\PC[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[11]_i_7_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(10),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(2),
      O => PC_temp(10)
    );
\PC[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[11]_i_8_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(9),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(1),
      O => PC_temp(9)
    );
\PC[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[11]_i_9_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(8),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(0),
      O => PC_temp(8)
    );
\PC[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(11),
      I3 => ADD(3),
      I4 => \PC[15]_i_2_1\,
      O => \PC[11]_i_6_n_0\
    );
\PC[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(10),
      I3 => data2,
      I4 => \PC[15]_i_2_1\,
      O => \PC[11]_i_7_n_0\
    );
\PC[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(9),
      I3 => ADD(1),
      I4 => \PC[15]_i_2_1\,
      O => \PC[11]_i_8_n_0\
    );
\PC[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(8),
      I3 => ADD(0),
      I4 => \PC[15]_i_2_1\,
      O => \PC[11]_i_9_n_0\
    );
\PC[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(13),
      I3 => p_0_in1_in(1),
      I4 => \PC[15]_i_2_1\,
      O => \PC[15]_i_10_n_0\
    );
\PC[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(12),
      I3 => p_0_in1_in(0),
      I4 => \PC[15]_i_2_1\,
      O => \PC[15]_i_11_n_0\
    );
\PC[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[15]_i_6_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(15),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(7),
      O => PC_temp(15)
    );
\PC[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[15]_i_9_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(14),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(6),
      O => PC_temp(14)
    );
\PC[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[15]_i_10_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(13),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(5),
      O => PC_temp(13)
    );
\PC[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[15]_i_11_n_0\,
      I1 => \PC_reg[11]\,
      I2 => data7(12),
      I3 => \PC_reg[11]_0\,
      I4 => N_reg(4),
      O => PC_temp(12)
    );
\PC[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(15),
      I3 => ADD(7),
      I4 => \PC[15]_i_2_1\,
      O => \PC[15]_i_6_n_0\
    );
\PC[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \PC[7]_i_2_0\,
      I1 => \PC[15]_i_2_0\,
      I2 => PC(14),
      I3 => ADD(6),
      I4 => \PC[15]_i_2_1\,
      O => \PC[15]_i_9_n_0\
    );
\PC[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => data2,
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[3]_i_10_n_0\
    );
\PC[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ADD(1),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[3]_i_5_0\,
      I3 => \PC[7]_i_2_0\,
      O => \PC[3]_i_11_n_0\
    );
\PC[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222223"
    )
        port map (
      I0 => \PC[3]_i_18_n_0\,
      I1 => \PC[3]_i_6_0\,
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(4),
      I5 => \state_reg[0]_1\(2),
      O => \PC[3]_i_15_n_0\
    );
\PC[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000004"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state_reg[0]_1\(1),
      I2 => \state_reg[0]_1\(4),
      I3 => \state_reg[0]_1\(5),
      I4 => CO_0,
      I5 => DIHOLD(0),
      O => \PC[3]_i_18_n_0\
    );
\PC[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(0),
      I2 => \PC_reg[3]_0\,
      I3 => ADD(0),
      I4 => PC(0),
      I5 => \PC_reg[3]_1\,
      O => PC_temp(0)
    );
\PC[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(3),
      I2 => \PC_reg[3]_2\,
      I3 => PC(3),
      I4 => \PC[3]_i_9_n_0\,
      O => PC_temp(3)
    );
\PC[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(2),
      I2 => \PC_reg[3]_2\,
      I3 => PC(2),
      I4 => \PC[3]_i_10_n_0\,
      O => PC_temp(2)
    );
\PC[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(1),
      I2 => \PC[3]_i_11_n_0\,
      I3 => PC(1),
      I4 => \PC_reg[3]_1\,
      O => PC_temp(1)
    );
\PC[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => PC_temp(0),
      I1 => \PC_reg[3]_3\,
      I2 => \PC_reg[3]_4\,
      I3 => \PC_reg[3]_5\,
      I4 => \PC[3]_i_15_n_0\,
      O => \PC[3]_i_6_n_0\
    );
\PC[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ADD(3),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[3]_i_9_n_0\
    );
\PC[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[7]_i_10_n_0\
    );
\PC[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[7]_i_11_n_0\
    );
\PC[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(7),
      I2 => \PC_reg[3]_2\,
      I3 => PC(7),
      I4 => \PC[7]_i_8_n_0\,
      O => PC_temp(7)
    );
\PC[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(6),
      I2 => \PC_reg[3]_2\,
      I3 => PC(6),
      I4 => \PC[7]_i_9_n_0\,
      O => PC_temp(6)
    );
\PC[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(5),
      I2 => \PC_reg[3]_2\,
      I3 => PC(5),
      I4 => \PC[7]_i_10_n_0\,
      O => PC_temp(5)
    );
\PC[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \PC_reg[3]\,
      I1 => data7(4),
      I2 => \PC_reg[3]_2\,
      I3 => PC(4),
      I4 => \PC[7]_i_11_n_0\,
      O => PC_temp(4)
    );
\PC[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ADD(7),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[7]_i_8_n_0\
    );
\PC[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ADD(6),
      I1 => \PC_reg[3]_0\,
      I2 => \PC[7]_i_2_0\,
      O => \PC[7]_i_9_n_0\
    );
\PC_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[7]_i_1_n_0\,
      CO(3) => \PC_reg[11]_i_1_n_0\,
      CO(2) => \PC_reg[11]_i_1_n_1\,
      CO(1) => \PC_reg[11]_i_1_n_2\,
      CO(0) => \PC_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \ABH_reg[3]\(3 downto 0),
      S(3 downto 0) => PC_temp(11 downto 8)
    );
\PC_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[11]_i_1_n_0\,
      CO(3) => \NLW_PC_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PC_reg[15]_i_1_n_1\,
      CO(1) => \PC_reg[15]_i_1_n_2\,
      CO(0) => \PC_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \ABH_reg[7]\(3 downto 0),
      S(3 downto 0) => PC_temp(15 downto 12)
    );
\PC_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PC_reg[3]_i_1_n_0\,
      CO(2) => \PC_reg[3]_i_1_n_1\,
      CO(1) => \PC_reg[3]_i_1_n_2\,
      CO(0) => \PC_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => PC_temp(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => PC_temp(3 downto 1),
      S(0) => \PC[3]_i_6_n_0\
    );
\PC_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PC_reg[3]_i_1_n_0\,
      CO(3) => \PC_reg[7]_i_1_n_0\,
      CO(2) => \PC_reg[7]_i_1_n_1\,
      CO(1) => \PC_reg[7]_i_1_n_2\,
      CO(0) => \PC_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \ABL_reg[7]\(3 downto 0),
      S(3 downto 0) => PC_temp(7 downto 4)
    );
V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => V_i_2_n_0,
      I1 => V_reg_1,
      I2 => V_reg_2,
      I3 => D_reg_0,
      I4 => P(3),
      O => V_reg
    );
V_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00EAEA"
    )
        port map (
      I0 => V_i_5_n_0,
      I1 => plp,
      I2 => ADD(6),
      I3 => N_reg(6),
      I4 => V_reg_0,
      O => V_i_2_n_0
    );
V_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006996"
    )
        port map (
      I0 => AI7,
      I1 => ADD(7),
      I2 => BI7,
      I3 => CO_0,
      I4 => plp,
      I5 => clv,
      O => V_i_5_n_0
    );
V_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \state_reg[0]_1\(5),
      I1 => \state_reg[0]_1\(4),
      I2 => \state_reg[0]_1\(2),
      I3 => \state_reg[0]_1\(3),
      O => \^state_reg[5]\
    );
Z_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBABBB8888A888"
    )
        port map (
      I0 => Z_i_2_n_0,
      I1 => Z_reg,
      I2 => Z_reg_0,
      I3 => Z_reg_1,
      I4 => \^state_reg[4]\,
      I5 => P(1),
      O => bit_ins_reg
    );
Z_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => data2,
      I1 => ADD(3),
      I2 => p_0_in1_in(0),
      I3 => p_0_in1_in(1),
      I4 => ADD(7),
      I5 => ADD(6),
      O => Z_i_10_n_0
    );
Z_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ADD(1),
      I1 => ADD(0),
      I2 => ADD(3),
      I3 => data2,
      O => Z_i_11_n_0
    );
Z_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => Z_i_6_n_0,
      I1 => I_reg_2,
      I2 => N_reg(1),
      I3 => \state_reg[0]_1\(3),
      I4 => \state_reg[0]_1\(0),
      I5 => Z_i_7_n_0,
      O => Z_i_2_n_0
    );
Z_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      O => \^state_reg[4]\
    );
Z_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F500F500FD08FF00"
    )
        port map (
      I0 => \state_reg[0]_1\(1),
      I1 => Z_i_9_n_0,
      I2 => D_reg,
      I3 => Z_i_7_n_0,
      I4 => \state_reg[0]_1\(3),
      I5 => \state_reg[0]_1\(0),
      O => Z_i_6_n_0
    );
Z_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C1C0"
    )
        port map (
      I0 => ADD(0),
      I1 => plp,
      I2 => ADD(1),
      I3 => Z_i_10_n_0,
      O => Z_i_7_n_0
    );
Z_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => p_0_in1_in(1),
      I2 => ADD(6),
      I3 => ADD(7),
      I4 => Z_i_11_n_0,
      O => Z_i_9_n_0
    );
\addr_a[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addr_a[0]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(0),
      I3 => \addr_a[0]_1\,
      I4 => data7(0),
      O => \^out_reg[0]_8\
    );
\addr_a[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[2]\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(2),
      I3 => \ABH_reg[1]_1\,
      I4 => data2,
      O => \^out_reg[2]_4\
    );
\addr_a[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[3]_0\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(3),
      I3 => \ABH_reg[1]_1\,
      I4 => ADD(3),
      O => \^out_reg[3]_3\
    );
\addr_a[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[4]\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(4),
      I3 => \ABH_reg[1]_1\,
      I4 => p_0_in1_in(0),
      O => \^out_reg[4]_12\
    );
\addr_a[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[5]\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(5),
      I3 => \ABH_reg[1]_1\,
      I4 => p_0_in1_in(1),
      O => \^out_reg[5]_0\
    );
\addr_a[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[6]\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(6),
      I3 => \ABH_reg[1]_1\,
      I4 => ADD(6),
      O => \^out_reg[6]_0\
    );
\addr_a[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[7]_0\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(7),
      I3 => \ABH_reg[1]_1\,
      I4 => ADD(7),
      O => \^out_reg[7]_0\
    );
\addr_a[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[1]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(1),
      I3 => \addr_a[0]_1\,
      I4 => data7(1),
      O => \^out_reg[1]_3\
    );
\addr_a[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[2]\,
      I1 => \addr_a[0]_0\,
      I2 => data2,
      I3 => \addr_a[0]_1\,
      I4 => data7(2),
      O => \^out_reg[2]_1\
    );
\addr_a[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[3]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(3),
      I3 => \addr_a[0]_1\,
      I4 => data7(3),
      O => \^d\(3)
    );
\addr_a[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[4]\,
      I1 => \addr_a[0]_0\,
      I2 => p_0_in1_in(0),
      I3 => \addr_a[0]_1\,
      I4 => data7(4),
      O => \^d\(4)
    );
\addr_a[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[5]\,
      I1 => \addr_a[0]_0\,
      I2 => p_0_in1_in(1),
      I3 => \addr_a[0]_1\,
      I4 => data7(5),
      O => \^d\(5)
    );
\addr_a[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[6]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(6),
      I3 => \addr_a[0]_1\,
      I4 => data7(6),
      O => \^d\(6)
    );
\addr_a[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[7]_0\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(7),
      I3 => \addr_a[0]_1\,
      I4 => data7(7),
      O => \^d\(7)
    );
\addr_a[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_1_n_0\,
      I1 => data7(8),
      I2 => \ABH_reg[0]_1\,
      I3 => \ABH_reg[0]_2\,
      I4 => PC(8),
      I5 => \ABH_reg[0]_3\,
      O => \^abh_reg[0]\
    );
\addr_a[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C030B000C0308"
    )
        port map (
      I0 => ADD(0),
      I1 => \ABH_reg[0]_4\,
      I2 => \ABH_reg[0]_3\,
      I3 => \ABH_reg[0]_5\,
      I4 => \ABH_reg[0]_1\,
      I5 => N_reg(0),
      O => \addr_a[8]_INST_0_i_1_n_0\
    );
\addr_a[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABH_reg[1]\,
      I1 => \ABH_reg[1]_0\,
      I2 => N_reg(1),
      I3 => \ABH_reg[1]_1\,
      I4 => ADD(1),
      O => \^out_reg[1]_6\
    );
\background_color[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_1\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[2]_9\(0)
    );
\border_color[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[0]_12\(0)
    );
\c_data_debug[3]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(14),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(13),
      O => \c_data_debug[3]_INST_0_i_10_n_0\
    );
\c_data_debug[3]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(14),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(13),
      O => \c_data_debug[3]_INST_0_i_11_n_0\
    );
\c_data_debug[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(14),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I4 => \c_data_debug[3]_INST_0_i_5_0\(12),
      I5 => \c_data_debug[3]_INST_0_i_5_0\(13),
      O => \c_data_debug[3]_INST_0_i_12_n_0\
    );
\c_data_debug[3]_INST_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20A0"
    )
        port map (
      I0 => \c_data_debug[7]_INST_0_i_4_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_5_0\(9),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(10),
      O => \c_data_debug[3]_INST_0_i_13_n_0\
    );
\c_data_debug[3]_INST_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(7),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(6),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(5),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(4),
      O => \c_data_debug[3]_INST_0_i_14_n_0\
    );
\c_data_debug[3]_INST_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(1),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(0),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(3),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(2),
      O => \c_data_debug[3]_INST_0_i_15_n_0\
    );
\c_data_debug[3]_INST_0_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(8),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(9),
      O => \c_data_debug[3]_INST_0_i_16_n_0\
    );
\c_data_debug[3]_INST_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(14),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(13),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(12),
      O => \c_data_debug[3]_INST_0_i_17_n_0\
    );
\c_data_debug[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0EFF0EAFAEFFAE"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_10_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_11_n_0\,
      I2 => color_ram_reg(1),
      I3 => \c_data_debug[3]_INST_0_i_12_n_0\,
      I4 => color_ram_reg(2),
      I5 => color_ram_reg(0),
      O => \reg_1_6510_reg[1]\
    );
\c_data_debug[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000003"
    )
        port map (
      I0 => p_18_in,
      I1 => \c_data_debug[3]_INST_0_i_12_n_0\,
      I2 => \^addr_delayed_reg[11]_0\,
      I3 => \c_data_debug[3]_INST_0_i_11_n_0\,
      I4 => \c_data_debug[3]_INST_0_i_10_n_0\,
      I5 => \c_data_debug[3]_INST_0_i_13_n_0\,
      O => \reg_1_6510_reg[0]\
    );
\c_data_debug[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008000000"
    )
        port map (
      I0 => \c_data_debug[7]_INST_0_i_4_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I3 => color_ram_reg(2),
      I4 => color_ram_reg(1),
      I5 => color_ram_reg(0),
      O => \addr_delayed_reg[11]\
    );
\c_data_debug[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_14_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_15_n_0\,
      I2 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I4 => \c_data_debug[3]_INST_0_i_16_n_0\,
      I5 => \c_data_debug[3]_INST_0_i_17_n_0\,
      O => \^addr_delayed_reg[11]_0\
    );
\c_data_debug[3]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(13),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(14),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I3 => color_ram_reg(1),
      O => \addr_delayed_reg[13]\
    );
\c_data_debug[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => \c_data_debug[7]_INST_0_i_4_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I3 => color_ram_reg(2),
      I4 => color_ram_reg(1),
      I5 => color_ram_reg(0),
      O => \addr_delayed_reg[10]\
    );
\c_data_debug[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \c_data_debug[7]_INST_0_i_4_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_5_0\(9),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(8),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I4 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I5 => p_18_in,
      O => \addr_delayed_reg[9]_0\
    );
\c_data_debug[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \c_data_debug[7]_INST_0_i_4_n_0\,
      I1 => \c_data_debug[3]_INST_0_i_5_0\(9),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(8),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(11),
      I4 => \c_data_debug[3]_INST_0_i_5_0\(10),
      I5 => p_18_in,
      O => \addr_delayed_reg[9]\
    );
\c_data_debug[7]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_5_0\(13),
      I1 => \c_data_debug[3]_INST_0_i_5_0\(12),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(14),
      O => \c_data_debug[7]_INST_0_i_4_n_0\
    );
\c_data_debug[7]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => color_ram_reg(0),
      I1 => color_ram_reg(1),
      I2 => color_ram_reg(2),
      O => p_18_in
    );
\c_data_debug[7]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => color_ram_reg(1),
      I1 => color_ram_reg(0),
      I2 => \c_data_debug[3]_INST_0_i_5_0\(13),
      I3 => \c_data_debug[3]_INST_0_i_5_0\(15),
      I4 => \c_data_debug[3]_INST_0_i_5_0\(14),
      O => \reg_1_6510_reg[1]_0\
    );
color_ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A00AA002A00"
    )
        port map (
      I0 => color_ram_reg_i_2_n_0,
      I1 => \^out_reg[7]_0\,
      I2 => \^out_reg[6]_0\,
      I3 => p_18_in,
      I4 => color_ram_reg_i_3_n_0,
      I5 => \^out_reg[5]_0\,
      O => WEA(0)
    );
color_ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080808000000000"
    )
        port map (
      I0 => \^out_reg[5]_0\,
      I1 => \^out_reg[7]_0\,
      I2 => \^out_reg[6]_0\,
      I3 => \^out_reg[3]_3\,
      I4 => \^out_reg[4]_12\,
      I5 => p_19_in,
      O => color_ram_reg_i_2_n_0
    );
color_ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAFFAAFFAAFF"
    )
        port map (
      I0 => color_ram_reg_i_4_n_0,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_1\,
      I3 => \^out_reg[2]_4\,
      I4 => \^d\(6),
      I5 => \^d\(7),
      O => color_ram_reg_i_3_n_0
    );
color_ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7F3FFF3FFF3FFF"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^out_reg[3]_3\,
      I2 => \^out_reg[4]_12\,
      I3 => \^out_reg[2]_4\,
      I4 => \^out_reg[1]_6\,
      I5 => \^abh_reg[0]\,
      O => color_ram_reg_i_4_n_0
    );
\counter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => started_status_a,
      I1 => \^out_reg[2]_5\,
      I2 => \^pc_reg[12]\,
      O => started_reg_0(0)
    );
\counter[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => started_status_b,
      I1 => \^out_reg[2]_6\,
      I2 => \^pc_reg[12]\,
      O => started_reg_2(0)
    );
\counter[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => started_status_b_0,
      I1 => \^out_reg[3]_10\,
      I2 => \^pc_reg[12]\,
      O => started_reg_4(0)
    );
\counter[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => started_status_a_1,
      I1 => \^out_reg[1]_18\,
      I2 => \^pc_reg[12]\,
      O => started_reg_6(0)
    );
\counter[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => we0,
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(1),
      O => \^out_reg[2]_5\
    );
\counter[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => we0,
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(1),
      O => \^out_reg[2]_6\
    );
\counter[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0800FFFF"
    )
        port map (
      I0 => \counter[15]_i_6_n_0\,
      I1 => we022_out,
      I2 => \counter[15]_i_5__1_n_0\,
      I3 => \^pc_reg[12]\,
      I4 => started_status_a_1,
      I5 => \counter_reg[15]_2\,
      O => started_reg_5
    );
\counter[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => we022_out,
      I1 => \^out_reg[3]_1\,
      I2 => \^d\(2),
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(1),
      O => \^out_reg[3]_10\
    );
\counter[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4000FFFF"
    )
        port map (
      I0 => \counter[15]_i_5__1_n_0\,
      I1 => we0,
      I2 => \counter[15]_i_6_n_0\,
      I3 => \^pc_reg[12]\,
      I4 => started_status_a,
      I5 => \counter_reg[15]\,
      O => started_reg
    );
\counter[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0400FFFF"
    )
        port map (
      I0 => \counter[15]_i_5__1_n_0\,
      I1 => we0,
      I2 => \counter[15]_i_5_n_0\,
      I3 => \^pc_reg[12]\,
      I4 => started_status_b,
      I5 => \counter_reg[15]_0\,
      O => started_reg_1
    );
\counter[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0200FFFF"
    )
        port map (
      I0 => we022_out,
      I1 => \counter[15]_i_5__1_n_0\,
      I2 => \counter[15]_i_5__0_n_0\,
      I3 => \^pc_reg[12]\,
      I4 => started_status_b_0,
      I5 => \counter_reg[15]_1\,
      O => started_reg_3
    );
\counter[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^out_reg[0]_0\,
      I1 => \^d\(1),
      O => \counter[15]_i_5_n_0\
    );
\counter[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      O => \counter[15]_i_5__0_n_0\
    );
\counter[15]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^out_reg[3]_0\,
      I1 => \^out_reg[2]_1\,
      O => \counter[15]_i_5__1_n_0\
    );
\counter[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      O => \counter[15]_i_6_n_0\
    );
\cpu_data_debug[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[0]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(8),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(0),
      O => \^pc_reg[8]\
    );
\cpu_data_debug[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => ADD(0),
      I2 => \screen_control_2_reg[0]_1\,
      I3 => P(0),
      I4 => regfile(0),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[0]_INST_0_i_1_n_0\
    );
\cpu_data_debug[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[1]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(9),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(1),
      O => \^pc_reg[9]\
    );
\cpu_data_debug[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => ADD(1),
      I2 => \screen_control_2_reg[0]_1\,
      I3 => P(1),
      I4 => regfile(1),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[1]_INST_0_i_1_n_0\
    );
\cpu_data_debug[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[2]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(10),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(2),
      O => \^pc_reg[14]\(0)
    );
\cpu_data_debug[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => data2,
      I2 => \screen_control_2_reg[0]_1\,
      I3 => I_reg_0(0),
      I4 => regfile(2),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[2]_INST_0_i_1_n_0\
    );
\cpu_data_debug[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[3]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(11),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(3),
      O => \^pc_reg[14]\(1)
    );
\cpu_data_debug[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => ADD(3),
      I2 => \screen_control_2_reg[0]_1\,
      I3 => P(2),
      I4 => regfile(3),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[3]_INST_0_i_1_n_0\
    );
\cpu_data_debug[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8F8F8"
    )
        port map (
      I0 => \screen_control_2_reg[4]\,
      I1 => regfile(4),
      I2 => \cpu_data_debug[4]_INST_0_i_2_n_0\,
      I3 => \screen_control_2_reg[4]_0\,
      I4 => PC(12),
      I5 => \cpu_data_debug[4]_INST_0_i_3_n_0\,
      O => \^pc_reg[12]\
    );
\cpu_data_debug[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F8F888"
    )
        port map (
      I0 => PC(4),
      I1 => \screen_control_2_reg[0]\,
      I2 => \screen_control_2_reg[4]_3\,
      I3 => p_0_in1_in(0),
      I4 => php,
      I5 => \state_reg[0]_1\(3),
      O => \cpu_data_debug[4]_INST_0_i_2_n_0\
    );
\cpu_data_debug[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008B00"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \state_reg[0]_1\(2),
      I2 => IRQ0,
      I3 => \screen_control_2_reg[4]_1\,
      I4 => \screen_control_2_reg[4]_2\,
      O => \cpu_data_debug[4]_INST_0_i_3_n_0\
    );
\cpu_data_debug[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFEEEEEEEE"
    )
        port map (
      I0 => \cpu_data_debug[5]_INST_0_i_1_n_0\,
      I1 => \cpu_data_debug[5]_INST_0_i_2_n_0\,
      I2 => \state_reg[0]_2\,
      I3 => \state_reg[0]_1\(2),
      I4 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I5 => regfile(5),
      O => \^pc_reg[14]\(2)
    );
\cpu_data_debug[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEFEAEAEAE"
    )
        port map (
      I0 => \cpu_data_debug[5]_INST_0_i_5_n_0\,
      I1 => \screen_control_2_reg[5]\,
      I2 => \screen_control_2_reg[5]_0\,
      I3 => regfile(5),
      I4 => \state_reg[0]_1\(3),
      I5 => \state_reg[0]_1\(2),
      O => \cpu_data_debug[5]_INST_0_i_1_n_0\
    );
\cpu_data_debug[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => php,
      I1 => p_0_in1_in(1),
      I2 => \state_reg[0]_1\(0),
      I3 => \state_reg[0]_1\(1),
      I4 => \^state_reg[4]_0\,
      I5 => \state_reg[0]_1\(3),
      O => \cpu_data_debug[5]_INST_0_i_2_n_0\
    );
\cpu_data_debug[5]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg[0]_1\(3),
      I1 => \state_reg[0]_1\(0),
      O => \cpu_data_debug[5]_INST_0_i_4_n_0\
    );
\cpu_data_debug[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAFF"
    )
        port map (
      I0 => \cpu_data_debug[5]_INST_0_i_9_n_0\,
      I1 => \cpu_data_debug[5]_INST_0_i_1_0\,
      I2 => regfile(5),
      I3 => \cpu_data_debug[5]_INST_0_i_1_1\,
      I4 => \cpu_data_debug[5]_INST_0_i_1_2\,
      I5 => \screen_control_2_reg[5]_0\,
      O => \cpu_data_debug[5]_INST_0_i_5_n_0\
    );
\cpu_data_debug[5]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \state_reg[0]_1\(4),
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(5),
      O => \^state_reg[4]_0\
    );
\cpu_data_debug[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020AFFFF020A020A"
    )
        port map (
      I0 => regfile(5),
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(3),
      I3 => \state_reg[0]_1\(1),
      I4 => N_reg_0,
      I5 => p_0_in1_in(1),
      O => \cpu_data_debug[5]_INST_0_i_9_n_0\
    );
\cpu_data_debug[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[6]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(14),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(6),
      O => \^pc_reg[14]\(3)
    );
\cpu_data_debug[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => ADD(6),
      I2 => \screen_control_2_reg[0]_1\,
      I3 => P(3),
      I4 => regfile(6),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[6]_INST_0_i_1_n_0\
    );
\cpu_data_debug[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \cpu_data_debug[7]_INST_0_i_1_n_0\,
      I1 => \screen_control_2_reg[4]_0\,
      I2 => PC(15),
      I3 => \screen_control_2_reg[0]\,
      I4 => PC(7),
      O => \^pc_reg[15]\
    );
\cpu_data_debug[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \screen_control_2_reg[0]_0\,
      I1 => ADD(7),
      I2 => \screen_control_2_reg[0]_1\,
      I3 => P(4),
      I4 => regfile(7),
      I5 => \screen_control_2_reg[4]\,
      O => \cpu_data_debug[7]_INST_0_i_1_n_0\
    );
\data_out[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5E5A0E5"
    )
        port map (
      I0 => \^out_reg[3]_1\,
      I1 => \data_out_reg[4]\,
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \data_out_reg[4]_0\,
      O => \OUT_reg[3]_11\(0)
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      I2 => \^out_reg[3]_1\,
      O => \OUT_reg[1]_21\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44405555"
    )
        port map (
      I0 => we0,
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(3),
      O => \OUT_reg[2]_0\(0)
    );
\data_out[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44405555"
    )
        port map (
      I0 => we022_out,
      I1 => \^d\(2),
      I2 => \^out_reg[0]_0\,
      I3 => \^d\(1),
      I4 => \^out_reg[3]_1\,
      O => \OUT_reg[2]_2\(0)
    );
\data_out[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(3),
      I2 => \^d\(2),
      O => \OUT_reg[1]_17\
    );
\data_out_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => \^out_reg[1]_3\,
      I1 => \data_out_reg[6]_i_4_0\(0),
      I2 => \^out_reg[3]_1\,
      I3 => \data_out_reg[6]_i_11_0\(0),
      I4 => \^out_reg[0]_3\,
      I5 => \data_out_reg[6]_i_11_1\(0),
      O => \sprite_multi_color_0_reg[4]\
    );
\data_out_reg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^out_reg[0]_3\,
      I2 => \data_out_reg_reg[7]\(0),
      I3 => \^out_reg[1]_3\,
      I4 => \^out_reg[3]_1\,
      O => \int_enabled_reg[5]\
    );
\data_out_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg_reg[6]\,
      I1 => \^d\(2),
      I2 => \data_out_reg_reg[6]_0\,
      I3 => \^d\(4),
      I4 => \data_out_reg[6]_i_4_n_0\,
      O => \y_expand_reg[6]\(0)
    );
\data_out_reg[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \^out_reg[3]_1\,
      I1 => \data_out_reg[6]_i_4_1\(0),
      I2 => \^out_reg[0]_3\,
      I3 => \data_out_reg[6]_i_4_2\(0),
      O => \data_out_reg[6]_i_10_n_0\
    );
\data_out_reg[6]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF10FFFF"
    )
        port map (
      I0 => \^out_reg[3]_1\,
      I1 => \^out_reg[1]_3\,
      I2 => \data_out_reg[6]_i_4_0\(1),
      I3 => \data_out_reg[6]_i_13_n_0\,
      I4 => \data_out_reg[6]_i_4_5\,
      O => \data_out_reg[6]_i_11_n_0\
    );
\data_out_reg[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \data_out_reg[6]_i_11_0\(1),
      I1 => \^out_reg[0]_3\,
      I2 => \data_out_reg[6]_i_11_1\(1),
      I3 => \^out_reg[1]_3\,
      I4 => \^out_reg[3]_1\,
      O => \data_out_reg[6]_i_13_n_0\
    );
\data_out_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F503F3F5F503030"
    )
        port map (
      I0 => \data_out_reg[6]_i_9_n_0\,
      I1 => \data_out_reg[6]_i_10_n_0\,
      I2 => \^out_reg[5]_1\,
      I3 => \data_out_reg[6]_i_11_n_0\,
      I4 => \^out_reg[5]_2\,
      I5 => \data_out_reg_reg[6]_1\,
      O => \data_out_reg[6]_i_4_n_0\
    );
\data_out_reg[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^out_reg[0]_3\,
      I2 => \^out_reg[1]_3\,
      O => \OUT_reg[3]_12\
    );
\data_out_reg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^out_reg[1]_3\,
      O => \OUT_reg[3]_14\
    );
\data_out_reg[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => \^out_reg[3]_1\,
      I1 => \data_out_reg[6]_i_4_3\(0),
      I2 => \^out_reg[0]_3\,
      I3 => \data_out_reg[6]_i_4_4\(0),
      O => \data_out_reg[6]_i_9_n_0\
    );
\data_out_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555545577FFFD7F"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^out_reg[1]_3\,
      I2 => \^d\(0),
      I3 => \^d\(2),
      I4 => \^out_reg[3]_1\,
      I5 => \^d\(5),
      O => \OUT_reg[4]_13\(0)
    );
\data_out_reg[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(2),
      I2 => \^out_reg[1]_3\,
      O => \^out_reg[5]_2\
    );
\data_out_reg[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^out_reg[0]_3\,
      I2 => \^out_reg[1]_3\,
      O => \OUT_reg[3]_13\
    );
\data_out_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^out_reg[0]_3\,
      I2 => \data_out_reg_reg[7]\(1),
      I3 => \^out_reg[1]_3\,
      I4 => \^out_reg[3]_1\,
      O => \int_enabled_reg[7]\
    );
\data_out_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(5),
      I1 => \^d\(2),
      O => \^out_reg[5]_1\
    );
\extra_background_color_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^d\(2),
      I1 => \sprite_multi_color_0[7]_i_2_n_0\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \^out_reg[0]_3\,
      O => \OUT_reg[2]_3\(0)
    );
\extra_background_color_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^out_reg[1]_1\,
      I3 => \^d\(3),
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[2]_8\(0)
    );
\filter[fc][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^pc_reg[8]\,
      I1 => \filter[fc][10]_i_2_n_0\,
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_8\,
      I4 => B(0),
      O => \filter_reg[fc][0]\
    );
\filter[fc][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \filter[fc][10]_i_2_n_0\,
      I1 => \^out_reg[0]_8\,
      I2 => \^out_reg[1]_3\,
      O => \OUT_reg[0]_10\
    );
\filter[fc][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      O => \filter[fc][10]_i_2_n_0\
    );
\filter[fc][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^pc_reg[9]\,
      I1 => \filter[fc][10]_i_2_n_0\,
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_8\,
      I4 => B(1),
      O => \filter_reg[fc][1]\
    );
\filter[fc][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => \^pc_reg[14]\(0),
      I1 => \filter[fc][10]_i_2_n_0\,
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_8\,
      I4 => B(2),
      O => \filter_reg[fc][2]\
    );
\filter[off3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_8\,
      I4 => \^out_reg[3]_0\,
      I5 => \^out_reg[2]_1\,
      O => \OUT_reg[4]_2\(0)
    );
\filter[off3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^out_reg[3]_3\,
      I1 => \reg_1_6510[5]_i_5_n_0\,
      I2 => ram_reg_1_7_i_6_n_0,
      I3 => \^out_reg[1]_6\,
      I4 => \^out_reg[2]_4\,
      I5 => c64_reset,
      O => \filter[off3]_i_2_n_0\
    );
\filter[res][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \filter[fc][10]_i_2_n_0\,
      I1 => \^out_reg[0]_8\,
      I2 => \^out_reg[1]_3\,
      O => \OUT_reg[0]_9\(0)
    );
\int_enabled[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \int_enabled[7]_i_3_n_0\,
      O => \OUT_reg[0]_17\(0)
    );
\int_enabled[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addr_a[0]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(0),
      I3 => \addr_a[0]_1\,
      I4 => data7(0),
      O => \^out_reg[0]_3\
    );
\int_enabled[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => \^out_reg[2]_4\,
      I2 => \^out_reg[3]_3\,
      I3 => p_19_in,
      I4 => \^d\(5),
      I5 => \^d\(4),
      O => \int_enabled[7]_i_3_n_0\
    );
\int_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pc_reg[15]\,
      I1 => \^pc_reg[8]\,
      I2 => \int_mask[4]_i_2_n_0\,
      I3 => \int_mask_reg[0]_1\,
      O => \int_mask_reg[0]\
    );
\int_mask[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^pc_reg[15]\,
      I1 => \^pc_reg[8]\,
      I2 => \^out_reg[0]_0\,
      I3 => \^d\(1),
      I4 => \int_mask[1]_i_2_n_0\,
      I5 => \int_mask_reg[0]_2\,
      O => \int_mask_reg[0]_0\
    );
\int_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pc_reg[15]\,
      I1 => \^pc_reg[9]\,
      I2 => \int_mask[4]_i_2_n_0\,
      I3 => \int_mask_reg[1]_1\,
      O => \int_mask_reg[1]\
    );
\int_mask[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => \^pc_reg[15]\,
      I1 => \^pc_reg[9]\,
      I2 => \^out_reg[0]_0\,
      I3 => \^d\(1),
      I4 => \int_mask[1]_i_2_n_0\,
      I5 => \int_mask_reg[1]_2\,
      O => \int_mask_reg[1]_0\
    );
\int_mask[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[3]_1\,
      I2 => we022_out,
      O => \int_mask[1]_i_2_n_0\
    );
\int_mask[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^pc_reg[15]\,
      I1 => \^pc_reg[12]\,
      I2 => \int_mask[4]_i_2_n_0\,
      I3 => \int_mask_reg[4]_0\,
      O => \int_mask_reg[4]\
    );
\int_mask[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^out_reg[0]_0\,
      I3 => \^d\(1),
      I4 => we0,
      O => \int_mask[4]_i_2_n_0\
    );
\int_stat[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => we022_out,
      I1 => \^abh_reg[0]\,
      I2 => runmode_i_4_n_0,
      I3 => \int_stat[4]_i_3_n_0\,
      I4 => \^d\(2),
      I5 => \^out_reg[3]_1\,
      O => \ABH_reg[0]_0\
    );
\int_stat[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \int_stat[4]_i_3_n_0\,
      I3 => runmode_i_4_n_0,
      I4 => \^abh_reg[0]\,
      I5 => we0,
      O => \OUT_reg[3]_8\
    );
\int_stat[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_reg[0]_0\,
      I1 => \^d\(1),
      O => \int_stat[4]_i_3_n_0\
    );
\mem_pointers[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => raster_int_i_2_n_0,
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(2),
      O => \OUT_reg[0]_4\(0)
    );
\multi_color_mode[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => raster_int_i_2_n_0,
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(2),
      O => \OUT_reg[0]_7\(0)
    );
ram_reg_1_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[1]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(1),
      I3 => \addr_a[0]_1\,
      I4 => data7(1),
      O => \^d\(1)
    );
ram_reg_1_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]\(0)
    );
ram_reg_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]\(1)
    );
ram_reg_1_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[3]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(3),
      I3 => \addr_a[0]_1\,
      I4 => data7(3),
      O => \^out_reg[3]_1\
    );
ram_reg_1_3_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[2]\,
      I1 => \addr_a[0]_0\,
      I2 => data2,
      I3 => \addr_a[0]_1\,
      I4 => data7(2),
      O => \^d\(2)
    );
ram_reg_1_3_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]_0\(0)
    );
ram_reg_1_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]_0\(1)
    );
ram_reg_1_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]_1\(0)
    );
ram_reg_1_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => \clk_div_counter_cycle_reg[0]_1\(1)
    );
ram_reg_1_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[3]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(3),
      I3 => \addr_a[0]_1\,
      I4 => data7(3),
      O => \^out_reg[3]_0\
    );
ram_reg_1_7_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \ABL_reg[1]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(1),
      I3 => \addr_a[0]_1\,
      I4 => data7(1),
      O => \^out_reg[1]_1\
    );
ram_reg_1_7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addr_a[0]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(0),
      I3 => \addr_a[0]_1\,
      I4 => data7(0),
      O => \^d\(0)
    );
ram_reg_1_7_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => p_19_in,
      O => p_0_in0_in
    );
ram_reg_1_7_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^out_reg[4]_12\,
      I1 => \^out_reg[6]_0\,
      I2 => \^out_reg[7]_0\,
      I3 => p_18_in,
      I4 => \^out_reg[5]_0\,
      O => ram_reg_1_7_i_6_n_0
    );
raster_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F3F7F007F00"
    )
        port map (
      I0 => \^pc_reg[8]\,
      I1 => raster_int_i_2_n_0,
      I2 => raster_int_i_3_n_0,
      I3 => raster_int,
      I4 => is_equal_raster_delayed,
      I5 => CO(0),
      O => raster_int_reg
    );
raster_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \^out_reg[1]_1\,
      O => raster_int_i_2_n_0
    );
raster_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      O => raster_int_i_3_n_0
    );
\rasterline_ref[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[3]_5\(0)
    );
\reg_1_6510[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \reg_1_6510[5]_i_2_n_0\,
      I1 => \^d\(7),
      I2 => \^out_reg[1]_6\,
      I3 => \reg_1_6510[5]_i_3_n_0\,
      I4 => \reg_1_6510[5]_i_4_n_0\,
      I5 => \reg_1_6510[5]_i_5_n_0\,
      O => \OUT_reg[7]_2\(0)
    );
\reg_1_6510[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out_reg[7]_0\,
      I1 => \^out_reg[6]_0\,
      I2 => \^out_reg[5]_0\,
      I3 => \^out_reg[4]_12\,
      O => \reg_1_6510[5]_i_2_n_0\
    );
\reg_1_6510[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out_reg[2]_4\,
      I1 => \^out_reg[3]_3\,
      O => \reg_1_6510[5]_i_3_n_0\
    );
\reg_1_6510[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \reg_1_6510[5]_i_6_n_0\,
      I4 => \^d\(5),
      I5 => \^d\(6),
      O => \reg_1_6510[5]_i_4_n_0\
    );
\reg_1_6510[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^abh_reg[0]\,
      I1 => p_19_in,
      O => \reg_1_6510[5]_i_5_n_0\
    );
\reg_1_6510[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out_reg[3]_1\,
      I1 => \^d\(4),
      O => \reg_1_6510[5]_i_6_n_0\
    );
runmode_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => we0,
      I3 => \^d\(3),
      I4 => \^d\(2),
      O => \OUT_reg[1]_10\(0)
    );
\runmode_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => we0,
      I3 => \^d\(3),
      I4 => \^d\(2),
      O => \OUT_reg[1]_11\(0)
    );
\runmode_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out_reg[1]_18\,
      O => runmode_i_2_0(0)
    );
\runmode_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out_reg[3]_10\,
      O => \counter[15]_i_3__2_0\(0)
    );
runmode_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => we022_out,
      I3 => \^out_reg[3]_1\,
      I4 => \^d\(2),
      O => \^out_reg[1]_18\
    );
\runmode_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addr_a[0]\,
      I1 => \addr_a[0]_0\,
      I2 => ADD(0),
      I3 => \addr_a[0]_1\,
      I4 => data7(0),
      O => \^out_reg[0]_0\
    );
runmode_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => runmode_i_4_n_0,
      I1 => \reg_1_6510[5]_i_5_n_0\,
      O => we0
    );
runmode_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^out_reg[3]_3\,
      I1 => ram_reg_1_7_i_6_n_0,
      I2 => \^out_reg[1]_6\,
      I3 => \^out_reg[2]_4\,
      O => runmode_i_4_n_0
    );
\screen_control_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^out_reg[1]_3\,
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^out_reg[0]_3\,
      O => \OUT_reg[1]_9\(0)
    );
\screen_control_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \^out_reg[1]_3\,
      I3 => \^d\(2),
      I4 => \^out_reg[0]_3\,
      O => \OUT_reg[3]_6\(0)
    );
\slave_reg_0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^pc_reg[8]\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \slave_reg_0[1]_i_2_n_0\,
      I4 => cia_2_port_a(0),
      O => \slave_reg_0_reg[0]\
    );
\slave_reg_0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => \^pc_reg[9]\,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \slave_reg_0[1]_i_2_n_0\,
      I4 => cia_2_port_a(1),
      O => \slave_reg_0_reg[1]\
    );
\slave_reg_0[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^d\(2),
      I1 => we022_out,
      I2 => \^out_reg[3]_1\,
      O => \slave_reg_0[1]_i_2_n_0\
    );
\slave_reg_0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \^d\(3),
      I3 => we0,
      I4 => \^d\(2),
      O => \OUT_reg[1]_14\(0)
    );
\slave_reg_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \^d\(3),
      I3 => we0,
      I4 => \^d\(2),
      O => \OUT_reg[1]_13\(0)
    );
\slave_reg_2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \slave_reg_0[1]_i_2_n_0\,
      O => \OUT_reg[1]_20\(0)
    );
\slave_reg_3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \^d\(3),
      I3 => we0,
      I4 => \^d\(2),
      O => \OUT_reg[1]_12\(0)
    );
\slave_reg_3[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out_reg[0]_0\,
      I1 => \^d\(1),
      I2 => \slave_reg_0[1]_i_2_n_0\,
      O => \OUT_reg[0]_1\(0)
    );
\slave_reg_4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \^out_reg[2]_1\,
      I3 => \^out_reg[3]_0\,
      I4 => we0,
      O => \OUT_reg[1]_15\(0)
    );
\slave_reg_4[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[3]_0\,
      I2 => we022_out,
      I3 => \^out_reg[0]_0\,
      I4 => \^out_reg[2]_1\,
      O => \OUT_reg[1]_0\(0)
    );
\slave_reg_4[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^abh_reg[0]\,
      I1 => p_19_in,
      I2 => runmode_i_4_n_0,
      O => we022_out
    );
\slave_reg_5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[0]_0\,
      I2 => \^out_reg[2]_1\,
      I3 => \^out_reg[3]_0\,
      I4 => we0,
      O => \OUT_reg[1]_16\(0)
    );
\slave_reg_5[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^out_reg[0]_0\,
      I1 => \^d\(1),
      I2 => we022_out,
      I3 => \^out_reg[3]_0\,
      I4 => \^out_reg[2]_1\,
      O => \OUT_reg[0]_5\(0)
    );
\slave_reg_6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^out_reg[3]_0\,
      I1 => \^out_reg[2]_1\,
      I2 => we0,
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(1),
      O => \OUT_reg[3]_9\(0)
    );
\slave_reg_6[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^out_reg[3]_0\,
      I2 => we022_out,
      I3 => \^out_reg[0]_0\,
      I4 => \^out_reg[2]_1\,
      O => \OUT_reg[1]_19\(0)
    );
\slave_reg_7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out_reg[3]_0\,
      I1 => \^out_reg[2]_1\,
      I2 => we0,
      I3 => \^out_reg[0]_0\,
      I4 => \^d\(1),
      O => \OUT_reg[3]_7\(0)
    );
\slave_reg_7[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^out_reg[0]_0\,
      I1 => \^d\(1),
      I2 => we022_out,
      I3 => \^out_reg[3]_0\,
      I4 => \^out_reg[2]_1\,
      O => \OUT_reg[0]_2\(0)
    );
\sprite_0_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^out_reg[1]_1\,
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => E(0)
    );
\sprite_0_xpos[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => \^out_reg[2]_4\,
      I2 => \^out_reg[3]_3\,
      I3 => p_19_in,
      I4 => \^d\(4),
      I5 => \^d\(5),
      O => \sprite_0_xpos[7]_i_2_n_0\
    );
\sprite_0_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_1\,
      I4 => \sprite_0_xpos[7]_i_2_n_0\,
      O => \OUT_reg[2]_15\(0)
    );
\sprite_1_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^out_reg[1]_3\,
      I1 => \^d\(3),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[1]_2\(0)
    );
\sprite_1_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \sprite_0_xpos[7]_i_2_n_0\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[0]_18\(0)
    );
\sprite_2_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^d\(2),
      I1 => \sprite_0_xpos[7]_i_2_n_0\,
      I2 => \^out_reg[1]_1\,
      I3 => \^d\(3),
      I4 => \^out_reg[0]_3\,
      O => \OUT_reg[2]_7\(0)
    );
\sprite_2_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^out_reg[1]_3\,
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[3]_2\(0)
    );
\sprite_3_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \^out_reg[1]_3\,
      I1 => \^d\(3),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[1]_5\(0)
    );
\sprite_3_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^out_reg[1]_3\,
      I1 => \^d\(3),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[1]_4\(0)
    );
\sprite_4_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(3),
      O => \OUT_reg[0]_16\(0)
    );
\sprite_4_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[1]_1\,
      I4 => \^d\(3),
      O => \OUT_reg[2]_14\(0)
    );
\sprite_5_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_0_xpos[7]_i_2_n_0\,
      O => \OUT_reg[0]_15\(0)
    );
\sprite_5_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_1\,
      I4 => \sprite_0_xpos[7]_i_2_n_0\,
      O => \OUT_reg[2]_13\(0)
    );
\sprite_6_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(3),
      O => \OUT_reg[0]_26\(0)
    );
\sprite_6_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \sprite_0_xpos[7]_i_2_n_0\,
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(3),
      O => \OUT_reg[0]_23\(0)
    );
\sprite_7_xpos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_0_xpos[7]_i_2_n_0\,
      O => \OUT_reg[0]_25\(0)
    );
\sprite_7_ypos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_0_xpos[7]_i_2_n_0\,
      O => \OUT_reg[0]_22\(0)
    );
\sprite_enabled[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^out_reg[1]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[1]_7\(0)
    );
\sprite_msb_x[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^out_reg[1]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[1]_8\(0)
    );
\sprite_multi_color_0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[0]_21\(0)
    );
\sprite_multi_color_0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_1_7_i_6_n_0,
      I1 => \^out_reg[2]_4\,
      I2 => \^out_reg[3]_3\,
      I3 => p_19_in,
      I4 => \^d\(4),
      I5 => \^d\(5),
      O => \sprite_multi_color_0[7]_i_2_n_0\
    );
\sprite_multi_color_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^out_reg[1]_3\,
      I3 => \^d\(3),
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[0]_24\(0)
    );
\sprite_primary_color_0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^out_reg[1]_3\,
      I3 => \^d\(3),
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[0]_20\(0)
    );
\sprite_primary_color_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \sprite_multi_color_0[7]_i_2_n_0\,
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(3),
      O => \OUT_reg[0]_14\(0)
    );
\sprite_primary_color_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \sprite_multi_color_0[7]_i_2_n_0\,
      I3 => \^out_reg[1]_1\,
      I4 => \^d\(3),
      O => \OUT_reg[2]_11\(0)
    );
\sprite_primary_color_3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[0]_13\(0)
    );
\sprite_primary_color_4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_1\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[2]_10\(0)
    );
\sprite_primary_color_5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^out_reg[1]_3\,
      I3 => \sprite_multi_color_0[7]_i_2_n_0\,
      I4 => \^out_reg[0]_3\,
      O => \OUT_reg[2]_17\(0)
    );
\sprite_primary_color_6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^out_reg[0]_3\,
      I1 => \^d\(2),
      I2 => \sprite_multi_color_0[7]_i_2_n_0\,
      I3 => \^out_reg[1]_3\,
      I4 => \^d\(3),
      O => \OUT_reg[0]_19\(0)
    );
\sprite_primary_color_7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \sprite_multi_color_0[7]_i_2_n_0\,
      O => \OUT_reg[2]_16\(0)
    );
\sprite_priority[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(3),
      I3 => \^out_reg[1]_3\,
      I4 => \int_enabled[7]_i_3_n_0\,
      O => \OUT_reg[2]_12\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \state_reg[0]_2\,
      I1 => \state_reg[0]_1\(2),
      I2 => \state_reg[0]_1\(5),
      I3 => \state_reg[0]_3\,
      I4 => \state_reg[0]_4\,
      I5 => \state[0]_i_4_n_0\,
      O => \state_reg[0]\(0)
    );
\state[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0001"
    )
        port map (
      I0 => \state[0]_i_13_n_0\,
      I1 => \state_reg[0]_1\(4),
      I2 => C_reg,
      I3 => \state_reg[4]_4\,
      I4 => \state[0]_i_4_0\,
      I5 => \state_reg[0]_1\(2),
      O => \state[0]_i_10_n_0\
    );
\state[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg[3]_5\,
      I1 => CO_0,
      O => \state[0]_i_13_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0045004"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => \state[0]_i_9_n_0\,
      I2 => \state_reg[0]_1\(5),
      I3 => \state_reg[0]_1\(3),
      I4 => \state_reg[0]_1\(2),
      I5 => \state[0]_i_10_n_0\,
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => DIHOLD(0),
      I1 => CO_0,
      O => \state[0]_i_9_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg[0]_1\(0),
      I2 => \state_reg[1]_0\,
      I3 => \state_reg[0]_1\(2),
      I4 => \state_reg[0]_1\(4),
      I5 => \state_reg[1]_1\,
      O => \state_reg[0]\(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \state_reg[1]_2\,
      I1 => \state_reg[0]_1\(5),
      I2 => \state_reg[0]_1\(4),
      I3 => \state_reg[0]_1\(0),
      I4 => C_reg,
      I5 => \state[1]_i_4_n_0\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \state[0]_i_9_n_0\,
      I1 => \^state_reg[4]\,
      I2 => \state[1]_i_2_0\,
      I3 => \state[1]_i_2_1\,
      I4 => \state[1]_i_2_2\,
      I5 => \state[1]_i_2_3\,
      O => \state[1]_i_4_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFFE"
    )
        port map (
      I0 => \state[3]_i_2_n_0\,
      I1 => \state_reg[3]_0\,
      I2 => \state[3]_i_4_n_0\,
      I3 => \state_reg[3]_1\,
      I4 => \state_reg[4]_2\,
      I5 => \state_reg[3]_2\,
      O => \state_reg[0]\(2)
    );
\state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010030"
    )
        port map (
      I0 => \state_reg[0]_1\(1),
      I1 => \state_reg[0]_1\(3),
      I2 => \state_reg[0]_1\(0),
      I3 => C_reg,
      I4 => \state_reg[0]_1\(2),
      I5 => \state[0]_i_13_n_0\,
      O => \state[3]_i_10_n_0\
    );
\state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAAC3000000"
    )
        port map (
      I0 => \state_reg[0]_1\(0),
      I1 => DIHOLD(0),
      I2 => CO_0,
      I3 => \state_reg[0]_1\(2),
      I4 => \state_reg[0]_1\(1),
      I5 => \state_reg[0]_1\(3),
      O => \state[3]_i_11_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \state_reg[0]_1\(5),
      I1 => \state_reg[3]_5\,
      I2 => CO_0,
      I3 => \state_reg[0]_1\(1),
      I4 => \state_reg[0]_1\(2),
      I5 => \state_reg[0]_1\(4),
      O => \state[3]_i_2_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \state[3]_i_7_n_0\,
      I1 => \state_reg[3]_3\,
      I2 => \state_reg[3]_4\,
      I3 => \state_reg[0]_1\(5),
      I4 => \state_reg[0]_1\(4),
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEEEEEFEE"
    )
        port map (
      I0 => \state[3]_i_10_n_0\,
      I1 => \state[3]_i_11_n_0\,
      I2 => \cpu_data_debug[5]_INST_0_i_4_n_0\,
      I3 => \state_reg[0]_1\(2),
      I4 => cond_true,
      I5 => \state_reg[0]_1\(1),
      O => \state[3]_i_7_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEFEF"
    )
        port map (
      I0 => \state_reg[4]_1\,
      I1 => \state[4]_i_3_n_0\,
      I2 => \state_reg[4]_2\,
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[0]_1\(0),
      I5 => \state_reg[4]_3\,
      O => \state_reg[0]\(3)
    );
\state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \state_reg[0]_1\(1),
      I1 => CO_0,
      I2 => \state_reg[3]_5\,
      I3 => \state_reg[4]_4\,
      I4 => \state_reg[0]_1\(4),
      I5 => \state_reg[0]_1\(0),
      O => \state[4]_i_3_n_0\
    );
\v[0][atk][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[1]_3\,
      I5 => \^out_reg[0]_8\,
      O => \OUT_reg[4]_5\(0)
    );
\v[0][freq][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[1]_3\,
      I5 => \^out_reg[0]_8\,
      O => \OUT_reg[4]_11\(1)
    );
\v[0][freq][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_11\(0)
    );
\v[0][noise]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => v1_out
    );
\v[0][pw][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_10\(1)
    );
\v[0][pw][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_10\(0)
    );
\v[0][stn][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_4\(0)
    );
\v[1][atk][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_9\(0)
    );
\v[1][freq][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_3\(1)
    );
\v[1][freq][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_3\(0)
    );
\v[1][noise]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => v7_out
    );
\v[1][pw][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_6\(1)
    );
\v[1][pw][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[1]_3\,
      I5 => \^out_reg[0]_8\,
      O => \OUT_reg[4]_6\(0)
    );
\v[1][stn][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[1]_3\,
      I5 => \^out_reg[0]_8\,
      O => \OUT_reg[4]_8\(0)
    );
\v[2][atk][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_0\(0)
    );
\v[2][freq][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_7\(1)
    );
\v[2][freq][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_7\(0)
    );
\v[2][noise]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => v4_out
    );
\v[2][pw][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[1]_3\,
      I5 => \^out_reg[0]_8\,
      O => \OUT_reg[4]_1\(1)
    );
\v[2][pw][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \filter[off3]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \^out_reg[3]_0\,
      I3 => \^out_reg[2]_1\,
      I4 => \^out_reg[0]_8\,
      I5 => \^out_reg[1]_3\,
      O => \OUT_reg[4]_1\(0)
    );
\v[2][stn][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \filter[fc][10]_i_2_n_0\,
      I1 => \^out_reg[0]_8\,
      I2 => \^out_reg[1]_3\,
      O => \OUT_reg[0]_11\(0)
    );
\x_expand[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => raster_int_i_2_n_0,
      I1 => \^out_reg[0]_3\,
      I2 => \^d\(2),
      O => \OUT_reg[0]_6\(0)
    );
\y_expand[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \int_enabled[7]_i_3_n_0\,
      I1 => \^d\(3),
      I2 => \^out_reg[1]_3\,
      I3 => \^out_reg[0]_3\,
      I4 => \^d\(2),
      O => \OUT_reg[3]_4\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_rom is
  port (
    \reg_1_6510_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_1_6510_reg[2]\ : out STD_LOGIC;
    \reg_1_6510_reg[3]\ : out STD_LOGIC;
    tape_button_0 : out STD_LOGIC;
    \reg_1_6510_reg[5]\ : out STD_LOGIC;
    \reg_1_6510_reg[6]\ : out STD_LOGIC;
    \reg_1_6510_reg[7]\ : out STD_LOGIC;
    \IRHOLD_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \IRHOLD_reg[0]_0\ : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IRHOLD_reg[0]_1\ : in STD_LOGIC;
    tape_button : in STD_LOGIC;
    clk_1_mhz : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sel : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_rom : entity is "rom";
end design_1_block_test_0_1_rom;

architecture STRUCTURE of design_1_block_test_0_1_rom is
  signal rom_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_rom_out_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_out_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_rom_out_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_out_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_out_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rom_out_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rom_out_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rom_out_reg_0 : label is "kernel/rom_out";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rom_out_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rom_out_reg_0 : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rom_out_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rom_out_reg_0 : label is 3;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rom_out_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rom_out_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of rom_out_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rom_out_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rom_out_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_out_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of rom_out_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of rom_out_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of rom_out_reg_1 : label is "kernel/rom_out";
  attribute bram_addr_begin of rom_out_reg_1 : label is 0;
  attribute bram_addr_end of rom_out_reg_1 : label is 8191;
  attribute bram_slice_begin of rom_out_reg_1 : label is 4;
  attribute bram_slice_end of rom_out_reg_1 : label is 7;
  attribute ram_addr_begin of rom_out_reg_1 : label is 0;
  attribute ram_addr_end of rom_out_reg_1 : label is 8191;
  attribute ram_offset of rom_out_reg_1 : label is 0;
  attribute ram_slice_begin of rom_out_reg_1 : label is 4;
  attribute ram_slice_end of rom_out_reg_1 : label is 7;
begin
\c_data_debug[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]\,
      I1 => Q(0),
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(0),
      I4 => data_out(0),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[0]\
    );
\c_data_debug[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]\,
      I1 => Q(1),
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(2),
      I4 => data_out(1),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[2]\
    );
\c_data_debug[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(2),
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(3),
      I4 => data_out(2),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[3]\
    );
\c_data_debug[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => tape_button,
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(4),
      I4 => data_out(3),
      I5 => \IRHOLD_reg[0]_1\,
      O => tape_button_0
    );
\c_data_debug[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(3),
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(5),
      I4 => data_out(4),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[5]\
    );
\c_data_debug[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(4),
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(6),
      I4 => data_out(5),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[6]\
    );
\c_data_debug[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => Q(5),
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => rom_out_reg(7),
      I4 => data_out(6),
      I5 => \IRHOLD_reg[0]_1\,
      O => \reg_1_6510_reg[7]\
    );
rom_out_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"08F509090F049F40830056550A941514955281983019875CC0A40308915CF065",
      INIT_01 => X"4158105982415A802415262088147511B702415A8C00790D0A8079BA024150A9",
      INIT_02 => X"B903C55218352180452182521403426F300070CB0061880A4580407600C98702",
      INIT_03 => X"6847009B4C00B287015090515650946354536265525568700029A8000D9B2000",
      INIT_04 => X"3DE3CD83FD869819770DA0000F40060F600C04D0020FF0080F2047CE220A63C7",
      INIT_05 => X"C270A570F50C4B6A5140A509C19050F80B9E4D614003FD83EC3DE3CD804C83EC",
      INIT_06 => X"9067C5306E05ACBE03069E4D6E029B547CD250F9F700BEC30497029A57009F70",
      INIT_07 => X"FAC968A200260FA09600200260270260FA00012FD00909C30F30952900B0F002",
      INIT_08 => X"0810309500A6200260FA00012A967E0210FD009F8C70090ED0088200907EC2E0",
      INIT_09 => X"509CC0CC0B70E62059CC08702009FDC3426630DE02E0260FA095A68A200260FA",
      INIT_0A => X"E22B02509BA003C20F9F4030887020A9F4025F9259065890D086580020A9830F",
      INIT_0B => X"7198978B786BDA6450000F2AF932AF912DC8BFC00E92C0256509B20007906000",
      INIT_0C => X"6B0F4C30880020097019803030E9BF090C97019815F40308652AF9387D561F53",
      INIT_0D => X"09FC0000013AAAF71CCEA942EE803DA1A7DC044D1B3ECA7FCC00C3B564E93D33",
      INIT_0E => X"9827F00098098F009A0A9A0DB620A640AB24203F043044C4AC30A30C0286A035",
      INIT_0F => X"921CE1DE1285358509353980A3532DC2443510A96455301932C31D208930D45C",
      INIT_10 => X"009DD0C585AB5875BE04039480C4B50C620B6B180044368476F908C4B6FC0866",
      INIT_11 => X"F30AAAA0000D30D552603549203931200070A30D47DB2E6747A5C433B64CBE04",
      INIT_12 => X"AC2C04D090A108AF9081000D543930D120B460DDAAAA026039312046052F4FDD",
      INIT_13 => X"090E172166C0D81A946907015408142903126D0B51995AAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"C92BD4926DE92CD29DA920DB92FD89F521D09500034665C0346670090820C002",
      INIT_15 => X"990040A3589880943566643400A0A9F08295F930A0881089894A0980928DC5D5",
      INIT_16 => X"827D28D0227C070AFFDC8DF29509A53956C500A06DC3094A4C55608898609487",
      INIT_17 => X"D9F070A26DC6D668920039540A30F40027EE5C0F587022DC5657600888665064",
      INIT_18 => X"75113430058A88B0A08535A5209451066B095443422C00848708300911045480",
      INIT_19 => X"20E97588A875D97603030A6603096D90509708464036092040464009207476F9",
      INIT_1A => X"03555368300888A846208588660A3026E86208609207609029451945802908F9",
      INIT_1B => X"35098C06690C90A30955589855A9509958969666668A070906697C3022D20F9F",
      INIT_1C => X"0F920F94009000981C30D974C3075340509888A758034545C066AD0883660660",
      INIT_1D => X"46D03126D1109F0548318318118118A4034881073C710608E04967C308663C64",
      INIT_1E => X"66A0C0556688988D01968C34008C0669054834830870D9560303975202967C30",
      INIT_1F => X"F07034400911547049F04681C30D961C3009E920F9F9C4C8B068C8C080354089",
      INIT_20 => X"9835667066601967C09508668C863126D1109F0348318318118118A405495040",
      INIT_21 => X"6696CFC8B00968C540603968C71068C34881090820D975094029505C0A035408",
      INIT_22 => X"0A89870357922066060A8987035092268C8C036467686025CC6640958A030908",
      INIT_23 => X"825E9666F28F58E58D58C5BA987651EFECFC50026E080A408ADF206620906606",
      INIT_24 => X"C1DC0DF925E663095150915F0808950920A4F995029F0C0980A5C5C1DC080900",
      INIT_25 => X"AC66A25E8A0C0E08025EB0958660C58D58E58F586664908C0AA00B08C0DF98B9",
      INIT_26 => X"EC0AA5092094F9A5F025C729F09098085C5CFDC0E025C900A928F58E58D58C56",
      INIT_27 => X"002528D399515C0D0F58939D5E5C5A40050831E111C170900D528D3998C6A025",
      INIT_28 => X"D54950D690C5FA00458939253515031A11348A40D5298A060811094A0A409007",
      INIT_29 => X"DDA7015F91560058009150400A00915AC009E526E27D31A40E5F6101127EF634",
      INIT_2A => X"039C05951860A80C1DC1D882C0DE965B95519810F0C1EC0DB4002DD0908A888C",
      INIT_2B => X"04990F990602ACF9602CC007054A51B42FC8C0C0DA88F0AB01088B4202DD2DD8",
      INIT_2C => X"827D6029C66AE0F02EC2DC54B4C08642BC40602BEB02CE502CC501940D98009C",
      INIT_2D => X"8C3B2B1A0C65BAD55B9DA692089AB6C08D2908DD021DE02ED50392DD0C0DF966",
      INIT_2E => X"12024F1FED13BACC0AEDC0BEFBD0A996582879784636425153A417317658DD4C",
      INIT_2F => X"2024F1FED13D09CABEDC0BEFBD0A996582879784636425153A41731BA9CDD4F3",
      INIT_30 => X"054F1FED13DF8C4BEC6F6A9170529E84FB57AD3BC9C2811ED70361BA9CDD4F31",
      INIT_31 => X"FFFFFFFF68C21D21DF9E0999021D09708968C08DD908DB0E9902908D70E9F3B2",
      INIT_32 => X"0000000FF1FF5F60FEFFFDFCF0BFFC0FEFBD2A926582E79F8463E42CF53AF17C",
      INIT_33 => X"8080808080808080DE52D41FC7654321043216E000000F4080007B0000000000",
      INIT_34 => X"E30E70EE08D0D89D0DE5030F9E7085583646D00368A044804009C09080808080",
      INIT_35 => X"E50E7030E005056F0A80D0DD0D5589EE0B0E90B0E90B0E90A034E5040E90E708",
      INIT_36 => X"0DD6055A088EC039C090840E90A029CDDCDDCFD99C7D494056D0D09F9D0DAAAA",
      INIT_37 => X"F9CF9D0D89D0DEE0808558D00850468504408B0E90E50DE0E008D60550D0D79D",
      INIT_38 => X"558040E907029CDDCDDE70CFD99C7D19B0E90E5055098E7CE50AD0AA2ADE0D10",
      INIT_39 => X"E603004E00405650A80D0DD0D4650A80D0DD0D5589A056EC009E50E00D2C2950",
      INIT_3A => X"070450AD0A82A0A80D0DD0D0D0D09D0D0D0DF9D0D0D0D09D0D0D0DF9D0D08845",
      INIT_3B => X"6090A0D0D50046F0463023D46A10D540C04024C0905549A6046D5D5AA100266F",
      INIT_3C => X"1DDDD1927D27D09C0902DE6591302EC2DC4628E55D509E0D0D1C70A24DB0F246",
      INIT_3D => X"09F08519A23D7075860A676B5B575D0608630960AA20A1023C09920DDD21D092",
      INIT_3E => X"B575104024C0971808A409028EA582BCA02CC82BC43CA075FBC299521D21DDDD",
      INIT_3F => X"1DB0D1C902921D00D0D1C2990A24DA5C010A5FEC27D27D29C09C49C1960C9030",
      INIT_40 => X"9D5D2ADD4D29DDED09E0A21D91E582EC402DC82EC0800827D099070D1CD1D29D",
      INIT_41 => X"21DFBC8099049D1DD1DD9D1DA0A21D20D0D1C29408980A24D950DED19F60FB01",
      INIT_42 => X"F9D0821D09DDD09903921D1021D800927D8902CE7127D79B02BC2CC27D083029",
      INIT_43 => X"F091C006042F35203352050140EF091C0033520D02F607E9832153D302F2250F",
      INIT_44 => X"95083088F20F980D9D0D4DBFD04E5F6D7E9969256D07E9613D7E941FCD50140E",
      INIT_45 => X"6019076F0298062C855505903962C9565A535B095087406074802954C8F06580",
      INIT_46 => X"009701E0E3C08D94005082100650910810B08D0076A8A087666EC00950D01908",
      INIT_47 => X"888821E5648210029E0840E08D030888AE58ADDC84076C84039A58E0900927D2",
      INIT_48 => X"06095D90A08957AC3000960DC302940203960A53F071C303F01CC07000920E5A",
      INIT_49 => X"095DC0A08A5A00096F1C302910F0397DC30A53F071C303F077C6004AD7028CDC",
      INIT_4A => X"9810A581085E704302208D02970C03900A58A3F0082034077C7004AD9030DE05",
      INIT_4B => X"9D29984408486A862021C7A059B029950098408401D080970030F9954DCA5850",
      INIT_4C => X"3094DE030A43285090952DDA523D8529D08029D50A86A0509082DD2D923D2392",
      INIT_4D => X"0506039A023DA52DD95099529D85866BC30A0866EC303F07AC308609509A6DF0",
      INIT_4E => X"0497088040C0007C074C80807A0A0755F060870F0F99573C3070049C3029F035",
      INIT_4F => X"D0B100C07577C885005D900995DC0A505096074A09508658212900700094F97A",
      INIT_50 => X"4AD4BC40CE0DE1C9026DAAC0F923D28EFA020408239B1A07427C43064C60748D",
      INIT_51 => X"09896A4850A5768485085E702DD2ED2CD2BD0D030AD1D90A24DFE0A25D25D26C",
      INIT_52 => X"670C3074B0903973C30A505093530C4436021C00D0DD0D49D1DD3D69DDDF9EDC",
      INIT_53 => X"3C30F100505D9520F545E53580AF5E3000AA05E5E30D7095D90A535095095F09",
      INIT_54 => X"3C3070073C30A74C90620DF0B004F620E6E1CEC00980E100C034A80AA05AE306",
      INIT_55 => X"130F0954045218352110D0301010A08090530307C0A0A0B07A090755F0808707",
      INIT_56 => X"F07050751F0C0E0D50F4E6848A052025451535F5458E535A8821202140A21102",
      INIT_57 => X"749519F0903973C30A532C25151505AF4E61BC90203590060748F20B100C0741",
      INIT_58 => X"050CB0080962070F10DD0C160C10DD0D5DD0C5BE000D9095DC0A56F035070C30",
      INIT_59 => X"0870207A0A12201995326F050880D070073C30A08DE0D9009F995DC0A51094DE",
      INIT_5A => X"DC1D26160660F905A9151925806201660260251C1F010B0D50847A059602995D",
      INIT_5B => X"29C190865FC0870F9150804162580416258015208C0D80C1CC1EC0ED230A80C1",
      INIT_5C => X"9A059210020358810835088F2009881F0A0D400FC0899C89C79C69C59C49C39C",
      INIT_5D => X"9F08E58F5815825E0700E5088A4001560508F2021501F03070D4A10494039801",
      INIT_5E => X"B0B599770E0F6E621F4B1C074E4E400F4821F5821E58212582115821E5B08210",
      INIT_5F => X"1F4B10074E400F450D07C00F509258E509815A700020342608258158F58E5888",
      INIT_60 => X"0E0908E008142014091FCA0808E08001F0B0A08E0000646670008C0E4F6E6702",
      INIT_61 => X"CEDCDDCDCF082298C0880B54977010E209C5F5E50545A5098F0870770350509D",
      INIT_62 => X"0D880AD08F0F20515F915B70E529CD020D35D2FD34D01DF901D04022D19CFD99",
      INIT_63 => X"6DAA16A16A10040915158058AA0516020D09888C30B08F108EC6C080050835D2",
      INIT_64 => X"C6CA1620C7CC6D8F0C7E08F3C8A98999009CDD24DCED22DC5DC7DAC4D159069C",
      INIT_65 => X"701505698C015050902B036A0C30C6A015C980516A16A1615823DCDDCFD99C7C",
      INIT_66 => X"45096024D501923D204576B04519452525153989620969085D045A0C301505C9",
      INIT_67 => X"2045B5B5A50659009D09500AF074250906C06307025ECC90B582062F0003524D",
      INIT_68 => X"D1965098560651045C6820AA05158391697C303570454065ECC820A2F6765036",
      INIT_69 => X"9B0AE6C05570A4F97520E5820A2C5B70ECC659585D5F5CDD19450990556545CD",
      INIT_6A => X"A0A50900B509BE0A509D0A6A5F95088030D5A75106550558010ECCA50940EC08",
      INIT_6B => X"0DC511DD5E6E0E4D2B065651940C1D500C035D0A76B8C30C10BAC09EC049A055",
      INIT_6C => X"58503590EC009706564870C100D5B035F6F67011DD5E010DC550E4F6BACE6881",
      INIT_6D => X"20C10CB0B5B5C1B400BE0C3030E570E58076E620AE6CDECDE128A50930CB0C1D",
      INIT_6E => X"5CFD99CDDC7EC6D02092009AD5095B585450935890C515D525ECCEC00950D5B5",
      INIT_6F => X"9D5F045194540B609096D0BD09095C7C906586F0B1012092085C066808915891",
      INIT_70 => X"0A0D575D610A0C1090D5092020E656760220558B7030A03536D6ECCB5B519D51",
      INIT_71 => X"D0A280B6B70F07630BF089A0CD08827509CA030E6ECCD519B5B0CB07575D5C10",
      INIT_72 => X"D3D70C300834D2FD35D9020DDD0CDDF9CA001D0901D8830665692BE000E5B68C",
      INIT_73 => X"C8FB0D50D00D3006E00C30D208A8F20D620C60F5D5E5C580150915035DD4D34D",
      INIT_74 => X"33202E213AE7E6A10108349313120349F044368D00208D23050A3003DDFD5200",
      INIT_75 => X"801111AF0111159A112625398342630C24083092090298095D45E63F1E6D1A17",
      INIT_76 => X"3E02DFDCFDDEDCED89C0DDDDCDDF99CA1BDCA028D4922D89ED0824A84080811A",
      INIT_77 => X"0C4B675FECC5D29C4D59D3C09C4D59A026D05F91579D2DF9D0D79C2EA48ED3EC",
      INIT_78 => X"C21E22C21E60024C23E24C23E60025D0050505D50827D09827DD029A5094A685",
      INIT_79 => X"B9D0D8019A21D802C580D30D50C0F106C002C30D20C0DDCDDDF9888A838C8022",
      INIT_7A => X"A888DDD21DF703009AE6CE606029AE6CEB0F70EDCE606029D029ADDD21DD0D55",
      INIT_7B => X"6DF9DDD21DDFD19D7D2ADD7DD6D29DC9D6D7519D1D0108162065CDE415AE7108",
      INIT_7C => X"2AD09829D89A8A26DA08628ED7DD6DF921D21D29DFD19D7D26DD6D25DF9CD7DD",
      INIT_7D => X"EECCED1909CEDCDD19DDC26D1909DB002D58034C36C300914DA888A88F988AA0",
      INIT_7E => X"D9CE0CE7CD9CDCCDECDFCDDCE3CE1CA7CE4CE5CD7CD9CE8CDACD5CD0CD3CFBC3",
      INIT_7F => X"F847E3922250C5AC55C6BC3CC3AC38C6DC64C5DC4EC36C34C32C30C3EC3CC3AC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => D(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_1_mhz,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_out_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000001111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_rom_out_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 2) => rom_out_reg(3 downto 2),
      DOADO(1) => \out\(0),
      DOADO(0) => rom_out_reg(0),
      DOBDO(31 downto 0) => NLW_rom_out_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_out_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_out_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
rom_out_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"26680AE52BACABB2B52785AF1C69696B6B0A40E3FF8610ABC2BD2098C6AB0258",
      INIT_01 => X"878C090617A7AB227A787E0D9C7A687BBC27878B240A5AE52B225ABC278786BB",
      INIT_02 => X"8AEE4682BC682B0A682BC682B0A2828FF22D33B2204B26074396ED6C0A5AB627",
      INIT_03 => X"8380DFCBD40A8ABD2688A786A680A68686A6A68686A6AB62EA9AB22EA8ABA20A",
      INIT_04 => X"00A00A400A44A4EABF2A826DBFE26DBFC26DBEA26EBFC26EBFD2A341A0DAA643",
      INIT_05 => X"1A1F0A5BFD22A2A0AED2080A20A69BFD22A2A2AED2600860080080080016200A",
      INIT_06 => X"12A74A32A82A24A12AA7A28280D0C7AA341A0FB2FB26A14AA6A0F0C7A1D12FB2",
      INIT_07 => X"FB44AA8E02E02FB2480AE02E02E52E02FB20A0AFB20AEF4C9FC24AE1260BFC2E",
      INIT_08 => X"28090E4A0A48E02E02FB20A0A848B92E12FB20AA04FD072AF26660D072B94E02",
      INIT_09 => X"80ABC2B02B026AEAEAB02B62EAEAFB42A2ABA2A92E02E02FB24A4AA8E02E02FB",
      INIT_0A => X"4AE62180ABC2E44EAEABB2016B62EAEABB218F41A036AB420146AB52EAEAB526",
      INIT_0B => X"808698FF028121E8000007AD048AD048E944B040A4AED21A680ABA20A5AEF20A",
      INIT_0C => X"706BB4016B52EAEA098C6E42EA3AB02BABA098C46ABB20146AAD0482E5A8ED32",
      INIT_0D => X"0AFC2000081AAA7C9C47394977836775EB747617CC5D7C61071BF87FAF17DB8B",
      INIT_0E => X"A55C486DE33E3EF2C0B3CE6A7E0D7EED9FAE22EB2E52A74A340380068A5A7218",
      INIT_0F => X"1A0F80F80A1818680A580AF1C79EAB1A0808BAAA0808BA9A018018BA4A018584",
      INIT_10 => X"A6ABC22E3AA2E33AA12EA7AA022A2A62E0D2E2990A38383838F9232828F92318",
      INIT_11 => X"4422222222209004454254554244544206F1C009E4B0AA8AEA1A7A8E8A44A12E",
      INIT_12 => X"AFE48080A68096AFC24802244555524452433200222223524454423324544444",
      INIT_13 => X"060A030D00070E1114216FDAC0DC9A066F908A6A80AA8AAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"0A0880A0880A0880880A098EA0884AC80980AEA26DADAE62D8D80B61A2A6DA0A",
      INIT_15 => X"AEF2F1CD826103DBDADAD8D80AF1CEF21AD9FAFD1EEC09261D9A0AA8008AC8C8",
      INIT_16 => X"E07907B0A07A6FDCCF9EBB2A980A980AE64EA2E6EE40FCEE24D8F1E26103DBE2",
      INIT_17 => X"0CCFFDC079EEBC870A1D8CEB2E12C80A08ACA0FCA7FF098C8CAE126159CCFDCE",
      INIT_18 => X"D8DBDA9FDA48492B09CCD8CA1DCEE92DA13CAD8D80980AC8CFD80D2CDBD8DACD",
      INIT_19 => X"0DDCDAA6A6D80AE120F0E9A0F0E9A0AD80A1DCCE82DE40070DDA098001D2D032",
      INIT_1A => X"BDCDADEEB26516A6D40FDAA6EB2E1208ADC0FDA800FCA4062AD804DA0D2C61FA",
      INIT_1B => X"D80AE72DCEF4FDC03DBD8261DACD980DBED5D1DADCEE2091EDAE640F09A3F4C3",
      INIT_1C => X"2320DD2096C192CE940D0CED401DADAD80A4948D846D8DAE62D8C9D66D80DDA6",
      INIT_1D => X"DA41F908AD92AEDDCCF98FBCD98DBCE22D88EA2E74E020D92D1CE940FDAE94E8",
      INIT_1E => X"DCEFE9DCDEA26911D1CEA4D80AE72DC09DC8D8EB2C1D1CE620D1CC80D1CE940F",
      INIT_1F => X"4C0DDC0D2CDBDA3D1C3DDAE940D0CE94092C5A0D7C72E44EC2EA4E72FDD8092E",
      INIT_20 => X"E3DADC3FDA1D1CE94400FDAEA4DEF908AD92AEDDC8F9CFB8D9CDB8E22DAE622F",
      INIT_21 => X"DAC4E44EC280EA4E420D1CEA4E02EA4D88EA20F91D1CC80A0D1C2DE6221D8092",
      INIT_22 => X"DC2610FDC2A0A6DC6FDC2610FDC0A0AEA4E72D8D8C8D80AE64D8F1DBEE20D1EE",
      INIT_23 => X"E0ACCCDCFA4AA4AA4AA4AA999999989119910960886F1C0FEDD0A6DE0F1EDA6F",
      INIT_24 => X"D0AD087A0AEDEC1DAF880FAED1EED98001DB72DB0AEF2E3EC2DBA8EFB0B1EEF2",
      INIT_25 => X"D4DCC0AAEE2090F1E0A8F1DBEDA6A86A86A86A86DAC8FD8FDCE0A0D2D087A0FC",
      INIT_26 => X"AEDCD98001DB72DB090AE1AEF2E3EC2DBA8EEB0F090AEEF2C1A4AA4AA4AA4AAE",
      INIT_27 => X"A6D808002DBD8EFB6A8D002AAA8AAE226F18F9ABD9AB2AEE2A808002E54ED20A",
      INIT_28 => X"C81A2DCC2DCAFE26F8D002DAF8DA6F98D9DA9E22C80AAE6F18D92AED2E22EF22",
      INIT_29 => X"0AE8208120A0DCA0D200AC80A0F120AE1284CA08A088FBE22C8CE1BDB08AC4DA",
      INIT_2A => X"F0C0B0CFB41B4FDD0CD0A40AD08FAF8EAF88AA6FFED0AD08C84A0880A46A6A6D",
      INIT_2B => X"F1C2F7C4713082723D0881A0FCCAFBCA0866CDD08263DDC0B4CC6C8010880800",
      INIT_2C => X"E0790B08ECA80FFE08808AC8CA118CA0880A2D08C2D08C0F08A3D1C0F1C0F2C0",
      INIT_2D => X"7E0ECE8EE4F8E7BF8E7BA0A090C0E74D1804D1A1309AEF08C1D0C08A6D087AC8",
      INIT_2E => X"502305325301325243224524444344355443453554434530455345318888101E",
      INIT_2F => X"0A20523D3095CA3B53DCDDCCCC3CC2DDCC2CD2DDCC2CD20CDD2CD298888989F0",
      INIT_30 => X"A90583D3095DA3A53DBAAABAA3BA2BBBB9AB9BABB9AB90BAA9BB998888989F8D",
      INIT_31 => X"FFFFFFFFEA40980927AED0C030908A0D0CEA4D18F2D1A0D8C0D00D1A0D0CF8A0",
      INIT_32 => X"0000000FF1FF0F09F11FF1F1F01FF01F000090011100901111001019F0119011",
      INIT_33 => X"530EB9641FCA7520045504444000000000000000000000100000390000000000",
      INIT_34 => X"EB2E92E827D0800D0AE820D3CE927986A494E42A6301924FA220240C9742FDA8",
      INIT_35 => X"E82E920DEA20B96390FDD0CD0AA80AE82F9EA2FBEA2F9EA201A2E826BEA2E927",
      INIT_36 => X"0AE32984915F120A28A65FBEA20D02D0AD0AD081AD080ADDACD0810D2D0AEEEE",
      INIT_37 => X"3A25AD0800D0AE82761986E4240D963039265F3EA2E82EB2EA27E32986D08F2D",
      INIT_38 => X"AA11F3EA20D02D0AD0AE92D081AD080AF1EA2E82A80A7E94E82AFDC0A8EB2E12",
      INIT_39 => X"E020592EA2EDACF30FDD0CD0AA6F10FDD0CD0AA80ACDAEF124AE82EA2EB40A0F",
      INIT_3A => X"34FBA6AFDCBA860FDD0CD0A6D0820D0A6D08D2D0A6D0810D0A6D08E2D0A615AA",
      INIT_3B => X"E5E7EDEFBAFDBEDDBCE109ABCC0DBA17131F0922A6B80280FBCB8B48C090AB43",
      INIT_3C => X"A4D080A0980901A24A609EB8FB1F09C09AB809AB8B80A1511D0209409ACDFABE",
      INIT_3D => X"9AEDA60A009A6FAAAC6A6A4A8A4AA033FAC3DAA6CC05C0F0922A0A6D080A8800",
      INIT_3E => X"A4AAB3BF0922AF9FDE40F0E09AAA80982F09CC09AED4EDAAE340AA80A80A0D08",
      INIT_3F => X"0AF7D02FD020AA2D11D020A29409A98EFFDAAE740980900A28A20A20AA52A70F",
      INIT_40 => X"AD0809AD0809AD081A1B40AAF99A8098FF09CC09AF22610984AF307D02D0800D",
      INIT_41 => X"0AAE3419AFF02D0AD08F2D0AFB40AA2FA1D020A2F0229409A986D081AE02E328",
      INIT_42 => X"240660A80AD081AFD020AA1F0AA460A09800609EFB098F20F09C09A09A61FF12",
      INIT_43 => X"425445222454445255455C545244254452554550A544A4444454450A25455424",
      INIT_44 => X"9A61F12CFD2720FBB01928440A445440C445445450A4445450C4444440C54524",
      INIT_45 => X"1BF92983F0C3BE34C8DAD80D0CE34C8DAC8DA0D9A619AF82981D0CEB470FCA0D",
      INIT_46 => X"D0CFBF42E14610A0F9A61BBFFA80A1BF420DF0269A86A669AACF124A0D0BF924",
      INIT_47 => X"6A61B99AA8CB90A0A0BF620DF022949489864ED4609E1460D0C9A4EFED6209AF",
      INIT_48 => X"201BAE02A6198F040F6EBAF440D0C1B1F0C1FBAF12F040FF02FF4F1260A099AA",
      INIT_49 => X"1BAE02A6198EF6EBAEE40D0C1B0F0CF040DBAF12F040FF02F04E1928EC2F44EC",
      INIT_4A => X"AC0FFAC0FFAF22F82FF261D0C4B4F0C5FBA48F12610FF12F04E1928EB20DEB20",
      INIT_4B => X"5905B9A1F9E9CA6F42FF4F620A0D6CBA60A609F62FD230AFD22F02BAF74F8F80",
      INIT_4C => X"0B9EEF20B9E0A980A6B806BB806BB805B6FD05D13C9A8980A6106906B06906B0",
      INIT_4D => X"2095F0C5F069BA069B860BA059BA9EFF4090E9AFF40DF02F040DBA6980A98EE2",
      INIT_4E => X"20A1BF32FB092FF22F042F19FE20FBAFA23BF121D02BAF140BFD2F040D0C49FD",
      INIT_4F => X"D2BB0A0FBAF0466019AEB2F0BAE02BA980AFFBAF3BA61A89B90A0A0F6CBABAF6",
      INIT_50 => X"EEBEEBF44FCBFCB0D0AAA01F0209A098E42FD0CC099BB0FBC098F82F54FDBCCE",
      INIT_51 => X"FA3F8F880DFAF8F880DFAF2209809A09809AF020B0D0A09409AF22009A098098",
      INIT_52 => X"AF140DBA79FF0CF140DBA980A98036C8C860A80AD08D000AD08D080AD087AF24",
      INIT_53 => X"340DFE29892FAFD2A8CAA8CA0D8A8E125B449AA8E12EC2BAE02BAFD2B86AFA2B",
      INIT_54 => X"140BFD2F140B4F0479F42EE2C592AE0DAEA92F121A0FAD0A0F9A8EB449AAE12F",
      INIT_55 => X"B0AEDBA0BC8BBCC8BB0ADD0E1F0E4D3129ADB5FF22DB5F09FE20FBAFA26BF12F",
      INIT_56 => X"221A1FBAF220A119A6AAAA12F42FD2C8CAC8CAA8C69A8C681ABF0ABB0AABF0AB",
      INIT_57 => X"BAB86A59FF0CF140DBA036C80BC80BAA8A8F245A0F9A4A6FDBCCFD2BB0A0FBAF",
      INIT_58 => X"2EDFD2630AF420DFE2ED2AB1BFD2ED2AAED2AAF820AEB2BAE02BAF82FD2F140D",
      INIT_59 => X"BF621BF6280A0D02BA0AF822BF3289FD2F140B461EF2EB2E0E2BAE02BA13B2EF",
      INIT_5A => X"CD0AA8A8A8094EAA1EAA0EAA3AE0DAE0DAE0AFC4F225AF19A612F620A0F02BA0",
      INIT_5B => X"0A20A62C8FC200D7C9A65A8A8A87AAAAAA76980DED08FDD0ED0AD08BA13AFDD0",
      INIT_5C => X"C2F0CBB0A3B986F4249A636FD23046F2205920AFC240A20A20A20A20A20A20A2",
      INIT_5D => X"ABA4AA4AA4CA4CA59FD298681EEE2AAFD1CCFD2BB0AF226A1192AED0C0F0C0F0",
      INIT_5E => X"62A86AFD2ED9E9EB99ABB0FBC9A980A98CB9AACB9AACB9CACB9CACB99AFD8B92",
      INIT_5F => X"D9ABB1FBC980A980A1BF226A806C89A8C61C88FD260CBABA69C86C86A86A86AF",
      INIT_60 => X"D2AFFF2261020D021AF246AFDF22FD2F221A1FF226CCAAAEFD261ED9A9E9EEDB",
      INIT_61 => X"D0AD08D087A0A8A76BF32A81AFD21D0A9A989898B8B8A80A71BF12FD298980AD",
      INIT_62 => X"AA5FDCFD8FAFAC808120AF92B80AFB20A801A09801AD18E2D1AFA20A892D0810",
      INIT_63 => X"0AA2B02B0203B20AB8B61B6100BAB860A80A663F920D1FE2FB4FB2FD21F101C0",
      INIT_64 => X"D08AB8FDD0ED0E9FAD0A65F4442A4FA0F12D0A0A8D080AAD08D068D08B6F91CD",
      INIT_65 => X"1BBCB626E1BBCB6360A13AAF640F9A4BBC361BAB64B64B8BE90A8D0AD081AD08",
      INIT_66 => X"A80A1D0AA0D020AA2FBAD82FA804AA9896BE1E3AC0BAE1DA81FBAF1409BCB626",
      INIT_67 => X"DFBA98948BB98B91CB3AAAD80DDE980ABE2BC030F9AFB4BD9AFE2AAB331AA0A8",
      INIT_68 => X"88A980AA82F9A1DBA9EFE2A0B6BE39AB4F9403AA0FBA0F9AFB4FE2DAB6D4C3AC",
      INIT_69 => X"A0DCBA0DBA11A20AA80FBAFE2DA98F92FB4B8A0AAB8BAD080AB80A0FB89AB8D0",
      INIT_6A => X"CDA88ADFA80AF82A84ADDACA8021B11903BA4AAFDBAFDBA1D37FB4A80A0DF120",
      INIT_6B => X"09AA009AA9A399E3A4FBAB80A0FADBA0A0F9A2FCAAF4409FD2F440AF120A0FBA",
      INIT_6C => X"AA0D9A0DF121A0FBAB8C1FAD0ABA0F9A9E9E2D00DAA2D00DAA3F9E9AF3498EE0",
      INIT_6D => X"F9FD2FD2A8A4ABA80AF82F922FB82D9A0FACB803CBAD0AD080A7A88A4DFD2A9B",
      INIT_6E => X"AD081AD0AD08D080ABA096A4BA6A898A8A80AA80A6A8CAA8CAFB4F122A0FB4AA",
      INIT_6F => X"4BA0FA804AA1DFA21DAE1DFA20DAAF5421BAAE2DFB20A1A1DAA33B6360208040",
      INIT_70 => X"ACBB8DAAE9D09FD2DDB8800D0EBAACD80A1FAA5F92F13FAAACB4FB4989402B80",
      INIT_71 => X"B20AD1ACF92DDACEDFA27AEDFB270AA85AFC20DBCFB4B8049ABDFD2D8D4B8AB0",
      INIT_72 => X"F9B9FF926201809A0180F0AAFD2D087AFC2D1810D1A708DB8A80AF823FBAAE5F",
      INIT_73 => X"65F52F12F52FA2D188060DF02D97FA6AE0DAE6AEAAAEAA3608200A6018F9B018",
      INIT_74 => X"F3F5F0F9F4F4F6E36F18019C9CB0B01B1AC8C81FA3A33CCC6FDC0D80DF0B0AA0",
      INIT_75 => X"0DCDC920DCDC95AACBCEC80AAB8B80A3AFDC009009009A0AFEFAF6F2F3FEFCF5",
      INIT_76 => X"080AD08D08D08D080AD08D08D087AF2E3FCF660880A0880AF221CAA9EFEDCC98",
      INIT_77 => X"6B8B8B8F64D084AD089AFF44AD082A0F0AA082A08EAD083AD080AD08CD18D08D",
      INIT_78 => X"808808A08A09608808808A08A096088698909A98660980A409A0D0CBA6B8B8B8",
      INIT_79 => X"F2D0A2F02A0A29A06E12FA2F120DFE2FB28060DF0213D0AD087A494840167608",
      INIT_7A => X"A6A6D080AAF020F128FB4FD20F028FB4EB2F02F94FD20F020F128D080AAD08B0",
      INIT_7B => X"08FAD080AAD081AD08096D0AD080961ED0AA802D0A070B040F040E071C132C46",
      INIT_7C => X"098069098C68A209AA6A809AD08D08FA0A80A41AD081AD0809AD0809AE54D08D",
      INIT_7D => X"E84D081082D0AD088AFD40A802D1AFDD1AE120160160F1200BB494844E260EE6",
      INIT_7E => X"FF4F04F04E04E04EF4EE4ED4E14F24E84F34F24EC4EB4F14F14F14F54FA4F540",
      INIT_7F => X"F4EBF45455E04E04E04F94026026026FD4FE4FD4F94026026026026016016016",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => D(12 downto 3),
      ADDRARDADDR(4) => sel(0),
      ADDRARDADDR(3 downto 2) => D(1 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_1_mhz,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_out_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000001111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_rom_out_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => rom_out_reg(7 downto 4),
      DOBDO(31 downto 0) => NLW_rom_out_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_out_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_out_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_block_test_0_1_rom__parameterized0\ is
  port (
    rom_out_reg_1_0 : out STD_LOGIC;
    rom_out_reg_1_1 : out STD_LOGIC;
    rom_out_reg_1_2 : out STD_LOGIC;
    rom_out_reg_1_3 : out STD_LOGIC;
    \addr_delayed_reg[14]\ : out STD_LOGIC;
    \addr_delayed_reg[14]_0\ : out STD_LOGIC;
    \addr_delayed_reg[14]_1\ : out STD_LOGIC;
    \addr_delayed_reg[14]_2\ : out STD_LOGIC;
    \IRHOLD_reg[4]\ : in STD_LOGIC;
    \IRHOLD_reg[4]_0\ : in STD_LOGIC;
    data_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IRHOLD_reg[4]_1\ : in STD_LOGIC;
    \IRHOLD_reg[4]_2\ : in STD_LOGIC;
    \IRHOLD_reg[5]\ : in STD_LOGIC;
    \IRHOLD_reg[6]\ : in STD_LOGIC;
    \IRHOLD_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IRHOLD_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    sel : in STD_LOGIC_VECTOR ( 12 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_out_reg_0_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_block_test_0_1_rom__parameterized0\ : entity is "rom";
end \design_1_block_test_0_1_rom__parameterized0\;

architecture STRUCTURE of \design_1_block_test_0_1_rom__parameterized0\ is
  signal rom_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_rom_out_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_out_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_rom_out_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_out_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_out_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rom_out_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rom_out_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rom_out_reg_0 : label is "basic/rom_out";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rom_out_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rom_out_reg_0 : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rom_out_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rom_out_reg_0 : label is 3;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rom_out_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rom_out_reg_0 : label is 8191;
  attribute ram_offset : integer;
  attribute ram_offset of rom_out_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rom_out_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rom_out_reg_0 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_out_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of rom_out_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of rom_out_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of rom_out_reg_1 : label is "basic/rom_out";
  attribute bram_addr_begin of rom_out_reg_1 : label is 0;
  attribute bram_addr_end of rom_out_reg_1 : label is 8191;
  attribute bram_slice_begin of rom_out_reg_1 : label is 4;
  attribute bram_slice_end of rom_out_reg_1 : label is 7;
  attribute ram_addr_begin of rom_out_reg_1 : label is 0;
  attribute ram_addr_end of rom_out_reg_1 : label is 8191;
  attribute ram_offset of rom_out_reg_1 : label is 0;
  attribute ram_slice_begin of rom_out_reg_1 : label is 4;
  attribute ram_slice_end of rom_out_reg_1 : label is 7;
begin
\c_data_debug[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \IRHOLD_reg[0]\(0),
      I4 => \IRHOLD_reg[0]\(1),
      I5 => rom_out_reg(0),
      O => \addr_delayed_reg[14]\
    );
\c_data_debug[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \IRHOLD_reg[0]\(0),
      I4 => \IRHOLD_reg[0]\(1),
      I5 => rom_out_reg(1),
      O => \addr_delayed_reg[14]_0\
    );
\c_data_debug[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \IRHOLD_reg[0]\(0),
      I4 => \IRHOLD_reg[0]\(1),
      I5 => rom_out_reg(2),
      O => \addr_delayed_reg[14]_1\
    );
\c_data_debug[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \IRHOLD_reg[0]\(0),
      I4 => \IRHOLD_reg[0]\(1),
      I5 => rom_out_reg(3),
      O => \addr_delayed_reg[14]_2\
    );
\c_data_debug[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFC0EAC0"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => rom_out_reg(4),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_a(0),
      I4 => \IRHOLD_reg[4]_1\,
      I5 => \IRHOLD_reg[4]_2\,
      O => rom_out_reg_1_0
    );
\c_data_debug[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFC0EAC0"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => rom_out_reg(5),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_a(1),
      I4 => \IRHOLD_reg[4]_1\,
      I5 => \IRHOLD_reg[5]\,
      O => rom_out_reg_1_1
    );
\c_data_debug[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFC0EAC0"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => rom_out_reg(6),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_a(2),
      I4 => \IRHOLD_reg[4]_1\,
      I5 => \IRHOLD_reg[6]\,
      O => rom_out_reg_1_2
    );
\c_data_debug[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFC0EAC0"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => rom_out_reg(7),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_a(3),
      I4 => \IRHOLD_reg[4]_1\,
      I5 => \IRHOLD_reg[7]\,
      O => rom_out_reg_1_3
    );
rom_out_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AFAF83321415178C9A8E9A81828C97808F94C500BEB487DD718039312D233B34",
      INIT_01 => X"777C706C7B7D457C8D3E242B24FD9A07F13E3D30C8CCC961BA161D19A56D6B86",
      INIT_02 => X"5C4152D94450E93450E91414485E2F64E5054E3AF3DF56F80FAFB1BAAB829899",
      INIT_03 => X"205BF0654969256561341FC4917EF0F43D52E25452253F752F435269E52F4F74",
      INIT_04 => X"05434FEE5848303E6F4821475E45753FC3E50F3934D32C3439C4EF34E92034E9",
      INIT_05 => X"43E5CB550E41E14E933F30857FC4E22133F05262353214E9E73CDE2F4E1EFADB",
      INIT_06 => X"0F04FE05C96E50F05C9635C9609E1D0FF40F7449D4487924465C4283331C1642",
      INIT_07 => X"D5C96045045F04FE5C960450E904FE4E5352004FE05396544E5F604FE05C96E5",
      INIT_08 => X"25452814E932F6045F84970485E252D5E05396540C175CC95D1E05C9607E9339",
      INIT_09 => X"592FD5D06F045F7FC6256F9494E1510C175CC9141406F045F253F7045F84970E",
      INIT_0A => X"175CC9F25A0920EF93969491221047D945240923325304124E5D54143047654E",
      INIT_0B => X"85C0DF30FF401C5D2F6141405C967EFC0FF407E92438341D39D050944352940C",
      INIT_0C => X"2B2525201F10121012151C1E41FC969256EF943E56047654E555E94EF3047E13",
      INIT_0D => X"ADE94152AD00E9002F225000DBFD33343E3E302D2425282A2A2D202F222A2A2F",
      INIT_0E => X"82415480080A298A7012D957013DA513D9512DA0A5101911D8888A00B1522AD0",
      INIT_0F => X"50E9A020A96B681A190881A14096808525858B630A5258A53088A05B5825F5A5",
      INIT_10 => X"36DAAA30C0201035506044888A0815872560A0A758892820354080440E024A25",
      INIT_11 => X"F0009BE03069D20308A4BE030996A04088B70F982100B50A703509FC03537D25",
      INIT_12 => X"5D58F18F5550525D535F11040630B45909B071C59060A6F200A030B4A650032C",
      INIT_13 => X"5B5A5D588020D53069020A5636908412183630258568308D5F58A05E5F9E545D",
      INIT_14 => X"211083425C4B540C530690808F11C98B4E4D524151FC1ED544538094810B4E48",
      INIT_15 => X"40A634CAAC47C721090820DD0D9120020D0352621809352100A2588B021840D0",
      INIT_16 => X"00E9820D88AA68B40014D0C94009509940F9D0F46029857009408E0F97020DF4",
      INIT_17 => X"9A00D98B6A60081B98B085F020D85F0598F5209940A98601B91B98814B500095",
      INIT_18 => X"70F18AF18A0C0F18459083080F15588F0F106F510C6B50A5F9B61D9E020D400E",
      INIT_19 => X"8866928D0241504F5E4D544358475F70D0096E0E509C5D5298B5B18B1809D008",
      INIT_1A => X"54588609B0030E0B9C00906309B090B940600B5F9C5A5F9B58005E509888AA28",
      INIT_1B => X"F5F9F56029B70F99409DD094C020444055F18AF18A708C030F1F4105545F9605",
      INIT_1C => X"B70200E9850A00E9880AF094AF98F0F430F97036C36C5005F6F18AF1800F1108",
      INIT_1D => X"2525F965DA0DD0EF0498958A5809B58A5889603B09988AAF9A503A0950050950",
      INIT_1E => X"00E4D540A20B4A58C08198958A5E80CB0DA00306099090B2090C9E3C342570B9",
      INIT_1F => X"0C980D98A70391009C07EC7D003038CB620A5A58A5A1895A188BC308A12030A1",
      INIT_20 => X"4D5C08A6B4A5C0810F1002415810C419B5880CEF04903090B9F8C60A995C03C8",
      INIT_21 => X"60069C308F000980A495C4B5B4A5D547C30E4A27036C49C30301988C4B5A495E",
      INIT_22 => X"C6B540870B6A588B055A5459589909B07EC8000908D98958A58A58B53B03987C",
      INIT_23 => X"5A588960B58A58A589588F8C47C12CC2B0D9A3A0A5F9D00B50905A519F5E0670",
      INIT_24 => X"B09905015EF0795099090DE09030298408580A18675768584007602CA20B620A",
      INIT_25 => X"54099255575F97056460208E0C99B00307FC84056109940D987E07DC80C30090",
      INIT_26 => X"0D00A8DE08D58E5EF029A4950B091C03056204575455646555525454526A26A4",
      INIT_27 => X"ACC0AD01416A20AD014641400D069660C0F0A48B0C0915589145001F0CB02088",
      INIT_28 => X"454E0354187070454120DECF928C3000021FBC553446CB0A20F060814AD0A850",
      INIT_29 => X"091018910189101006B0140500196A004F514054504100A8C544570D545D080E",
      INIT_2A => X"0DD0E0D4DE0E0B970C9B086900393050090B10A0C8180368EF0C9507E0B5CA60",
      INIT_2B => X"094F00886019F9C0A988F0080F9B70A95034B70D9003510F220D0930BB0B1047",
      INIT_2C => X"93035B8CA5030D98B7021C0A800A66047020BB0A2C03060A8A5095A60890997B",
      INIT_2D => X"393600B4A5E4D5BE0D0C947C825035F8CA49504F540F04010150F91C0F9CD9C0",
      INIT_2E => X"903602FC035BE01E036EF0C97E003036CF00921D0920121E036EF0C97E003000",
      INIT_2F => X"B5060358BC9603035E020D88CB506029F70D035B901FDC9360B10EF0B9ED0B02",
      INIT_30 => X"010F220D140C01400090B4A64436C4B5B4A5A4950B044361509C89241650CBB0",
      INIT_31 => X"4D081009B4A5858C975A9702975C07509A68901410D4030B4A6B90B50303550C",
      INIT_32 => X"220A8960C5CED0D0090B4A5C4B54435B4A5BDC30C970090920E5C30C1C9A0720",
      INIT_33 => X"485F0BECC0C97035B0310087C30164435C1CC030A0908B0058A18F5A18C0A18D",
      INIT_34 => X"845698498AA47CA2503A0A4950B03000400D421430DF260F452F0D452FE79012",
      INIT_35 => X"090AA19A7ECB511DA512DA510D951FD7019D8ACD010B00870A4956519DAB2010",
      INIT_36 => X"70198090D509E303B0198A8402A6B620A647C62D003030D4848DE0D4003010C9",
      INIT_37 => X"B48E008DD0700098825A25F96DC30D57079B0C0D6DBC030D510D5D519A193039",
      INIT_38 => X"5826258800E65F8CD9CD5E3080198029908000970D5B0A6B620A6AAD6F060A70",
      INIT_39 => X"F565E58D58C58B58A5895825A8B4DD03049308F002C815825835845855CB0883",
      INIT_3A => X"4A5F02910A980B9E0E91AF9203CB20E089F0F9F8C30130C3C30030D5093AC015",
      INIT_3B => X"0C9C89C99DE0EA0F7C304934C305931CF9458F9551F0B080308972C47081009B",
      INIT_3C => X"C0F40050960D5645654450B005539452980095509458DAC885047CB203C30A10",
      INIT_3D => X"28F405090B040D0F4031CA8418A4100D0E404FCE8040D460148E4F4040908040",
      INIT_3E => X"5A8DF0ED0DE0EA000F0030A8AB2C5445CCCF706040A03002400553446FE0CFC0",
      INIT_3F => X"0BC085B55575B5451F0B400CF0DDC04065FB955FA988E10F6C8A887E08A84585",
      INIT_40 => X"4C5342615660D6D50901CACB00099A5A5F9E530D0031CB575B5458B585B5551F",
      INIT_41 => X"D0CCCF92025AA81220F2F021C1C08F06670A88F065F916401980158AD4C66A0D",
      INIT_42 => X"F9604960130B0030AB013050030E6D602F8C3013009055C609002040090000AE",
      INIT_43 => X"0F15520F54004F506E6D5040011C308905866030A09A5555E5090005305900D5",
      INIT_44 => X"04039F8C3090F090B04964550F03950A9880598B95019C081079F588D0F18658",
      INIT_45 => X"8F18F18F1809F1658F1550004F5894853809485810798B4A5241504F504F5504",
      INIT_46 => X"5D065DD0DE0030054451F0000000948581004F559AB50847581004298F5F18F1",
      INIT_47 => X"1D5512D45811D812DA8865855812085586588008D58E5C5CBCA0CB0105990091",
      INIT_48 => X"18AF58F1860F16560558F1009014402505F605F6C5F9E58D58E70B420C909081",
      INIT_49 => X"516AA20F1658A10F1555224004801402AC70F140B514070C53247CE2C227005F",
      INIT_4A => X"24154802083085A895D095C0B62425163C0F1A8F18098A198880C409B2F1888B",
      INIT_4B => X"E0F155845A88251509B5F1820C5F105825F120F515896502696B081850142609",
      INIT_4C => X"5A3500986AA2065A10555225A0B61655248A45A3C0A081525845C25C70F1A860",
      INIT_4D => X"0D5030D6308958A85A8B02616408A8AAA0002D50995F1885F124075885958758",
      INIT_4E => X"0509EA036031047CB2C52008A6B009F008C4C023425D60225458153585606603",
      INIT_4F => X"E108E58F5310DDCF4E50200509EF0594FC8808A58B58758858EF029E70DD00B0",
      INIT_50 => X"58E58DA0875885B5E18A5E18A58B5B4084A0887188590E18A75E120F58E58DD0",
      INIT_51 => X"440140654462000F988DF000DD00E188E188E188E188E1800B58A58F8C30090F",
      INIT_52 => X"8B0294005268100615F58148102930854075C0F18F0342504F58676220153426",
      INIT_53 => X"1044358F98F606688876D480454460025351525051547C9250206668004F6450",
      INIT_54 => X"029906F52615E4F40045368576008F50956060F50208A64554435B0154010248",
      INIT_55 => X"62566C30157024968535399685305D050F540043625E6D535797057050653625",
      INIT_56 => X"02130570A0854094363620252559A0021800A308959521885852188218A21003",
      INIT_57 => X"62025258355535F6E5362505F600F4406005A034E06045218A218B0218002185",
      INIT_58 => X"8555ACE189596AE1858543F096854635B50905A5F5E1558A495550E5F5000363",
      INIT_59 => X"88F100D8C4A06A004F56C06A014056A045047C7250418F100058F58DF0E30845",
      INIT_5A => X"88218A2188210086B034255445DF006620555588808512188A08342688F18AF1",
      INIT_5B => X"4AC88210084D0198A7100007539658075C0840342684620353588B034F044308",
      INIT_5C => X"9909055F976CF90187104AC6C083620252588886A014054D08A88A0140801710",
      INIT_5D => X"C7200A0088855158058A88855888E70D0551055F960010288AAB07107E0ED060",
      INIT_5E => X"6262416B4A687C3072009C560046180DA003028C32C821008072008D60263032",
      INIT_5F => X"01915D0657ECED0770DA00B4A6241641008C300904188410056810B63645258A",
      INIT_60 => X"00A67103009002967B004100A7B032C55845884100770845855055445445CB07",
      INIT_61 => X"040158E0895926606BCC30AC0C09908AC15F5E565F965AC087CF01908095A541",
      INIT_62 => X"03955450490565F989020901070F490016058709904004012640009F964E4142",
      INIT_63 => X"650651509400989045606465636462636A026880097030251501935250294535",
      INIT_64 => X"36262016E01519F9701582026364656061996C25A52535B53545C54555D55505",
      INIT_65 => X"F202620366046A056E00605F90555F95545F94535F93525F92565F9650065646",
      INIT_66 => X"000108C08A46362616161620164005889608089148424143424443404445247C",
      INIT_67 => X"06915098F91528C3020CB0872100000043451434500BA82638604BB309B6EF30",
      INIT_68 => X"0059585756509A70ABC30AC09059DE088709009030901980090C9BF090B98709",
      INIT_69 => X"66665A56575B57585C58595D595890809A93C30BFCAE025A9035A9045A9055A9",
      INIT_6A => X"40158F09501595218A509E5F565E5218B5218C5218D521403425060A80696867",
      INIT_6B => X"C00000407016870F6022029800ACC09EC87C8850F965065F58BC30150940C8D0",
      INIT_6C => X"854D44044C4A034B40024A419C2A016A701515809CB060AC0B2CB20F602A099C",
      INIT_6D => X"AAE009BFC8A525A5B535B5C545C5D555D5820E060A6B6C6D6E0819402095890A",
      INIT_6E => X"82509652183521845218552140342587C559545853575256547C42BFC805AAAA",
      INIT_6F => X"65E5004211582125F965821358214582155403426CB0A496400072CC20041521",
      INIT_70 => X"0925CB001920F9A65901598C209F07006B01500690A850562CB000690A058552",
      INIT_71 => X"203541890250941101420654140A84100544506682C650516455509AF9258235",
      INIT_72 => X"09658084990609912A9D085F9A9064098A015C1CF9206580554105F98B045418",
      INIT_73 => X"D9F0B0AD4A200085545352582C75551509A09646504CB0000915084900252526",
      INIT_74 => X"9CE5809E004C0030067040B980A9A0D9E0B9700300059E0E9B003050B9407640",
      INIT_75 => X"08DACDE00988A20D620F48F4C0107590E6A207090E6AE09020E5D58E530F4F6D",
      INIT_76 => X"BEED7BEEDFCEBD0CE5098A1008AE58AA9EC10044990A9E58AC16F565E5CC08CC",
      INIT_77 => X"90200009F4C301609814650F9D920640910BECDF0C90802362596A5DA0301908",
      INIT_78 => X"B990A98D512CB0890C0D6AE0E0D6A20E020CB0D03920E0CB0D089D579A80D0D9",
      INIT_79 => X"35F793545F894555F998550200140F980960A0F98E9143020AD6E529829AF960",
      INIT_7A => X"4040A09F9A74140F98E960D60F9F9A814748888F9A9F940AA020E040825F6925",
      INIT_7B => X"909129A139A9B0A988F2A10959119D9AE580980E0E6B9810E9800980F91460C0",
      INIT_7C => X"300AFFFFFFA000CFFF830008FF06100D0F06800FAA0000001009109090F98014",
      INIT_7D => X"09500B20F019CC0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAACC0008DFF0E0003FF0B",
      INIT_7E => X"1065F9656015A0A8FD0A8000E99A088BE074830CB000E9CC0F0E5B4000E289C3",
      INIT_7F => X"00CC30300905A80F0F9000010821067D5EA893CAC4DA53EF7B3E646E84179BA8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => sel(12 downto 4),
      ADDRARDADDR(5 downto 4) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(3) => rom_out_reg_0_0,
      ADDRARDADDR(2) => sel(0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_out_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_out_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_1_mhz,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_out_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000001111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_rom_out_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => rom_out_reg(3 downto 0),
      DOBDO(31 downto 0) => NLW_rom_out_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_out_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_out_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_out_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_out_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_out_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_out_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_out_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
rom_out_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A9A7B2BBE6E5E6B2A4A2A3ADA8A1A2A7A9AAA0B8ABAAAFA1A4A344544444E7E9",
      INIT_01 => X"B3B2B0BEB8BAB6B7B0E0EBE6E6BEBEE9B7B9B701B5BCB3A4A7ECEBE2A8A5A9A5",
      INIT_02 => X"44C445C44D5544A55544C544D544D44C44B16AD5BB7AE4AE5B77B17B27B57B67",
      INIT_03 => X"55C445C44D44545C545C444D445C4D455C45C55545C5544C545545C4C55C544D",
      INIT_04 => X"D455D44C445A455C4C5A445D44D44C5444C454D55C44D44D544D444D4455A544",
      INIT_05 => X"55C44C445C54C45C45D44D54C44C45D55D45C54D55D44D44C45BBBD4C44DAAAA",
      INIT_06 => X"54254424444C45424444D44442544424450C4A444A54445A5444A544C54C45A5",
      INIT_07 => X"4C44425555542544C4442555442544D44545525442444544C4544254424444C4",
      INIT_08 => X"55545D45455D442554454525544D44454244454424444444C444244442444554",
      INIT_09 => X"5D544442442554D4445454D545445524444444C5442442554C55442554454524",
      INIT_0A => X"444444C545254244454544D455424244445D545454552444D444454552424444",
      INIT_0B => X"D445444244524454544C54424444C44424452444555C454454424555D4454424",
      INIT_0C => X"A3A3A2A1AFAFAEADACABAAA9C444D44545C445445424244445C5445444252444",
      INIT_0D => X"0025444500024420545542200440A8A2A1A0A0AEAEADACABAAA9A9A7A7A6A5A4",
      INIT_0E => X"33838A026DDA16180F00D4A0D00D4800B4800B0D4A2D8C00BEEEEBA044454000",
      INIT_0F => X"3B3606FDC5C5C595BFD8595B095C0B582E5A35C0B582E35A2F9EA6E5AA285E5A",
      INIT_10 => X"A2BA080061A60B3C0D093C6A6F3E696FAB22F1C5B490A4293C0D293C6292EB28",
      INIT_11 => X"F928AA12AA7ABC20FC3AA12AA6AA72F16CA427242B0AA42AD2180AFC228A2B28",
      INIT_12 => X"82615F85A286A282A285B0A49A1208A72A62AE4A720938FAFFA0727878A62006",
      INIT_13 => X"806582A18F00AA32A52FDC2E2EFDC292B12C092612CE0BA2E5A3A6E28F62A282",
      INIT_14 => X"2B0A128282A2AA84A32A52F18590FB80A28283A3A0F80F81A1AAB258C09582A5",
      INIT_15 => X"0A7A006AC4A341AF95EE0090F0CE120A6D9282829C062A290AA269CFD2BC0A1F",
      INIT_16 => X"FA9F300BECC788080A78193C093C2D9A0D3C27025F2C083F2CFDE3FFC0100B08",
      INIT_17 => X"BF1A9BC0E7AFDE0F9CDF0CDF00B089D5E3080D4C0F3E33F0FB0F9CE7A003D8CF",
      INIT_18 => X"DB5B8A5B80F095D81A0D80F195D1ACC1F5B68580A2A2A678FA7C0F9B100BBDA9",
      INIT_19 => X"A6181AA12383838282A2A38383A3AFE22D0AA8228062A280612A29C29A0AFD61",
      INIT_1A => X"01A668DA620728DAC0F072A12A62EDAC0F09678F62A78F62A1618380A4949FA6",
      INIT_1B => X"08F40A0D2CA42724A2ABC2482B0F1E0D1C5BCA5BCAD2A224F5B080A1818FA0D1",
      INIT_1C => X"A42B3A9BCF3F1A9BC0FCFA48A7E3C302DFFCD1006E84BD68585BCA5BA1D5B1FC",
      INIT_1D => X"6862706AA82A82AF2AA43A43A4067A47691A02AF20A669A0680DA82AA2188AFD",
      INIT_1E => X"0A38380FE0C7A7AA2248A44A44AA32B22A820720DAC072BA2BABAA442828AA8A",
      INIT_1F => X"A0B4A0BA01B2C198E3FAA4AE20720067E0978769387BC387BCA440D17B0A4D7B",
      INIT_20 => X"8380FE3A7A7A3D10BFE26484880B2A0E2A3AA4AF2AA072FD4CA04DF3CAA40744",
      INIT_21 => X"A62A540D2F920A0638383A3A78783AA340D3A1A1DE84A6409AA8A6638383A3A3",
      INIT_22 => X"2A2A0BE097A76390B1E3A1E3A3A02A62AA4AA207248A43A43A47A47AAF20AA94",
      INIT_23 => X"87619A027867863863866A04A341A20A0F8C9A8248FAFD6780E6A780E5A19A12",
      INIT_24 => X"BFA020D6AAF2AA0F8C072A92EFFD2CCEF0CEF7B08080A0A080A080A23A67E097",
      INIT_25 => X"ADB1C281A082EFB18180A66EF2CA62072AE460D6C9D8C0F8C4B92AE4AA40B072",
      INIT_26 => X"DA9226A9240A40AAF2BA4848B82A740721E0918061A121018162A18162202201",
      INIT_27 => X"AB02A127A7EBE2A127868680A3D0CBA24DBC4A6BD46496AC496A0ABB2B121161",
      INIT_28 => X"C6A093C6B80D193C6B0AB742EB44090822BFD46A6A6AB92BE2DD0CC7ABE28E0F",
      INIT_29 => X"6495BC495BC495B0ABD258580A6AB7278685A5AB726B0AA646A6A0B2C6A0D092",
      INIT_2A => X"2BD2D302A925F3C3F2C4F1AC5FAC4F3F072A22AA42E12180AF22A0FB92AB4A82",
      INIT_2B => X"208FF2301D06F4FB0E39FF236F4A420A0112A420A1D1A0AFA0090ADDA32A22B8",
      INIT_2C => X"A0F1AA24AE2FD0CCA422BBFCE0AABA2B82FDA32AA40720DCEA090E80925D2CB9",
      INIT_2D => X"2CBA2678783A3AA12AA0AA341A0F1AA0438384A3A0DFA031F1A6F2E023A21A22",
      INIT_2E => X"C6180AFC21AAC2E1218AF22AB9261D1AA024A0080A0A0AE1218AF22AB920721D",
      INIT_2F => X"A420D1AAF4A02ED1A1D00AAF4AB20F02FB20F1AAF20F82ABA2A22AF23AAB20D2",
      INIT_30 => X"D0AFA008E2205122D07278784A4A48487A7A4848B824848180A29A4A4AA64A32",
      INIT_31 => X"B82C09067A7A0812A083A0F2C080F080A78E051231020727878AF2A420D1A730",
      INIT_32 => X"A1DACA02A14AF22F07278784A4A48487A7AA440F2C0F072AC20ABF2A94AD2BE2",
      INIT_33 => X"55436A14AAFA0D1A0F4B0AA24011A4A4AA54DD8EA072AF248C7BC387BC6F7BC0",
      INIT_34 => X"62806406189A340A0FA824848B820F0A0D005545524454244453004454444245",
      INIT_35 => X"0729A168AA47801B7801B3801B3800B1F00F3BB520ABD2B624A4A6800BBBA20A",
      INIT_36 => X"19BE3072480AA82AF20A48420A7C7C0D7AA341AFB60B0302321A92A22072FD2C",
      INIT_37 => X"4A6A224A826BA8D6A26028F6B340D0679067B2D4AAB407248694C440420C1B0C",
      INIT_38 => X"862E286AA8B6AA04AA44AA324A8B4A8BD94BA8DDD481A7C7C0D7A28045D5FA11",
      INIT_39 => X"6864686686686686686686184648A820F6C2F6FA02646A46A46A46A46AB12492",
      INIT_3A => X"A7A0D2CDFAC5FACDF2CAD048074BA2AAAA0DFCA2409B12BF40B072080A00666A",
      INIT_3B => X"A2A22A22AA92AF2AA409BCBF40DACB94F46AAF46ABB23D1A1DACBE4B82C09067",
      INIT_3C => X"19A12780A2F0A4A4A6868B8266EEA6EAA09AE6A0E6A3AF4661AA340A0740D7D0",
      INIT_3D => X"A9A822D4C1D5E29A12B948A6BCA6B0A01026B64B622A580A78858A821DCC1D5E",
      INIT_3E => X"AA6A82AF2A92AF2298E072A40BA46A6AB34FB20D5C0D5E6680A686868FD2B44A",
      INIT_3F => X"2BF208046A08046ABB2080A2FAA84052589EB589EBA6AF2AD448A6B924846A46",
      INIT_40 => X"A6A686868BA24C080AB64AB520A6A6862706A1BA92B940402046AA0402046ABB",
      INIT_41 => X"F2B34FA0F1228E0A0BFAEF6D6B091036A0DCCEFA68FA6A090A0F6E3A6868BA26",
      INIT_42 => X"FA0D2CFBB12F9072A09B120907208080AA040BB1207248080720A6FD072B92AA",
      INIT_43 => X"D5D4A2F2C0D3E58682A2A180ABD40D2E10348072A8084840088ADD1A1D2C1D08",
      INIT_44 => X"C0D5CA040D4CEFCC0D5C4A4A6BA1A0D2C466AE35E094CDDEE9065A187F5DC4A0",
      INIT_45 => X"C59C59C59C0A594AC594A0A3828C5A5AAB25858C0906158583A3A68583A2AFF5",
      INIT_46 => X"A036AA82A9207266A6ABB20008965858C096A560600A64848C096A0615A59C59",
      INIT_47 => X"096A0096A400B400BBA6486486BB244A44A490A40A4000AB947DB52BAAA099C6",
      INIT_48 => X"BCA5615BC1F5D4A0D4CC5B0A3F3E0D3C68583A2A0872086086AF208DF2C072C0",
      INIT_49 => X"A78CC01594ACC01594A0A780AA02B92BE4ED5D0A0AB92FD0A1AA340A21AD9665",
      INIT_4A => X"3838A025FC09568A585B56DD0C2A7878B42598C59C066A061605020A0A59CCC0",
      INIT_4B => X"095D68668A6C78780A085BC6D0A596EC3A590A5E3A35EFD7C5CFD5980F7A7E0A",
      INIT_4C => X"68B520A28CC014AC014A0A78CD0C78662A9A668B420F1707ACA34B44095D8C0D",
      INIT_4D => X"F0A6ED5C9BA269A2681097270ABA29A080A0A581A285B8285B2864AA48569485",
      INIT_4E => X"188AAF2BA2BE2A341A21AADE3AEF0AFF23B449A6868080A3E3AA3E3A3B22BA20",
      INIT_4F => X"AF244A44ABE2A844848B921880AF2AAB44AF247A47A44A44A4AF2BAAF2A82B82",
      INIT_50 => X"86486A8244A44A784BC784B47A47ABD24AF1844BC489F4BCA484B0A486486A82",
      INIT_51 => X"BF258586A6A1F0AFA66BD20AA82649C649C649C649C64960A786786A040F0724",
      INIT_52 => X"90D0C0F7A78E097A786696810F2CFD0C0F0C0F6BCFA6868786808082A6686868",
      INIT_53 => X"0B3A363F4404618EEE180887868680A096A096A096AA341A0D2E1AB827A6AB72",
      INIT_54 => X"0A1A68583A3A48480A38383A3ADD6088AB22B30A1A66A38383838093C0D193C8",
      INIT_55 => X"828B040D3C0D3E5A5A580A5858FFBB20F2C0D3E28282A2A580AFFBC20F1C2828",
      INIT_56 => X"32BFFBC2BF5C0D5E2A2E0928260600A2BCD38D1258562BC58562BC02BCA2B0A2",
      INIT_57 => X"E09282615A585A48482A2A6858195E0D196C1B3E1D093C2BCA2BC2F2BC312BC3",
      INIT_58 => X"46AB2449C5A5EA495AC5AAB258583A3A58066A58564B58A4025AFF404A60A2A2",
      INIT_59 => X"C46B0AAB4BC2BA27A6AB82BA25A5AB72B72A341A096716B0A786686A82A8246A",
      INIT_5A => X"6A2BCA2BC42B0A0BD228286A6AA8263E09383616FD9392B840FA28286A6BCA6B",
      INIT_5B => X"BC466690A6B720A48BA260A180E180D1C0D1C6282863E093836140D3E0D3C1D2",
      INIT_5C => X"2C07268FAB04F45F1B62BC4B8292E09282616A6BA25A5AB724849A5B0995DB62",
      INIT_5D => X"4B82680A4945A586586A666586A6AF2AB6AB96CF4BB5F0A148C4FB62B92AF20F",
      INIT_5E => X"82A78787A7ABF40DB820746AFD6ABB2A82072B44BA4A2B0A0FB826A080ABA2BA",
      INIT_5F => X"B9C6A936AB94AF2BF2A82678787A7A290A6BF207229942B0A28E09782A282617",
      INIT_60 => X"0A48BF20F0720A48BE26190A8BE2BA4186186A1B0ABF241A41A618186A6AB929",
      INIT_61 => X"92F6E3CFA6A6A587ABF40DB8239B92B646A686468F46AB82B64BA1A6FF42441B",
      INIT_62 => X"00B680F00B7856F436A0F6E6A5162BB2057AAC3FC780A0D6A580A06F4686A681",
      INIT_63 => X"56668680AED2C0678687A686A686A686A4D6A190AB420B680F00B680F00B680F",
      INIT_64 => X"66664F6E096806F4CB6E3F1626262627006B3468666A68666A68666A68666A78",
      INIT_65 => X"0A66E0D6E0D6E0D6E0D7E78F47A68F46A68F46A68F46A68F46A68F46A6766666",
      INIT_66 => X"000861EDC607070707070F09011B7AA0EEFE306096A090B090B090B780B2AA34",
      INIT_67 => X"ADA688A47E6AB44010FB22F1738000883F0383F03823A3819378609187C55700",
      INIT_68 => X"27A282828280ABB2B840DB82BAEAB726B62BAEAE42BACAB52BABAB02BADAB62B",
      INIT_69 => X"62628662A28662A28662A28662A119A804B840DB84B526AB526AB526AB526AB5",
      INIT_6A => X"096611F6A66A682B868806A6864682B8682B8682B8682B0A28286DD497626262",
      INIT_6B => X"02000286EF6EB72680AFB0611FAB02B74BF46603F46A6686ABF40D6886112113",
      INIT_6C => X"06C6A0D6C6A0D6C6A1D6C6A0AFABF6EBB2686E30AB127FB82B14BA2680ABAFAB",
      INIT_6D => X"00CD4AB449686E6A686E6A686E6A686E6AAE1C3EB626262600B20A313F29E092",
      INIT_6E => X"86880682B8682B8682B8682B0A2828BD4682A682A682A682AA341AB842780000",
      INIT_6F => X"686A678296A82962706A8296A8296A8296A0A2828B124A4A0F0A5A25A678682B",
      INIT_70 => X"0A68B2260A0BFA26A0F6AB34FDB62F970FF6A678FDC696B0AB12678FDC696B0A",
      INIT_71 => X"1D6C2BC1D6C802B2D6EC3642BCFAC2B0A2828664BD468786868680A2F46A8A68",
      INIT_72 => X"826AA668B9201FC6A8B4268FAA0162AE34F6AB34F4096A2F6E2B7C7AC0D6C2BC",
      INIT_73 => X"2C09F1C590A0A6A68686868BD4086A68AA284686A78B922BAC6A668BB2686064",
      INIT_74 => X"445E30A016259072660D0F2C0FAC0F2C0FAC190723D4C2F2C590720D2C0F680D",
      INIT_75 => X"24B04B723E36BE25E01524BB46036AFD5CBE20FFD5EBF2011F585E35AC55256B",
      INIT_76 => X"669F2669F1B39B34583E3770A1056100B7413626A090C5AB646A68646AB326B0",
      INIT_77 => X"0B0F8E0AB040D6A3AC78680F92A01622A0AA14BD2B4239A68683A3ABD2AA7A02",
      INIT_78 => X"0C030615A0AB92B42DD5EBF2ED5CBE2010FB52BABA111FB52BABA58FAB22BABA",
      INIT_79 => X"68B176A68B176A68B1716A8A0A780F9C3A0F80F9C2A7A110F858580E30AAF60B",
      INIT_7A => X"0F2CA82F484A780F9C2A0D5C0F972AC7A48CCCC2606F4098D303D10BE68B176A",
      INIT_7B => X"90A009800936FB0EE32A80094A0092AA5E30A012F5A2AC0F2CFF3C80FB7AAD3C",
      INIT_7C => X"0080DFFFFF00009FFFE000FDFFA800CBFF8990010F0000860A0A0090A0F90F00",
      INIT_7D => X"D6A7FBA2BA1AB02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAE3000AFFF100067FFC4",
      INIT_7E => X"8668F46A0F6A0946BE2B220A4ABE249BF20A90DB520A4ABC2016ABD20A4ABF40",
      INIT_7F => X"E04B2209567AB22BABA0000811738CEF7705567218178EE271B71753537023A3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => sel(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_out_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_out_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => clk_1_mhz,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_out_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000001111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_rom_out_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => rom_out_reg(7 downto 4),
      DOBDO(31 downto 0) => NLW_rom_out_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_out_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_out_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_out_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_out_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_out_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_out_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_out_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_block_test_0_1_rom__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rom_out_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_block_test_0_1_rom__parameterized1\ : entity is "rom";
end \design_1_block_test_0_1_rom__parameterized1\;

architecture STRUCTURE of \design_1_block_test_0_1_rom__parameterized1\ is
  signal NLW_rom_out_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rom_out_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_rom_out_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rom_out_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rom_out_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rom_out_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rom_out_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rom_out_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rom_out_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rom_out_reg : label is "chargen/rom_out";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of rom_out_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of rom_out_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of rom_out_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of rom_out_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rom_out_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rom_out_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of rom_out_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rom_out_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rom_out_reg : label is 7;
begin
rom_out_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"003C66606060663C007C66667C66667C006666667E663C18003C62606E6E663C",
      INIT_01 => X"003C66666E60663C006060607860607E007E60607860607E00786C6666666C78",
      INIT_02 => X"00666C7870786C6600386C0C0C0C0C1E003C18181818183C006666667E666666",
      INIT_03 => X"003C66666666663C0066666E7E7E7666006363636B7F7763007E606060606060",
      INIT_04 => X"003C66063C60663C00666C787C66667C000E3C666666663C006060607C66667C",
      INIT_05 => X"0063777F6B63636300183C6666666666003C666666666666001818181818187E",
      INIT_06 => X"003C30303030303C007E6030180C067E001818183C6666660066663C183C6666",
      INIT_07 => X"0010307F7F301000181818187E3C1800003C0C0C0C0C0C3C00FC62307C30120C",
      INIT_08 => X"006666FF66FF6666000000000066666600180000181818180000000000000000",
      INIT_09 => X"0000000000180C06003F6667383C663C00466630180C666200187C063C603E18",
      INIT_0A => X"000018187E1818000000663CFF3C66000030180C0C0C1830000C18303030180C",
      INIT_0B => X"006030180C0603000018180000000000000000007E0000003018180000000000",
      INIT_0C => X"003C66061C06663C007E60300C06663C007E181818381818003C6666766E663C",
      INIT_0D => X"00181818180C667E003C66667C60663C003C6606067C607E0006067F661E0E06",
      INIT_0E => X"30181800001800000000180000180000003C66063E66663C003C66663C66663C",
      INIT_0F => X"001800180C06663C0070180C060C18700000007E007E0000000E18306030180E",
      INIT_10 => X"000000FFFF0000001818181818181818003E1C7F7F3E1C08000000FFFF000000",
      INIT_11 => X"30303030303030300000FFFF000000000000000000FFFF0000000000FFFF0000",
      INIT_12 => X"000000E0F0381818000000070F1C1818181838F0E00000000C0C0C0C0C0C0C0C",
      INIT_13 => X"C0C0C0C0C0C0FFFFC0E070381C0E070303070E1C3870E0C0FFFFC0C0C0C0C0C0",
      INIT_14 => X"00081C3E7F7F7F3600FFFF0000000000003C7E7E7E7E3C00030303030303FFFF",
      INIT_15 => X"003C7E66667E3C00C3E77E3C3C7EE7C318181C0F070000006060606060606060",
      INIT_16 => X"181818FFFF18181800081C3E7F3E1C080606060606060606003C181866661818",
      INIT_17 => X"0103070F1F3F7FFF003636763E03000018181818181818183030C0C03030C0C0",
      INIT_18 => X"00000000000000FFFFFFFFFF00000000F0F0F0F0F0F0F0F00000000000000000",
      INIT_19 => X"03030303030303033333CCCC3333CCCCC0C0C0C0C0C0C0C0FF00000000000000",
      INIT_1A => X"1818181F1F181818030303030303030380C0E0F0F8FCFEFF3333CCCC00000000",
      INIT_1B => X"FFFF000000000000181818F8F80000000000001F1F1818180F0F0F0F00000000",
      INIT_1C => X"181818F8F8181818181818FFFF000000000000FFFF1818181818181F1F000000",
      INIT_1D => X"000000000000FFFF0707070707070707E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0",
      INIT_1E => X"F0F0F0F000000000FFFF030303030303FFFFFF00000000000000000000FFFFFF",
      INIT_1F => X"0F0F0F0FF0F0F0F000000000F0F0F0F0000000F8F8181818000000000F0F0F0F",
      INIT_20 => X"FFC3999F9F9F99C3FF83999983999983FF9999998199C3E7FFC3999F919199C3",
      INIT_21 => X"FFC39999919F99C3FF9F9F9F879F9F81FF819F9F879F9F81FF87939999999387",
      INIT_22 => X"FF9993878F879399FFC793F3F3F3F3E1FFC3E7E7E7E7E7C3FF99999981999999",
      INIT_23 => X"FFC39999999999C3FF99999181818999FF9C9C9C9480889CFF819F9F9F9F9F9F",
      INIT_24 => X"FFC399F9C39F99C3FF99938783999983FFF1C399999999C3FF9F9F9F83999983",
      INIT_25 => X"FF9C8880949C9C9CFFE7C39999999999FFC3999999999999FFE7E7E7E7E7E781",
      INIT_26 => X"FFC3CFCFCFCFCFC3FF819FCFE7F3F981FFE7E7E7C3999999FF9999C3E7C39999",
      INIT_27 => X"FFEFCF8080CFEFFFE7E7E7E781C3E7FFFFC3F3F3F3F3F3C3FF039DCF83CFEDF3",
      INIT_28 => X"FF99990099009999FFFFFFFFFF999999FFE7FFFFE7E7E7E7FFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFE7F3F9FFC09998C7C399C3FFB999CFE7F3999DFFE783F9C39FC1E7",
      INIT_2A => X"FFFFE7E781E7E7FFFFFF99C300C399FFFFCFE7F3F3F3E7CFFFF3E7CFCFCFE7F3",
      INIT_2B => X"FF9FCFE7F3F9FCFFFFE7E7FFFFFFFFFFFFFFFFFF81FFFFFFCFE7E7FFFFFFFFFF",
      INIT_2C => X"FFC399F9E3F999C3FF819FCFF3F999C3FF81E7E7E7C7E7E7FFC39999899199C3",
      INIT_2D => X"FFE7E7E7E7F39981FFC39999839F99C3FFC399F9F9839F81FFF9F98099E1F1F9",
      INIT_2E => X"CFE7E7FFFFE7FFFFFFFFE7FFFFE7FFFFFFC399F9C19999C3FFC39999C39999C3",
      INIT_2F => X"FFE7FFE7F3F999C3FF8FE7F3F9F3E78FFFFFFF81FF81FFFFFFF1E7CF9FCFE7F1",
      INIT_30 => X"FFFFFF0000FFFFFFE7E7E7E7E7E7E7E7FFC1E38080C1E3F7FFFFFF0000FFFFFF",
      INIT_31 => X"CFCFCFCFCFCFCFCFFFFF0000FFFFFFFFFFFFFFFFFF0000FFFFFFFFFF0000FFFF",
      INIT_32 => X"FFFFFF1F0FC7E7E7FFFFFFF8F0E3E7E7E7E7C70F1FFFFFFFF3F3F3F3F3F3F3F3",
      INIT_33 => X"3F3F3F3F3F3F00003F1F8FC7E3F1F8FCFCF8F1E3C78F1F3F00003F3F3F3F3F3F",
      INIT_34 => X"FFF7E3C1808080C9FF0000FFFFFFFFFFFFC381818181C3FFFCFCFCFCFCFC0000",
      INIT_35 => X"FFC381999981C3FF3C1881C3C381183CE7E7E3F0F8FFFFFF9F9F9F9F9F9F9F9F",
      INIT_36 => X"E7E7E70000E7E7E7FFF7E3C180C1E3F7F9F9F9F9F9F9F9F9FFC3E7E79999E7E7",
      INIT_37 => X"FEFCF8F0E0C08000FFC9C989C1FCFFFFE7E7E7E7E7E7E7E7CFCF3F3FCFCF3F3F",
      INIT_38 => X"FFFFFFFFFFFFFF0000000000FFFFFFFF0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFF",
      INIT_39 => X"FCFCFCFCFCFCFCFCCCCC3333CCCC33333F3F3F3F3F3F3F3F00FFFFFFFFFFFFFF",
      INIT_3A => X"E7E7E7E0E0E7E7E7FCFCFCFCFCFCFCFC7F3F1F0F07030100CCCC3333FFFFFFFF",
      INIT_3B => X"0000FFFFFFFFFFFFE7E7E70707FFFFFFFFFFFFE0E0E7E7E7F0F0F0F0FFFFFFFF",
      INIT_3C => X"E7E7E70707E7E7E7E7E7E70000FFFFFFFFFFFF0000E7E7E7E7E7E7E0E0FFFFFF",
      INIT_3D => X"FFFFFFFFFFFF0000F8F8F8F8F8F8F8F81F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F",
      INIT_3E => X"0F0F0F0FFFFFFFFF0000FCFCFCFCFCFC000000FFFFFFFFFFFFFFFFFFFF000000",
      INIT_3F => X"F0F0F0F00F0F0F0FFFFFFFFF0F0F0F0FFFFFFF0707E7E7E7FFFFFFFFF0F0F0F0",
      INIT_40 => X"003C6060603C0000007C66667C606000003E663E063C0000003C62606E6E663C",
      INIT_41 => X"7C063E66663E0000001818183E180E00003C607E663C0000003E66663E060600",
      INIT_42 => X"00666C786C6060003C06060606000600003C181838001800006666667C606000",
      INIT_43 => X"003C6666663C000000666666667C000000636B7F7F660000003C181818183800",
      INIT_44 => X"007C063C603E000000606060667C000006063E66663E000060607C66667C0000",
      INIT_45 => X"00363E7F6B63000000183C6666660000003E666666660000000E1818187E1800",
      INIT_46 => X"003C30303030303C007E30180C7E0000780C3E666666000000663C183C660000",
      INIT_47 => X"0010307F7F301000181818187E3C1800003C0C0C0C0C0C3C00FC62307C30120C",
      INIT_48 => X"006666FF66FF6666000000000066666600180000181818180000000000000000",
      INIT_49 => X"0000000000180C06003F6667383C663C00466630180C666200187C063C603E18",
      INIT_4A => X"000018187E1818000000663CFF3C66000030180C0C0C1830000C18303030180C",
      INIT_4B => X"006030180C0603000018180000000000000000007E0000003018180000000000",
      INIT_4C => X"003C66061C06663C007E60300C06663C007E181818381818003C6666766E663C",
      INIT_4D => X"00181818180C667E003C66667C60663C003C6606067C607E0006067F661E0E06",
      INIT_4E => X"30181800001800000000180000180000003C66063E66663C003C66663C66663C",
      INIT_4F => X"001800180C06663C0070180C060C18700000007E007E0000000E18306030180E",
      INIT_50 => X"003C66606060663C007C66667C66667C006666667E663C18000000FFFF000000",
      INIT_51 => X"003C66666E60663C006060607860607E007E60607860607E00786C6666666C78",
      INIT_52 => X"00666C7870786C6600386C0C0C0C0C1E003C18181818183C006666667E666666",
      INIT_53 => X"003C66666666663C0066666E7E7E7666006363636B7F7763007E606060606060",
      INIT_54 => X"003C66063C60663C00666C787C66667C000E3C666666663C006060607C66667C",
      INIT_55 => X"0063777F6B63636300183C6666666666003C666666666666001818181818187E",
      INIT_56 => X"181818FFFF181818007E6030180C067E001818183C6666660066663C183C6666",
      INIT_57 => X"66CC993366CC9933CCCC3333CCCC333318181818181818183030C0C03030C0C0",
      INIT_58 => X"00000000000000FFFFFFFFFF00000000F0F0F0F0F0F0F0F00000000000000000",
      INIT_59 => X"03030303030303033333CCCC3333CCCCC0C0C0C0C0C0C0C0FF00000000000000",
      INIT_5A => X"1818181F1F1818180303030303030303663399CC663399CC3333CCCC00000000",
      INIT_5B => X"FFFF000000000000181818F8F80000000000001F1F1818180F0F0F0F00000000",
      INIT_5C => X"181818F8F8181818181818FFFF000000000000FFFF1818181818181F1F000000",
      INIT_5D => X"000000000000FFFF0707070707070707E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0",
      INIT_5E => X"F0F0F0F000000000006070786C060301FFFFFF00000000000000000000FFFFFF",
      INIT_5F => X"0F0F0F0FF0F0F0F000000000F0F0F0F0000000F8F8181818000000000F0F0F0F",
      INIT_60 => X"FFC39F9F9FC3FFFFFF839999839F9FFFFFC199C1F9C3FFFFFFC3999F919199C3",
      INIT_61 => X"83F9C19999C1FFFFFFE7E7E7C1E7F1FFFFC39F8199C3FFFFFFC19999C1F9F9FF",
      INIT_62 => X"FF999387939F9FFFC3F9F9F9F9FFF9FFFFC3E7E7C7FFE7FFFF999999839F9FFF",
      INIT_63 => X"FFC3999999C3FFFFFF9999999983FFFFFF9C94808099FFFFFFC3E7E7E7E7C7FF",
      INIT_64 => X"FF83F9C39FC1FFFFFF9F9F9F9983FFFFF9F9C19999C1FFFF9F9F83999983FFFF",
      INIT_65 => X"FFC9C180949CFFFFFFE7C3999999FFFFFFC199999999FFFFFFF1E7E7E781E7FF",
      INIT_66 => X"FFC3CFCFCFCFCFC3FF81CFE7F381FFFF87F3C1999999FFFFFF99C3E7C399FFFF",
      INIT_67 => X"FFEFCF8080CFEFFFE7E7E7E781C3E7FFFFC3F3F3F3F3F3C3FF039DCF83CFEDF3",
      INIT_68 => X"FF99990099009999FFFFFFFFFF999999FFE7FFFFE7E7E7E7FFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFE7F3F9FFC09998C7C399C3FFB999CFE7F3999DFFE783F9C39FC1E7",
      INIT_6A => X"FFFFE7E781E7E7FFFFFF99C300C399FFFFCFE7F3F3F3E7CFFFF3E7CFCFCFE7F3",
      INIT_6B => X"FF9FCFE7F3F9FCFFFFE7E7FFFFFFFFFFFFFFFFFF81FFFFFFCFE7E7FFFFFFFFFF",
      INIT_6C => X"FFC399F9E3F999C3FF819FCFF3F999C3FF81E7E7E7C7E7E7FFC39999899199C3",
      INIT_6D => X"FFE7E7E7E7F39981FFC39999839F99C3FFC399F9F9839F81FFF9F98099E1F1F9",
      INIT_6E => X"CFE7E7FFFFE7FFFFFFFFE7FFFFE7FFFFFFC399F9C19999C3FFC39999C39999C3",
      INIT_6F => X"FFE7FFE7F3F999C3FF8FE7F3F9F3E78FFFFFFF81FF81FFFFFFF1E7CF9FCFE7F1",
      INIT_70 => X"FFC3999F9F9F99C3FF83999983999983FF9999998199C3E7FFFFFF0000FFFFFF",
      INIT_71 => X"FFC39999919F99C3FF9F9F9F879F9F81FF819F9F879F9F81FF87939999999387",
      INIT_72 => X"FF9993878F879399FFC793F3F3F3F3E1FFC3E7E7E7E7E7C3FF99999981999999",
      INIT_73 => X"FFC39999999999C3FF99999181818999FF9C9C9C9480889CFF819F9F9F9F9F9F",
      INIT_74 => X"FFC399F9C39F99C3FF99938783999983FFF1C399999999C3FF9F9F9F83999983",
      INIT_75 => X"FF9C8880949C9C9CFFE7C39999999999FFC3999999999999FFE7E7E7E7E7E781",
      INIT_76 => X"E7E7E70000E7E7E7FF819FCFE7F3F981FFE7E7E7C3999999FF9999C3E7C39999",
      INIT_77 => X"993366CC993366CC3333CCCC3333CCCCE7E7E7E7E7E7E7E7CFCF3F3FCFCF3F3F",
      INIT_78 => X"FFFFFFFFFFFFFF0000000000FFFFFFFF0F0F0F0F0F0F0F0FFFFFFFFFFFFFFFFF",
      INIT_79 => X"FCFCFCFCFCFCFCFCCCCC3333CCCC33333F3F3F3F3F3F3F3F00FFFFFFFFFFFFFF",
      INIT_7A => X"E7E7E7E0E0E7E7E7FCFCFCFCFCFCFCFC99CC663399CC6633CCCC3333FFFFFFFF",
      INIT_7B => X"0000FFFFFFFFFFFFE7E7E70707FFFFFFFFFFFFE0E0E7E7E7F0F0F0F0FFFFFFFF",
      INIT_7C => X"E7E7E70707E7E7E7E7E7E70000FFFFFFFFFFFF0000E7E7E7E7E7E7E0E0FFFFFF",
      INIT_7D => X"FFFFFFFFFFFF0000F8F8F8F8F8F8F8F81F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3F",
      INIT_7E => X"0F0F0F0FFFFFFFFFFF9F8F8793F9FCFE000000FFFFFFFFFFFFFFFFFFFF000000",
      INIT_7F => X"F0F0F0F00F0F0F0FFFFFFFFF0F0F0F0FFFFFFF0707E7E7E7FFFFFFFFF0F0F0F0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rom_out_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rom_out_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => rom_out_reg_0,
      CLKBWRCLK => '0',
      DBITERR => NLW_rom_out_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000011111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_rom_out_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => NLW_rom_out_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rom_out_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rom_out_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rom_out_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rom_out_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rom_out_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rom_out_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rom_out_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_acc is
  port (
    \v_reg[2][test]\ : out STD_LOGIC;
    \v_reg[1][test]\ : out STD_LOGIC;
    acc_next : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \acc_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \v_reg[0][pw][11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \acc_reg[23]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \acc_reg[23]_2\ : out STD_LOGIC;
    sync_2_delay_reg : in STD_LOGIC;
    \v[1][acc]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_2_delay_reg_0 : in STD_LOGIC;
    acc_next0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \acc_reg[0]_0\ : in STD_LOGIC;
    \acc_reg[0]_1\ : in STD_LOGIC;
    \acc_reg[0]_2\ : in STD_LOGIC;
    \acc_reg[0]_3\ : in STD_LOGIC;
    sync_2_delay : in STD_LOGIC;
    \acc_reg[0]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out1 : in STD_LOGIC;
    out1_0 : in STD_LOGIC;
    acc_23_delay : in STD_LOGIC;
    out1_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_2 : in STD_LOGIC;
    out1_3 : in STD_LOGIC;
    out0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_4 : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    clk_1_mhz : in STD_LOGIC;
    \acc_reg[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_acc : entity is "sid_acc";
end design_1_block_test_0_1_sid_acc;

architecture STRUCTURE of design_1_block_test_0_1_sid_acc is
  signal \acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \acc[11]_i_6_n_0\ : STD_LOGIC;
  signal \acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \acc[15]_i_6_n_0\ : STD_LOGIC;
  signal \acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \acc[3]_i_6_n_0\ : STD_LOGIC;
  signal \acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \acc[7]_i_6_n_0\ : STD_LOGIC;
  signal acc_next0_1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_next_0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \acc_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \acc_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \acc_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \acc_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \acc_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \acc_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \^acc_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acc_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \acc_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \acc_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \acc_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \acc_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \acc_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \acc_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal lfsr0 : STD_LOGIC;
  signal out1_i_26_n_0 : STD_LOGIC;
  signal out2_in : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \v[0][acc]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \v[0][lfsr]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^v_reg[1][test]\ : STD_LOGIC;
  signal \NLW_acc_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \acc[0]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \acc[10]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \acc[11]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \acc[12]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \acc[13]_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \acc[14]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \acc[15]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \acc[16]_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \acc[17]_i_1__1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \acc[18]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \acc[19]_i_1__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \acc[1]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \acc[20]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \acc[21]_i_1__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \acc[22]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \acc[23]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \acc[2]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \acc[3]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \acc[4]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \acc[5]_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \acc[6]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \acc[7]_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \acc[8]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \acc[9]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of out1_i_26 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \out1_i_26__0\ : label is "soft_lutpair192";
begin
  \acc_reg[23]_0\(0) <= \^acc_reg[23]_0\(0);
  \v_reg[1][test]\ <= \^v_reg[1][test]\;
\acc[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(0),
      O => acc_next(0)
    );
\acc[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(0),
      O => acc_next_0(0)
    );
\acc[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(10),
      O => acc_next(10)
    );
\acc[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(10),
      O => acc_next_0(10)
    );
\acc[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(11),
      O => acc_next(11)
    );
\acc[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(11),
      O => acc_next_0(11)
    );
\acc[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(11),
      I1 => \acc_reg[15]_i_2_0\(11),
      O => \acc[11]_i_3_n_0\
    );
\acc[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(10),
      I1 => \acc_reg[15]_i_2_0\(10),
      O => \acc[11]_i_4_n_0\
    );
\acc[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(9),
      I1 => \acc_reg[15]_i_2_0\(9),
      O => \acc[11]_i_5_n_0\
    );
\acc[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(8),
      I1 => \acc_reg[15]_i_2_0\(8),
      O => \acc[11]_i_6_n_0\
    );
\acc[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(12),
      O => acc_next(12)
    );
\acc[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(12),
      O => acc_next_0(12)
    );
\acc[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(13),
      O => acc_next(13)
    );
\acc[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(13),
      O => acc_next_0(13)
    );
\acc[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(14),
      O => acc_next(14)
    );
\acc[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(14),
      O => acc_next_0(14)
    );
\acc[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(15),
      O => acc_next(15)
    );
\acc[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(15),
      O => acc_next_0(15)
    );
\acc[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(15),
      I1 => \acc_reg[15]_i_2_0\(15),
      O => \acc[15]_i_3_n_0\
    );
\acc[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(14),
      I1 => \acc_reg[15]_i_2_0\(14),
      O => \acc[15]_i_4_n_0\
    );
\acc[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(13),
      I1 => \acc_reg[15]_i_2_0\(13),
      O => \acc[15]_i_5_n_0\
    );
\acc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(12),
      I1 => \acc_reg[15]_i_2_0\(12),
      O => \acc[15]_i_6_n_0\
    );
\acc[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(16),
      O => acc_next(16)
    );
\acc[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(16),
      O => acc_next_0(16)
    );
\acc[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(17),
      O => acc_next(17)
    );
\acc[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(17),
      O => acc_next_0(17)
    );
\acc[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(18),
      O => acc_next(18)
    );
\acc[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(18),
      O => acc_next_0(18)
    );
\acc[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(19),
      O => acc_next(19)
    );
\acc[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(19),
      O => acc_next_0(19)
    );
\acc[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(1),
      O => acc_next(1)
    );
\acc[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(1),
      O => acc_next_0(1)
    );
\acc[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(20),
      O => acc_next(20)
    );
\acc[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(20),
      O => acc_next_0(20)
    );
\acc[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(21),
      O => acc_next(21)
    );
\acc[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(21),
      O => acc_next_0(21)
    );
\acc[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(22),
      O => acc_next(22)
    );
\acc[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(22),
      O => acc_next_0(22)
    );
\acc[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(23),
      O => acc_next(23)
    );
\acc[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(23),
      O => acc_next_0(23)
    );
\acc[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(2),
      O => acc_next(2)
    );
\acc[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(2),
      O => acc_next_0(2)
    );
\acc[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(3),
      O => acc_next(3)
    );
\acc[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(3),
      O => acc_next_0(3)
    );
\acc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(3),
      I1 => \acc_reg[15]_i_2_0\(3),
      O => \acc[3]_i_3_n_0\
    );
\acc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(2),
      I1 => \acc_reg[15]_i_2_0\(2),
      O => \acc[3]_i_4_n_0\
    );
\acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(1),
      I1 => \acc_reg[15]_i_2_0\(1),
      O => \acc[3]_i_5_n_0\
    );
\acc[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(0),
      I1 => \acc_reg[15]_i_2_0\(0),
      O => \acc[3]_i_6_n_0\
    );
\acc[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(4),
      O => acc_next(4)
    );
\acc[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(4),
      O => acc_next_0(4)
    );
\acc[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(5),
      O => acc_next(5)
    );
\acc[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(5),
      O => acc_next_0(5)
    );
\acc[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(6),
      O => acc_next(6)
    );
\acc[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(6),
      O => acc_next_0(6)
    );
\acc[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(7),
      O => acc_next(7)
    );
\acc[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(7),
      O => acc_next_0(7)
    );
\acc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(7),
      I1 => \acc_reg[15]_i_2_0\(7),
      O => \acc[7]_i_3_n_0\
    );
\acc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(6),
      I1 => \acc_reg[15]_i_2_0\(6),
      O => \acc[7]_i_4_n_0\
    );
\acc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(5),
      I1 => \acc_reg[15]_i_2_0\(5),
      O => \acc[7]_i_5_n_0\
    );
\acc[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][acc]\(4),
      I1 => \acc_reg[15]_i_2_0\(4),
      O => \acc[7]_i_6_n_0\
    );
\acc[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(8),
      O => acc_next(8)
    );
\acc[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(8),
      O => acc_next_0(8)
    );
\acc[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => acc_next0_1(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0(9),
      O => acc_next(9)
    );
\acc[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      I3 => acc_next0_1(9),
      O => acc_next_0(9)
    );
\acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(0),
      Q => \v[0][acc]\(0),
      R => c64_reset
    );
\acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(10),
      Q => \v[0][acc]\(10),
      R => c64_reset
    );
\acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(11),
      Q => \v[0][acc]\(11),
      R => c64_reset
    );
\acc_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[7]_i_2_n_0\,
      CO(3) => \acc_reg[11]_i_2_n_0\,
      CO(2) => \acc_reg[11]_i_2_n_1\,
      CO(1) => \acc_reg[11]_i_2_n_2\,
      CO(0) => \acc_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[0][acc]\(11 downto 8),
      O(3 downto 0) => acc_next0_1(11 downto 8),
      S(3) => \acc[11]_i_3_n_0\,
      S(2) => \acc[11]_i_4_n_0\,
      S(1) => \acc[11]_i_5_n_0\,
      S(0) => \acc[11]_i_6_n_0\
    );
\acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(12),
      Q => \v[0][acc]\(12),
      R => c64_reset
    );
\acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(13),
      Q => \v[0][acc]\(13),
      R => c64_reset
    );
\acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(14),
      Q => \v[0][acc]\(14),
      R => c64_reset
    );
\acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(15),
      Q => \v[0][acc]\(15),
      R => c64_reset
    );
\acc_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[11]_i_2_n_0\,
      CO(3) => \acc_reg[15]_i_2_n_0\,
      CO(2) => \acc_reg[15]_i_2_n_1\,
      CO(1) => \acc_reg[15]_i_2_n_2\,
      CO(0) => \acc_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[0][acc]\(15 downto 12),
      O(3 downto 0) => acc_next0_1(15 downto 12),
      S(3) => \acc[15]_i_3_n_0\,
      S(2) => \acc[15]_i_4_n_0\,
      S(1) => \acc[15]_i_5_n_0\,
      S(0) => \acc[15]_i_6_n_0\
    );
\acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(16),
      Q => \v[0][acc]\(16),
      R => c64_reset
    );
\acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(17),
      Q => \v[0][acc]\(17),
      R => c64_reset
    );
\acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(18),
      Q => \v[0][acc]\(18),
      R => c64_reset
    );
\acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(19),
      Q => \v[0][acc]\(19),
      R => c64_reset
    );
\acc_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[15]_i_2_n_0\,
      CO(3) => \acc_reg[19]_i_2_n_0\,
      CO(2) => \acc_reg[19]_i_2_n_1\,
      CO(1) => \acc_reg[19]_i_2_n_2\,
      CO(0) => \acc_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_next0_1(19 downto 16),
      S(3 downto 0) => \v[0][acc]\(19 downto 16)
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(1),
      Q => \v[0][acc]\(1),
      R => c64_reset
    );
\acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(20),
      Q => \v[0][acc]\(20),
      R => c64_reset
    );
\acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(21),
      Q => \v[0][acc]\(21),
      R => c64_reset
    );
\acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(22),
      Q => \v[0][acc]\(22),
      R => c64_reset
    );
\acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(23),
      Q => \^acc_reg[23]_0\(0),
      R => c64_reset
    );
\acc_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[19]_i_2_n_0\,
      CO(3) => \NLW_acc_reg[23]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \acc_reg[23]_i_2_n_1\,
      CO(1) => \acc_reg[23]_i_2_n_2\,
      CO(0) => \acc_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => acc_next0_1(23 downto 20),
      S(3) => \^acc_reg[23]_0\(0),
      S(2 downto 0) => \v[0][acc]\(22 downto 20)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(2),
      Q => \v[0][acc]\(2),
      R => c64_reset
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(3),
      Q => \v[0][acc]\(3),
      R => c64_reset
    );
\acc_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acc_reg[3]_i_2_n_0\,
      CO(2) => \acc_reg[3]_i_2_n_1\,
      CO(1) => \acc_reg[3]_i_2_n_2\,
      CO(0) => \acc_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[0][acc]\(3 downto 0),
      O(3 downto 0) => acc_next0_1(3 downto 0),
      S(3) => \acc[3]_i_3_n_0\,
      S(2) => \acc[3]_i_4_n_0\,
      S(1) => \acc[3]_i_5_n_0\,
      S(0) => \acc[3]_i_6_n_0\
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(4),
      Q => \v[0][acc]\(4),
      R => c64_reset
    );
\acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(5),
      Q => \v[0][acc]\(5),
      R => c64_reset
    );
\acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(6),
      Q => \v[0][acc]\(6),
      R => c64_reset
    );
\acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(7),
      Q => \v[0][acc]\(7),
      R => c64_reset
    );
\acc_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[3]_i_2_n_0\,
      CO(3) => \acc_reg[7]_i_2_n_0\,
      CO(2) => \acc_reg[7]_i_2_n_1\,
      CO(1) => \acc_reg[7]_i_2_n_2\,
      CO(0) => \acc_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[0][acc]\(7 downto 4),
      O(3 downto 0) => acc_next0_1(7 downto 4),
      S(3) => \acc[7]_i_3_n_0\,
      S(2) => \acc[7]_i_4_n_0\,
      S(1) => \acc[7]_i_5_n_0\,
      S(0) => \acc[7]_i_6_n_0\
    );
\acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(8),
      Q => \v[0][acc]\(8),
      R => c64_reset
    );
\acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_0(9),
      Q => \v[0][acc]\(9),
      R => c64_reset
    );
\lfsr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[0][lfsr]\(22),
      I1 => \v[0][lfsr]\(17),
      O => p_0_out(0)
    );
\lfsr[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \v[0][acc]\(19),
      I1 => acc_next0_1(19),
      I2 => \acc_reg[0]_3\,
      I3 => sync_2_delay,
      I4 => \acc_reg[0]_4\,
      O => lfsr0
    );
\lfsr[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => sync_2_delay_reg,
      I1 => \^v_reg[1][test]\,
      I2 => \v[1][acc]\(0),
      I3 => sync_2_delay_reg_0,
      I4 => acc_next0(23),
      O => \v_reg[2][test]\
    );
\lfsr[22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555555"
    )
        port map (
      I0 => \acc_reg[0]_2\,
      I1 => \acc_reg[0]_1\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_0\,
      I4 => acc_next0_1(23),
      O => \^v_reg[1][test]\
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => p_0_out(0),
      Q => \v[0][lfsr]\(0),
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(9),
      Q => \v[0][lfsr]\(10),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(10),
      Q => \v[0][lfsr]\(11),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(11),
      Q => \v[0][lfsr]\(12),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(12),
      Q => \v[0][lfsr]\(13),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(13),
      Q => \v[0][lfsr]\(14),
      S => c64_reset
    );
\lfsr_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(14),
      Q => \v[0][lfsr]\(15),
      S => c64_reset
    );
\lfsr_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(15),
      Q => \v[0][lfsr]\(16),
      S => c64_reset
    );
\lfsr_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(16),
      Q => \v[0][lfsr]\(17),
      S => c64_reset
    );
\lfsr_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(17),
      Q => \v[0][lfsr]\(18),
      S => c64_reset
    );
\lfsr_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(18),
      Q => \v[0][lfsr]\(19),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(0),
      Q => \v[0][lfsr]\(1),
      S => c64_reset
    );
\lfsr_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(19),
      Q => \v[0][lfsr]\(20),
      S => c64_reset
    );
\lfsr_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(20),
      Q => \v[0][lfsr]\(21),
      S => c64_reset
    );
\lfsr_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(21),
      Q => \v[0][lfsr]\(22),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(1),
      Q => \v[0][lfsr]\(2),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(2),
      Q => \v[0][lfsr]\(3),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(3),
      Q => \v[0][lfsr]\(4),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(4),
      Q => \v[0][lfsr]\(5),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(5),
      Q => \v[0][lfsr]\(6),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(6),
      Q => \v[0][lfsr]\(7),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(7),
      Q => \v[0][lfsr]\(8),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[0][lfsr]\(8),
      Q => \v[0][lfsr]\(9),
      S => c64_reset
    );
\out1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(11),
      I1 => \^acc_reg[23]_0\(0),
      I2 => Q(10),
      I3 => \v[0][acc]\(22),
      O => \v_reg[0][pw][11]\(1)
    );
\out1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(9),
      I1 => \v[0][acc]\(21),
      I2 => Q(8),
      I3 => \v[0][acc]\(20),
      O => \v_reg[0][pw][11]\(0)
    );
\out1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^acc_reg[23]_0\(0),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \v[0][acc]\(22),
      O => \acc_reg[23]_1\(1)
    );
\out1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[0][acc]\(21),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \v[0][acc]\(20),
      O => \acc_reg[23]_1\(0)
    );
out1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(7),
      I1 => \v[0][acc]\(19),
      I2 => Q(6),
      I3 => \v[0][acc]\(18),
      O => DI(3)
    );
out1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(5),
      I1 => \v[0][acc]\(17),
      I2 => Q(4),
      I3 => \v[0][acc]\(16),
      O => DI(2)
    );
out1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(3),
      I1 => \v[0][acc]\(15),
      I2 => Q(2),
      I3 => \v[0][acc]\(14),
      O => DI(1)
    );
out1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \v[0][acc]\(13),
      I2 => Q(0),
      I3 => \v[0][acc]\(12),
      O => DI(0)
    );
out1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \v[0][acc]\(19),
      I2 => Q(6),
      I3 => \v[0][acc]\(18),
      O => S(3)
    );
out1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[0][acc]\(17),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \v[0][acc]\(16),
      O => S(2)
    );
out1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[0][acc]\(15),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \v[0][acc]\(14),
      O => S(1)
    );
out1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[0][acc]\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \v[0][acc]\(12),
      O => S(0)
    );
out1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[0][acc]\(15),
      I2 => out1_3,
      I3 => out0_in(0),
      I4 => out1_i_26_n_0,
      I5 => \v[0][acc]\(14),
      O => A(3)
    );
out1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[0][acc]\(14),
      I2 => out1_3,
      I3 => out0_in(0),
      I4 => out1_i_26_n_0,
      I5 => \v[0][acc]\(13),
      O => A(2)
    );
out1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[0][acc]\(13),
      I2 => out1_3,
      I3 => out0_in(0),
      I4 => out1_i_26_n_0,
      I5 => \v[0][acc]\(12),
      O => A(1)
    );
out1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0B0B0"
    )
        port map (
      I0 => \v[0][acc]\(12),
      I1 => out1_3,
      I2 => out0_in(0),
      I3 => out1,
      I4 => out1_i_26_n_0,
      O => A(0)
    );
out1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(20),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \^acc_reg[23]_0\(0),
      O => out2_in(11)
    );
out1_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(18),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(22),
      O => out2_in(10)
    );
out1_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(14),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(21),
      O => out2_in(9)
    );
out1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(11),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(22),
      O => A(11)
    );
out1_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(11),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(20),
      O => out2_in(8)
    );
out1_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(9),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(19),
      O => out2_in(7)
    );
out1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(5),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(18),
      O => out2_in(6)
    );
out1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(2),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(17),
      O => out2_in(5)
    );
out1_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[0][lfsr]\(0),
      I1 => out1_1,
      I2 => CO(0),
      I3 => out1_2,
      I4 => out1_3,
      I5 => \v[0][acc]\(16),
      O => out2_in(4)
    );
out1_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => acc_23_delay,
      I1 => out1_0,
      I2 => \^acc_reg[23]_0\(0),
      O => out1_i_26_n_0
    );
\out1_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^acc_reg[23]_0\(0),
      I1 => out1_4,
      I2 => \v[1][acc]\(0),
      O => \acc_reg[23]_2\
    );
out1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(10),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(21),
      O => A(10)
    );
out1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(9),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(20),
      O => A(9)
    );
out1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(8),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(19),
      O => A(8)
    );
out1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(7),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(18),
      O => A(7)
    );
out1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(6),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(17),
      O => A(6)
    );
out1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(5),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(16),
      O => A(5)
    );
out1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => out2_in(4),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => acc_23_delay,
      I5 => \v[0][acc]\(15),
      O => A(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_acc_11 is
  port (
    \v[2][sync_out]\ : out STD_LOGIC;
    \acc_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    acc_next0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \v_reg[2][pw][11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[2][pw][11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sync_2_delay_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out1 : in STD_LOGIC;
    out1_0 : in STD_LOGIC;
    out1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_3 : in STD_LOGIC;
    out1_4 : in STD_LOGIC;
    \out0_in__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_5 : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    acc_next : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    \acc_reg[15]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_acc_11 : entity is "sid_acc";
end design_1_block_test_0_1_sid_acc_11;

architecture STRUCTURE of design_1_block_test_0_1_sid_acc_11 is
  signal \acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \acc[11]_i_6_n_0\ : STD_LOGIC;
  signal \acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \acc[15]_i_6_n_0\ : STD_LOGIC;
  signal \acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \acc[3]_i_6_n_0\ : STD_LOGIC;
  signal \acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \acc[7]_i_6_n_0\ : STD_LOGIC;
  signal \^acc_next0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \acc_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__1_n_1\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__1_n_2\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__1_n_3\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__1_n_1\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__1_n_2\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__1_n_3\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__1_n_1\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__1_n_2\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \^acc_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acc_reg[23]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[23]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[23]_i_2__0_n_3\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__1_n_1\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__1_n_2\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__1_n_1\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__1_n_2\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__1_n_3\ : STD_LOGIC;
  signal lfsr0 : STD_LOGIC;
  signal \out2_in__1\ : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \v[2][acc]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \v[2][lfsr]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \NLW_acc_reg[23]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[11]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[15]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[19]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[23]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[3]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  acc_next0(23 downto 0) <= \^acc_next0\(23 downto 0);
  \acc_reg[23]_0\(0) <= \^acc_reg[23]_0\(0);
\acc[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(11),
      I1 => \acc_reg[15]_i_2__1_0\(11),
      O => \acc[11]_i_3_n_0\
    );
\acc[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(10),
      I1 => \acc_reg[15]_i_2__1_0\(10),
      O => \acc[11]_i_4_n_0\
    );
\acc[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(9),
      I1 => \acc_reg[15]_i_2__1_0\(9),
      O => \acc[11]_i_5_n_0\
    );
\acc[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(8),
      I1 => \acc_reg[15]_i_2__1_0\(8),
      O => \acc[11]_i_6_n_0\
    );
\acc[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(15),
      I1 => \acc_reg[15]_i_2__1_0\(15),
      O => \acc[15]_i_3_n_0\
    );
\acc[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(14),
      I1 => \acc_reg[15]_i_2__1_0\(14),
      O => \acc[15]_i_4_n_0\
    );
\acc[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(13),
      I1 => \acc_reg[15]_i_2__1_0\(13),
      O => \acc[15]_i_5_n_0\
    );
\acc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(12),
      I1 => \acc_reg[15]_i_2__1_0\(12),
      O => \acc[15]_i_6_n_0\
    );
\acc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(3),
      I1 => \acc_reg[15]_i_2__1_0\(3),
      O => \acc[3]_i_3_n_0\
    );
\acc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(2),
      I1 => \acc_reg[15]_i_2__1_0\(2),
      O => \acc[3]_i_4_n_0\
    );
\acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(1),
      I1 => \acc_reg[15]_i_2__1_0\(1),
      O => \acc[3]_i_5_n_0\
    );
\acc[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(0),
      I1 => \acc_reg[15]_i_2__1_0\(0),
      O => \acc[3]_i_6_n_0\
    );
\acc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(7),
      I1 => \acc_reg[15]_i_2__1_0\(7),
      O => \acc[7]_i_3_n_0\
    );
\acc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(6),
      I1 => \acc_reg[15]_i_2__1_0\(6),
      O => \acc[7]_i_4_n_0\
    );
\acc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(5),
      I1 => \acc_reg[15]_i_2__1_0\(5),
      O => \acc[7]_i_5_n_0\
    );
\acc[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][acc]\(4),
      I1 => \acc_reg[15]_i_2__1_0\(4),
      O => \acc[7]_i_6_n_0\
    );
\acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(0),
      Q => \v[2][acc]\(0),
      R => c64_reset
    );
\acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(10),
      Q => \v[2][acc]\(10),
      R => c64_reset
    );
\acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(11),
      Q => \v[2][acc]\(11),
      R => c64_reset
    );
\acc_reg[11]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[7]_i_2__1_n_0\,
      CO(3) => \acc_reg[11]_i_2__1_n_0\,
      CO(2) => \acc_reg[11]_i_2__1_n_1\,
      CO(1) => \acc_reg[11]_i_2__1_n_2\,
      CO(0) => \acc_reg[11]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[2][acc]\(11 downto 8),
      O(3 downto 0) => \^acc_next0\(11 downto 8),
      S(3) => \acc[11]_i_3_n_0\,
      S(2) => \acc[11]_i_4_n_0\,
      S(1) => \acc[11]_i_5_n_0\,
      S(0) => \acc[11]_i_6_n_0\
    );
\acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(12),
      Q => \v[2][acc]\(12),
      R => c64_reset
    );
\acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(13),
      Q => \v[2][acc]\(13),
      R => c64_reset
    );
\acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(14),
      Q => \v[2][acc]\(14),
      R => c64_reset
    );
\acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(15),
      Q => \v[2][acc]\(15),
      R => c64_reset
    );
\acc_reg[15]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[11]_i_2__1_n_0\,
      CO(3) => \acc_reg[15]_i_2__1_n_0\,
      CO(2) => \acc_reg[15]_i_2__1_n_1\,
      CO(1) => \acc_reg[15]_i_2__1_n_2\,
      CO(0) => \acc_reg[15]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[2][acc]\(15 downto 12),
      O(3 downto 0) => \^acc_next0\(15 downto 12),
      S(3) => \acc[15]_i_3_n_0\,
      S(2) => \acc[15]_i_4_n_0\,
      S(1) => \acc[15]_i_5_n_0\,
      S(0) => \acc[15]_i_6_n_0\
    );
\acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(16),
      Q => \v[2][acc]\(16),
      R => c64_reset
    );
\acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(17),
      Q => \v[2][acc]\(17),
      R => c64_reset
    );
\acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(18),
      Q => \v[2][acc]\(18),
      R => c64_reset
    );
\acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(19),
      Q => \v[2][acc]\(19),
      R => c64_reset
    );
\acc_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[15]_i_2__1_n_0\,
      CO(3) => \acc_reg[19]_i_2__1_n_0\,
      CO(2) => \acc_reg[19]_i_2__1_n_1\,
      CO(1) => \acc_reg[19]_i_2__1_n_2\,
      CO(0) => \acc_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^acc_next0\(19 downto 16),
      S(3 downto 0) => \v[2][acc]\(19 downto 16)
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(1),
      Q => \v[2][acc]\(1),
      R => c64_reset
    );
\acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(20),
      Q => \v[2][acc]\(20),
      R => c64_reset
    );
\acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(21),
      Q => \v[2][acc]\(21),
      R => c64_reset
    );
\acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(22),
      Q => \v[2][acc]\(22),
      R => c64_reset
    );
\acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(23),
      Q => \^acc_reg[23]_0\(0),
      R => c64_reset
    );
\acc_reg[23]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[19]_i_2__1_n_0\,
      CO(3) => \NLW_acc_reg[23]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \acc_reg[23]_i_2__0_n_1\,
      CO(1) => \acc_reg[23]_i_2__0_n_2\,
      CO(0) => \acc_reg[23]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^acc_next0\(23 downto 20),
      S(3) => \^acc_reg[23]_0\(0),
      S(2 downto 0) => \v[2][acc]\(22 downto 20)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(2),
      Q => \v[2][acc]\(2),
      R => c64_reset
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(3),
      Q => \v[2][acc]\(3),
      R => c64_reset
    );
\acc_reg[3]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acc_reg[3]_i_2__1_n_0\,
      CO(2) => \acc_reg[3]_i_2__1_n_1\,
      CO(1) => \acc_reg[3]_i_2__1_n_2\,
      CO(0) => \acc_reg[3]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[2][acc]\(3 downto 0),
      O(3 downto 0) => \^acc_next0\(3 downto 0),
      S(3) => \acc[3]_i_3_n_0\,
      S(2) => \acc[3]_i_4_n_0\,
      S(1) => \acc[3]_i_5_n_0\,
      S(0) => \acc[3]_i_6_n_0\
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(4),
      Q => \v[2][acc]\(4),
      R => c64_reset
    );
\acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(5),
      Q => \v[2][acc]\(5),
      R => c64_reset
    );
\acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(6),
      Q => \v[2][acc]\(6),
      R => c64_reset
    );
\acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(7),
      Q => \v[2][acc]\(7),
      R => c64_reset
    );
\acc_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[3]_i_2__1_n_0\,
      CO(3) => \acc_reg[7]_i_2__1_n_0\,
      CO(2) => \acc_reg[7]_i_2__1_n_1\,
      CO(1) => \acc_reg[7]_i_2__1_n_2\,
      CO(0) => \acc_reg[7]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[2][acc]\(7 downto 4),
      O(3 downto 0) => \^acc_next0\(7 downto 4),
      S(3) => \acc[7]_i_3_n_0\,
      S(2) => \acc[7]_i_4_n_0\,
      S(1) => \acc[7]_i_5_n_0\,
      S(0) => \acc[7]_i_6_n_0\
    );
\acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(8),
      Q => \v[2][acc]\(8),
      R => c64_reset
    );
\acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next(9),
      Q => \v[2][acc]\(9),
      R => c64_reset
    );
\lfsr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[2][lfsr]\(22),
      I1 => \v[2][lfsr]\(17),
      O => p_0_out(0)
    );
\lfsr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \v[2][acc]\(19),
      I1 => \^acc_next0\(19),
      I2 => sync_2_delay_reg,
      O => lfsr0
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => p_0_out(0),
      Q => \v[2][lfsr]\(0),
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(9),
      Q => \v[2][lfsr]\(10),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(10),
      Q => \v[2][lfsr]\(11),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(11),
      Q => \v[2][lfsr]\(12),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(12),
      Q => \v[2][lfsr]\(13),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(13),
      Q => \v[2][lfsr]\(14),
      S => c64_reset
    );
\lfsr_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(14),
      Q => \v[2][lfsr]\(15),
      S => c64_reset
    );
\lfsr_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(15),
      Q => \v[2][lfsr]\(16),
      S => c64_reset
    );
\lfsr_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(16),
      Q => \v[2][lfsr]\(17),
      S => c64_reset
    );
\lfsr_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(17),
      Q => \v[2][lfsr]\(18),
      S => c64_reset
    );
\lfsr_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(18),
      Q => \v[2][lfsr]\(19),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(0),
      Q => \v[2][lfsr]\(1),
      S => c64_reset
    );
\lfsr_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(19),
      Q => \v[2][lfsr]\(20),
      S => c64_reset
    );
\lfsr_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(20),
      Q => \v[2][lfsr]\(21),
      S => c64_reset
    );
\lfsr_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(21),
      Q => \v[2][lfsr]\(22),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(1),
      Q => \v[2][lfsr]\(2),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(2),
      Q => \v[2][lfsr]\(3),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(3),
      Q => \v[2][lfsr]\(4),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(4),
      Q => \v[2][lfsr]\(5),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(5),
      Q => \v[2][lfsr]\(6),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(6),
      Q => \v[2][lfsr]\(7),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(7),
      Q => \v[2][lfsr]\(8),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[2][lfsr]\(8),
      Q => \v[2][lfsr]\(9),
      S => c64_reset
    );
\out1_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(11),
      I1 => \^acc_reg[23]_0\(0),
      I2 => Q(10),
      I3 => \v[2][acc]\(22),
      O => \v_reg[2][pw][11]\(1)
    );
\out1_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(9),
      I1 => \v[2][acc]\(21),
      I2 => Q(8),
      I3 => \v[2][acc]\(20),
      O => \v_reg[2][pw][11]\(0)
    );
\out1_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(11),
      I1 => \^acc_reg[23]_0\(0),
      I2 => Q(10),
      I3 => \v[2][acc]\(22),
      O => \v_reg[2][pw][11]_0\(1)
    );
\out1_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[2][acc]\(21),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \v[2][acc]\(20),
      O => \v_reg[2][pw][11]_0\(0)
    );
\out1_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(7),
      I1 => \v[2][acc]\(19),
      I2 => Q(6),
      I3 => \v[2][acc]\(18),
      O => DI(3)
    );
\out1_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(5),
      I1 => \v[2][acc]\(17),
      I2 => Q(4),
      I3 => \v[2][acc]\(16),
      O => DI(2)
    );
\out1_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(3),
      I1 => \v[2][acc]\(15),
      I2 => Q(2),
      I3 => \v[2][acc]\(14),
      O => DI(1)
    );
\out1_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \v[2][acc]\(13),
      I2 => Q(0),
      I3 => \v[2][acc]\(12),
      O => DI(0)
    );
\out1_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \v[2][acc]\(19),
      I2 => Q(6),
      I3 => \v[2][acc]\(18),
      O => S(3)
    );
\out1_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[2][acc]\(17),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \v[2][acc]\(16),
      O => S(2)
    );
\out1_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[2][acc]\(15),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \v[2][acc]\(14),
      O => S(1)
    );
\out1_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[2][acc]\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \v[2][acc]\(12),
      O => S(0)
    );
\out1_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[2][acc]\(15),
      I2 => out1_4,
      I3 => \out0_in__1\(0),
      I4 => out1_5,
      I5 => \v[2][acc]\(14),
      O => A(3)
    );
\out1_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[2][acc]\(14),
      I2 => out1_4,
      I3 => \out0_in__1\(0),
      I4 => out1_5,
      I5 => \v[2][acc]\(13),
      O => A(2)
    );
\out1_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[2][acc]\(13),
      I2 => out1_4,
      I3 => \out0_in__1\(0),
      I4 => out1_5,
      I5 => \v[2][acc]\(12),
      O => A(1)
    );
\out1_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0B0B0"
    )
        port map (
      I0 => \v[2][acc]\(12),
      I1 => out1_4,
      I2 => \out0_in__1\(0),
      I3 => out1,
      I4 => out1_5,
      O => A(0)
    );
\out1_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(20),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \^acc_reg[23]_0\(0),
      O => \out2_in__1\(11)
    );
\out1_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(18),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(22),
      O => \out2_in__1\(10)
    );
\out1_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(14),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(21),
      O => \out2_in__1\(9)
    );
\out1_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(11),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(20),
      O => \out2_in__1\(8)
    );
\out1_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(9),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(19),
      O => \out2_in__1\(7)
    );
\out1_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(5),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(18),
      O => \out2_in__1\(6)
    );
\out1_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(2),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(17),
      O => \out2_in__1\(5)
    );
\out1_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[2][lfsr]\(0),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[2][acc]\(16),
      O => \out2_in__1\(4)
    );
\out1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(11),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(22),
      O => A(11)
    );
\out1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(10),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(21),
      O => A(10)
    );
\out1_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(9),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(20),
      O => A(9)
    );
\out1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(8),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(19),
      O => A(8)
    );
\out1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(7),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(18),
      O => A(7)
    );
\out1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(6),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(17),
      O => A(6)
    );
\out1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(5),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(16),
      O => A(5)
    );
\out1_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__1\(4),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[2][acc]\(15),
      O => A(4)
    );
sync_2_delay_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^acc_reg[23]_0\(0),
      I1 => \^acc_next0\(23),
      I2 => sync_2_delay_reg,
      O => \v[2][sync_out]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_acc_8 is
  port (
    acc_next : out STD_LOGIC_VECTOR ( 23 downto 0 );
    acc_next0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \acc_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[0][test]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \v_reg[1][pw][11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \acc_reg[23]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \acc_reg[23]_2\ : out STD_LOGIC;
    \acc_reg[0]_0\ : in STD_LOGIC;
    \acc_reg[0]_1\ : in STD_LOGIC;
    \acc_reg[0]_2\ : in STD_LOGIC;
    acc_next0_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \acc_reg[0]_3\ : in STD_LOGIC;
    sync_2_delay : in STD_LOGIC;
    \acc_reg[0]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    out1 : in STD_LOGIC;
    out1_0 : in STD_LOGIC;
    out1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_3 : in STD_LOGIC;
    out1_4 : in STD_LOGIC;
    \out0_in__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_5 : in STD_LOGIC;
    out1_6 : in STD_LOGIC;
    \v[2][acc]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    c64_reset : in STD_LOGIC;
    acc_next_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    \acc_reg[15]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_acc_8 : entity is "sid_acc";
end design_1_block_test_0_1_sid_acc_8;

architecture STRUCTURE of design_1_block_test_0_1_sid_acc_8 is
  signal \acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \acc[11]_i_6_n_0\ : STD_LOGIC;
  signal \acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \acc[15]_i_6_n_0\ : STD_LOGIC;
  signal \acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \acc[3]_i_6_n_0\ : STD_LOGIC;
  signal \acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \acc[7]_i_6_n_0\ : STD_LOGIC;
  signal \^acc_next0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \acc_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \^acc_reg[23]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \acc_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \acc_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \acc_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__0_n_1\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \acc_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal lfsr0 : STD_LOGIC;
  signal \out2_in__0\ : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \v[1][acc]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \v[1][lfsr]\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \NLW_acc_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[11]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[15]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[19]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[3]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \acc_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  acc_next0(23 downto 0) <= \^acc_next0\(23 downto 0);
  \acc_reg[23]_0\(0) <= \^acc_reg[23]_0\(0);
\acc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(0),
      O => acc_next(0)
    );
\acc[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(10),
      O => acc_next(10)
    );
\acc[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(11),
      O => acc_next(11)
    );
\acc[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(11),
      I1 => \acc_reg[15]_i_2__0_0\(11),
      O => \acc[11]_i_3_n_0\
    );
\acc[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(10),
      I1 => \acc_reg[15]_i_2__0_0\(10),
      O => \acc[11]_i_4_n_0\
    );
\acc[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(9),
      I1 => \acc_reg[15]_i_2__0_0\(9),
      O => \acc[11]_i_5_n_0\
    );
\acc[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(8),
      I1 => \acc_reg[15]_i_2__0_0\(8),
      O => \acc[11]_i_6_n_0\
    );
\acc[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(12),
      O => acc_next(12)
    );
\acc[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(13),
      O => acc_next(13)
    );
\acc[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(14),
      O => acc_next(14)
    );
\acc[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(15),
      O => acc_next(15)
    );
\acc[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(15),
      I1 => \acc_reg[15]_i_2__0_0\(15),
      O => \acc[15]_i_3_n_0\
    );
\acc[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(14),
      I1 => \acc_reg[15]_i_2__0_0\(14),
      O => \acc[15]_i_4_n_0\
    );
\acc[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(13),
      I1 => \acc_reg[15]_i_2__0_0\(13),
      O => \acc[15]_i_5_n_0\
    );
\acc[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(12),
      I1 => \acc_reg[15]_i_2__0_0\(12),
      O => \acc[15]_i_6_n_0\
    );
\acc[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(16),
      O => acc_next(16)
    );
\acc[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(17),
      O => acc_next(17)
    );
\acc[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(18),
      O => acc_next(18)
    );
\acc[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(19),
      O => acc_next(19)
    );
\acc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(1),
      O => acc_next(1)
    );
\acc[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(20),
      O => acc_next(20)
    );
\acc[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(21),
      O => acc_next(21)
    );
\acc[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(22),
      O => acc_next(22)
    );
\acc[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(23),
      O => acc_next(23)
    );
\acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \acc_reg[0]_3\,
      I1 => sync_2_delay,
      I2 => \acc_reg[0]_4\,
      O => \v_reg[0][test]\
    );
\acc[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(2),
      O => acc_next(2)
    );
\acc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(3),
      O => acc_next(3)
    );
\acc[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(3),
      I1 => \acc_reg[15]_i_2__0_0\(3),
      O => \acc[3]_i_3_n_0\
    );
\acc[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(2),
      I1 => \acc_reg[15]_i_2__0_0\(2),
      O => \acc[3]_i_4_n_0\
    );
\acc[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(1),
      I1 => \acc_reg[15]_i_2__0_0\(1),
      O => \acc[3]_i_5_n_0\
    );
\acc[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(0),
      I1 => \acc_reg[15]_i_2__0_0\(0),
      O => \acc[3]_i_6_n_0\
    );
\acc[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(4),
      O => acc_next(4)
    );
\acc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(5),
      O => acc_next(5)
    );
\acc[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(6),
      O => acc_next(6)
    );
\acc[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(7),
      O => acc_next(7)
    );
\acc[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(7),
      I1 => \acc_reg[15]_i_2__0_0\(7),
      O => \acc[7]_i_3_n_0\
    );
\acc[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(6),
      I1 => \acc_reg[15]_i_2__0_0\(6),
      O => \acc[7]_i_4_n_0\
    );
\acc[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(5),
      I1 => \acc_reg[15]_i_2__0_0\(5),
      O => \acc[7]_i_5_n_0\
    );
\acc[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][acc]\(4),
      I1 => \acc_reg[15]_i_2__0_0\(4),
      O => \acc[7]_i_6_n_0\
    );
\acc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(8),
      O => acc_next(8)
    );
\acc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F7FF00000000"
    )
        port map (
      I0 => \^acc_next0\(23),
      I1 => \acc_reg[0]_0\,
      I2 => \^acc_reg[23]_0\(0),
      I3 => \acc_reg[0]_1\,
      I4 => \acc_reg[0]_2\,
      I5 => acc_next0_0(9),
      O => acc_next(9)
    );
\acc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(0),
      Q => \v[1][acc]\(0),
      R => c64_reset
    );
\acc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(10),
      Q => \v[1][acc]\(10),
      R => c64_reset
    );
\acc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(11),
      Q => \v[1][acc]\(11),
      R => c64_reset
    );
\acc_reg[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[7]_i_2__0_n_0\,
      CO(3) => \acc_reg[11]_i_2__0_n_0\,
      CO(2) => \acc_reg[11]_i_2__0_n_1\,
      CO(1) => \acc_reg[11]_i_2__0_n_2\,
      CO(0) => \acc_reg[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[1][acc]\(11 downto 8),
      O(3 downto 0) => \^acc_next0\(11 downto 8),
      S(3) => \acc[11]_i_3_n_0\,
      S(2) => \acc[11]_i_4_n_0\,
      S(1) => \acc[11]_i_5_n_0\,
      S(0) => \acc[11]_i_6_n_0\
    );
\acc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(12),
      Q => \v[1][acc]\(12),
      R => c64_reset
    );
\acc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(13),
      Q => \v[1][acc]\(13),
      R => c64_reset
    );
\acc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(14),
      Q => \v[1][acc]\(14),
      R => c64_reset
    );
\acc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(15),
      Q => \v[1][acc]\(15),
      R => c64_reset
    );
\acc_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[11]_i_2__0_n_0\,
      CO(3) => \acc_reg[15]_i_2__0_n_0\,
      CO(2) => \acc_reg[15]_i_2__0_n_1\,
      CO(1) => \acc_reg[15]_i_2__0_n_2\,
      CO(0) => \acc_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[1][acc]\(15 downto 12),
      O(3 downto 0) => \^acc_next0\(15 downto 12),
      S(3) => \acc[15]_i_3_n_0\,
      S(2) => \acc[15]_i_4_n_0\,
      S(1) => \acc[15]_i_5_n_0\,
      S(0) => \acc[15]_i_6_n_0\
    );
\acc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(16),
      Q => \v[1][acc]\(16),
      R => c64_reset
    );
\acc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(17),
      Q => \v[1][acc]\(17),
      R => c64_reset
    );
\acc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(18),
      Q => \v[1][acc]\(18),
      R => c64_reset
    );
\acc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(19),
      Q => \v[1][acc]\(19),
      R => c64_reset
    );
\acc_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[15]_i_2__0_n_0\,
      CO(3) => \acc_reg[19]_i_2__0_n_0\,
      CO(2) => \acc_reg[19]_i_2__0_n_1\,
      CO(1) => \acc_reg[19]_i_2__0_n_2\,
      CO(0) => \acc_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^acc_next0\(19 downto 16),
      S(3 downto 0) => \v[1][acc]\(19 downto 16)
    );
\acc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(1),
      Q => \v[1][acc]\(1),
      R => c64_reset
    );
\acc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(20),
      Q => \v[1][acc]\(20),
      R => c64_reset
    );
\acc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(21),
      Q => \v[1][acc]\(21),
      R => c64_reset
    );
\acc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(22),
      Q => \v[1][acc]\(22),
      R => c64_reset
    );
\acc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(23),
      Q => \^acc_reg[23]_0\(0),
      R => c64_reset
    );
\acc_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[19]_i_2__0_n_0\,
      CO(3) => \NLW_acc_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \acc_reg[23]_i_3_n_1\,
      CO(1) => \acc_reg[23]_i_3_n_2\,
      CO(0) => \acc_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^acc_next0\(23 downto 20),
      S(3) => \^acc_reg[23]_0\(0),
      S(2 downto 0) => \v[1][acc]\(22 downto 20)
    );
\acc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(2),
      Q => \v[1][acc]\(2),
      R => c64_reset
    );
\acc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(3),
      Q => \v[1][acc]\(3),
      R => c64_reset
    );
\acc_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \acc_reg[3]_i_2__0_n_0\,
      CO(2) => \acc_reg[3]_i_2__0_n_1\,
      CO(1) => \acc_reg[3]_i_2__0_n_2\,
      CO(0) => \acc_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[1][acc]\(3 downto 0),
      O(3 downto 0) => \^acc_next0\(3 downto 0),
      S(3) => \acc[3]_i_3_n_0\,
      S(2) => \acc[3]_i_4_n_0\,
      S(1) => \acc[3]_i_5_n_0\,
      S(0) => \acc[3]_i_6_n_0\
    );
\acc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(4),
      Q => \v[1][acc]\(4),
      R => c64_reset
    );
\acc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(5),
      Q => \v[1][acc]\(5),
      R => c64_reset
    );
\acc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(6),
      Q => \v[1][acc]\(6),
      R => c64_reset
    );
\acc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(7),
      Q => \v[1][acc]\(7),
      R => c64_reset
    );
\acc_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \acc_reg[3]_i_2__0_n_0\,
      CO(3) => \acc_reg[7]_i_2__0_n_0\,
      CO(2) => \acc_reg[7]_i_2__0_n_1\,
      CO(1) => \acc_reg[7]_i_2__0_n_2\,
      CO(0) => \acc_reg[7]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[1][acc]\(7 downto 4),
      O(3 downto 0) => \^acc_next0\(7 downto 4),
      S(3) => \acc[7]_i_3_n_0\,
      S(2) => \acc[7]_i_4_n_0\,
      S(1) => \acc[7]_i_5_n_0\,
      S(0) => \acc[7]_i_6_n_0\
    );
\acc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(8),
      Q => \v[1][acc]\(8),
      R => c64_reset
    );
\acc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => acc_next_1(9),
      Q => \v[1][acc]\(9),
      R => c64_reset
    );
\lfsr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v[1][lfsr]\(22),
      I1 => \v[1][lfsr]\(17),
      O => p_0_out(0)
    );
\lfsr[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \v[1][acc]\(19),
      I1 => \^acc_next0\(19),
      I2 => \acc_reg[0]_1\,
      O => lfsr0
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => p_0_out(0),
      Q => \v[1][lfsr]\(0),
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(9),
      Q => \v[1][lfsr]\(10),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(10),
      Q => \v[1][lfsr]\(11),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(11),
      Q => \v[1][lfsr]\(12),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(12),
      Q => \v[1][lfsr]\(13),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(13),
      Q => \v[1][lfsr]\(14),
      S => c64_reset
    );
\lfsr_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(14),
      Q => \v[1][lfsr]\(15),
      S => c64_reset
    );
\lfsr_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(15),
      Q => \v[1][lfsr]\(16),
      S => c64_reset
    );
\lfsr_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(16),
      Q => \v[1][lfsr]\(17),
      S => c64_reset
    );
\lfsr_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(17),
      Q => \v[1][lfsr]\(18),
      S => c64_reset
    );
\lfsr_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(18),
      Q => \v[1][lfsr]\(19),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(0),
      Q => \v[1][lfsr]\(1),
      S => c64_reset
    );
\lfsr_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(19),
      Q => \v[1][lfsr]\(20),
      S => c64_reset
    );
\lfsr_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(20),
      Q => \v[1][lfsr]\(21),
      S => c64_reset
    );
\lfsr_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(21),
      Q => \v[1][lfsr]\(22),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(1),
      Q => \v[1][lfsr]\(2),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(2),
      Q => \v[1][lfsr]\(3),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(3),
      Q => \v[1][lfsr]\(4),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(4),
      Q => \v[1][lfsr]\(5),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(5),
      Q => \v[1][lfsr]\(6),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(6),
      Q => \v[1][lfsr]\(7),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(7),
      Q => \v[1][lfsr]\(8),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr0,
      D => \v[1][lfsr]\(8),
      Q => \v[1][lfsr]\(9),
      S => c64_reset
    );
\out1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(11),
      I1 => \^acc_reg[23]_0\(0),
      I2 => Q(10),
      I3 => \v[1][acc]\(22),
      O => \v_reg[1][pw][11]\(1)
    );
\out1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(9),
      I1 => \v[1][acc]\(21),
      I2 => Q(8),
      I3 => \v[1][acc]\(20),
      O => \v_reg[1][pw][11]\(0)
    );
\out1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^acc_reg[23]_0\(0),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \v[1][acc]\(22),
      O => \acc_reg[23]_1\(1)
    );
\out1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[1][acc]\(21),
      I1 => Q(9),
      I2 => Q(8),
      I3 => \v[1][acc]\(20),
      O => \acc_reg[23]_1\(0)
    );
\out1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(7),
      I1 => \v[1][acc]\(19),
      I2 => Q(6),
      I3 => \v[1][acc]\(18),
      O => DI(3)
    );
\out1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(5),
      I1 => \v[1][acc]\(17),
      I2 => Q(4),
      I3 => \v[1][acc]\(16),
      O => DI(2)
    );
\out1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(3),
      I1 => \v[1][acc]\(15),
      I2 => Q(2),
      I3 => \v[1][acc]\(14),
      O => DI(1)
    );
\out1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(1),
      I1 => \v[1][acc]\(13),
      I2 => Q(0),
      I3 => \v[1][acc]\(12),
      O => DI(0)
    );
\out1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(7),
      I1 => \v[1][acc]\(19),
      I2 => Q(6),
      I3 => \v[1][acc]\(18),
      O => S(3)
    );
\out1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[1][acc]\(17),
      I1 => Q(5),
      I2 => Q(4),
      I3 => \v[1][acc]\(16),
      O => S(2)
    );
\out1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[1][acc]\(15),
      I1 => Q(3),
      I2 => Q(2),
      I3 => \v[1][acc]\(14),
      O => S(1)
    );
\out1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \v[1][acc]\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \v[1][acc]\(12),
      O => S(0)
    );
\out1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[1][acc]\(15),
      I2 => out1_4,
      I3 => \out0_in__0\(0),
      I4 => out1_5,
      I5 => \v[1][acc]\(14),
      O => A(3)
    );
\out1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[1][acc]\(14),
      I2 => out1_4,
      I3 => \out0_in__0\(0),
      I4 => out1_5,
      I5 => \v[1][acc]\(13),
      O => A(2)
    );
\out1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0045004500CF00"
    )
        port map (
      I0 => out1,
      I1 => \v[1][acc]\(13),
      I2 => out1_4,
      I3 => \out0_in__0\(0),
      I4 => out1_5,
      I5 => \v[1][acc]\(12),
      O => A(1)
    );
\out1_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0B0B0"
    )
        port map (
      I0 => \v[1][acc]\(12),
      I1 => out1_4,
      I2 => \out0_in__0\(0),
      I3 => out1,
      I4 => out1_5,
      O => A(0)
    );
\out1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(20),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \^acc_reg[23]_0\(0),
      O => \out2_in__0\(11)
    );
\out1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(18),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(22),
      O => \out2_in__0\(10)
    );
\out1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(14),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(21),
      O => \out2_in__0\(9)
    );
\out1_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(11),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(20),
      O => \out2_in__0\(8)
    );
\out1_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(9),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(19),
      O => \out2_in__0\(7)
    );
\out1_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(5),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(18),
      O => \out2_in__0\(6)
    );
\out1_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(2),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(17),
      O => \out2_in__0\(5)
    );
\out1_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0BB0000B0BB"
    )
        port map (
      I0 => \v[1][lfsr]\(0),
      I1 => out1_2,
      I2 => CO(0),
      I3 => out1_3,
      I4 => out1_4,
      I5 => \v[1][acc]\(16),
      O => \out2_in__0\(4)
    );
\out1_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^acc_reg[23]_0\(0),
      I1 => out1_6,
      I2 => \v[2][acc]\(0),
      O => \acc_reg[23]_2\
    );
\out1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(11),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(22),
      O => A(11)
    );
\out1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(10),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(21),
      O => A(10)
    );
\out1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(9),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(20),
      O => A(9)
    );
\out1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(8),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(19),
      O => A(8)
    );
\out1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(7),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(18),
      O => A(7)
    );
\out1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(6),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(17),
      O => A(6)
    );
\out1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(5),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(16),
      O => A(5)
    );
\out1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C44C4C4C4CC4C4C4"
    )
        port map (
      I0 => out1,
      I1 => \out2_in__0\(4),
      I2 => \^acc_reg[23]_0\(0),
      I3 => out1_0,
      I4 => out1_1(0),
      I5 => \v[1][acc]\(15),
      O => A(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_env is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    c64_reset : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_1__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_next1_carry__0_i_1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_i_15_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_1_mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_env : entity is "sid_env";
end design_1_block_test_0_1_sid_env;

architecture STRUCTURE of design_1_block_test_0_1_sid_env is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \exp_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal exp_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period[4]_i_1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_3_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_4_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_5_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_6_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_7_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_8_n_0\ : STD_LOGIC;
  signal exp_period_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period_reg_n_0_[0]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[1]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[3]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[4]\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \lfsr[0]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[10]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[11]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[12]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[13]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_2_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_3_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_4_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_5_n_0\ : STD_LOGIC;
  signal \lfsr[1]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[2]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[3]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[4]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[5]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[6]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[7]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[8]_i_1_n_0\ : STD_LOGIC;
  signal \lfsr[9]_i_1_n_0\ : STD_LOGIC;
  signal lfsr_next : STD_LOGIC;
  signal \lfsr_reg_n_0_[0]\ : STD_LOGIC;
  signal out1_i_14_n_0 : STD_LOGIC;
  signal out1_i_15_n_0 : STD_LOGIC;
  signal out1_i_16_n_0 : STD_LOGIC;
  signal out1_i_27_n_0 : STD_LOGIC;
  signal out1_i_28_n_0 : STD_LOGIC;
  signal out1_i_29_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal state_next1 : STD_LOGIC;
  signal \state_next1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state_next1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal state_next1_carry_i_1_n_0 : STD_LOGIC;
  signal state_next1_carry_i_2_n_0 : STD_LOGIC;
  signal state_next1_carry_i_3_n_0 : STD_LOGIC;
  signal state_next1_carry_i_4_n_0 : STD_LOGIC;
  signal state_next1_carry_i_5_n_0 : STD_LOGIC;
  signal state_next1_carry_i_6_n_0 : STD_LOGIC;
  signal state_next1_carry_i_7_n_0 : STD_LOGIC;
  signal state_next1_carry_i_8_n_0 : STD_LOGIC;
  signal state_next1_carry_n_0 : STD_LOGIC;
  signal state_next1_carry_n_1 : STD_LOGIC;
  signal state_next1_carry_n_2 : STD_LOGIC;
  signal state_next1_carry_n_3 : STD_LOGIC;
  signal \v[0][env_vol]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vol0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_n_1\ : STD_LOGIC;
  signal \vol0_carry__0_n_2\ : STD_LOGIC;
  signal \vol0_carry__0_n_3\ : STD_LOGIC;
  signal vol0_carry_i_1_n_0 : STD_LOGIC;
  signal vol0_carry_i_2_n_0 : STD_LOGIC;
  signal vol0_carry_i_3_n_0 : STD_LOGIC;
  signal vol0_carry_i_4_n_0 : STD_LOGIC;
  signal vol0_carry_i_5_n_0 : STD_LOGIC;
  signal vol0_carry_i_6_n_0 : STD_LOGIC;
  signal vol0_carry_n_0 : STD_LOGIC;
  signal vol0_carry_n_1 : STD_LOGIC;
  signal vol0_carry_n_2 : STD_LOGIC;
  signal vol0_carry_n_3 : STD_LOGIC;
  signal vol_next1 : STD_LOGIC;
  signal vol_next11_out : STD_LOGIC;
  signal \vol_next1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal vol_next1_carry_i_1_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_2_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_3_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_4_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_5_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_6_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_7_n_0 : STD_LOGIC;
  signal vol_next1_carry_i_8_n_0 : STD_LOGIC;
  signal vol_next1_carry_n_0 : STD_LOGIC;
  signal vol_next1_carry_n_1 : STD_LOGIC;
  signal vol_next1_carry_n_2 : STD_LOGIC;
  signal vol_next1_carry_n_3 : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal NLW_state_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vol_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_4\ : label is "soft_lutpair198";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute SOFT_HLUTNM of \exp_counter[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \exp_counter[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \exp_counter[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \exp_counter[4]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \exp_period[0]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \exp_period[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \exp_period[3]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \exp_period[4]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \exp_period[4]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \exp_period[4]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \exp_period[4]_i_6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \exp_period[4]_i_7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \exp_period[4]_i_8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \lfsr[14]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \lfsr[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of out1_i_27 : label is "soft_lutpair199";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of vol0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F3B2B2B3B3B2B2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAA8A8EEEEA8A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CC4040C8C84040"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \v[0][env_vol]\(3),
      I1 => \v[0][env_vol]\(7),
      I2 => \v[0][env_vol]\(6),
      I3 => \v[0][env_vol]\(2),
      I4 => \FSM_onehot_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_state[2]_i_4_n_0\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[0][env_vol]\(5),
      I1 => \v[0][env_vol]\(1),
      O => \FSM_onehot_state[2]_i_3_n_0\
    );
\FSM_onehot_state[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[0][env_vol]\(0),
      I1 => \v[0][env_vol]\(4),
      O => \FSM_onehot_state[2]_i_4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => c64_reset
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => c64_reset
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exp_counter_reg(0),
      O => \p_0_in__0\(0)
    );
\exp_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      O => \p_0_in__0\(1)
    );
\exp_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(2),
      O => \p_0_in__0\(2)
    );
\exp_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => exp_counter_reg(2),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(0),
      I3 => exp_counter_reg(3),
      O => \p_0_in__0\(3)
    );
\exp_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => exp_counter_reg(4),
      I1 => \exp_period_reg_n_0_[4]\,
      I2 => exp_counter_reg(0),
      I3 => \exp_period_reg_n_0_[0]\,
      I4 => \exp_counter[4]_i_3_n_0\,
      I5 => c64_reset,
      O => \exp_counter[4]_i_1_n_0\
    );
\exp_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(0),
      I2 => exp_counter_reg(1),
      I3 => exp_counter_reg(2),
      I4 => exp_counter_reg(4),
      O => \p_0_in__0\(4)
    );
\exp_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \exp_period_reg_n_0_[3]\,
      I1 => exp_counter_reg(3),
      I2 => \exp_period_reg_n_0_[1]\,
      I3 => exp_counter_reg(1),
      I4 => exp_counter_reg(2),
      I5 => \exp_period_reg_n_0_[2]\,
      O => \exp_counter[4]_i_3_n_0\
    );
\exp_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => exp_counter_reg(0),
      R => \exp_counter[4]_i_1_n_0\
    );
\exp_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => exp_counter_reg(1),
      R => \exp_counter[4]_i_1_n_0\
    );
\exp_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => exp_counter_reg(2),
      R => \exp_counter[4]_i_1_n_0\
    );
\exp_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => exp_counter_reg(3),
      R => \exp_counter[4]_i_1_n_0\
    );
\exp_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => exp_counter_reg(4),
      R => \exp_counter[4]_i_1_n_0\
    );
\exp_period[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \v[0][env_vol]\(7),
      I1 => \v[0][env_vol]\(2),
      I2 => \v[0][env_vol]\(0),
      I3 => \v[0][env_vol]\(4),
      O => exp_period_next(0)
    );
\exp_period[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => \v[0][env_vol]\(4),
      I1 => \v[0][env_vol]\(3),
      I2 => \v[0][env_vol]\(1),
      I3 => \v[0][env_vol]\(2),
      O => exp_period_next(1)
    );
\exp_period[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v[0][env_vol]\(2),
      I1 => \v[0][env_vol]\(3),
      O => exp_period_next(2)
    );
\exp_period[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \v[0][env_vol]\(5),
      I1 => \v[0][env_vol]\(3),
      I2 => \v[0][env_vol]\(2),
      I3 => \v[0][env_vol]\(4),
      O => exp_period_next(3)
    );
\exp_period[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFCCCCEEEFCCCC"
    )
        port map (
      I0 => \exp_period[4]_i_3_n_0\,
      I1 => \exp_period[4]_i_4_n_0\,
      I2 => \v[0][env_vol]\(1),
      I3 => \exp_period[4]_i_5_n_0\,
      I4 => \exp_period[4]_i_6_n_0\,
      I5 => \exp_period[4]_i_7_n_0\,
      O => \exp_period[4]_i_1_n_0\
    );
\exp_period[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \v[0][env_vol]\(6),
      I1 => \v[0][env_vol]\(5),
      I2 => \v[0][env_vol]\(2),
      O => exp_period_next(4)
    );
\exp_period[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \v[0][env_vol]\(0),
      I1 => \v[0][env_vol]\(5),
      I2 => \v[0][env_vol]\(1),
      I3 => \v[0][env_vol]\(3),
      I4 => \v[0][env_vol]\(2),
      O => \exp_period[4]_i_3_n_0\
    );
\exp_period[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000004"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4_n_0\,
      I1 => \v[0][env_vol]\(3),
      I2 => \exp_period[4]_i_8_n_0\,
      I3 => \v[0][env_vol]\(7),
      I4 => \v[0][env_vol]\(5),
      I5 => \v[0][env_vol]\(1),
      O => \exp_period[4]_i_4_n_0\
    );
\exp_period[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \v[0][env_vol]\(2),
      I1 => \v[0][env_vol]\(0),
      I2 => \v[0][env_vol]\(4),
      I3 => \v[0][env_vol]\(3),
      O => \exp_period[4]_i_5_n_0\
    );
\exp_period[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \v[0][env_vol]\(4),
      I1 => \v[0][env_vol]\(5),
      I2 => \v[0][env_vol]\(7),
      I3 => \v[0][env_vol]\(6),
      O => \exp_period[4]_i_6_n_0\
    );
\exp_period[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0400"
    )
        port map (
      I0 => \v[0][env_vol]\(5),
      I1 => \v[0][env_vol]\(3),
      I2 => \v[0][env_vol]\(0),
      I3 => \v[0][env_vol]\(4),
      I4 => \v[0][env_vol]\(2),
      O => \exp_period[4]_i_7_n_0\
    );
\exp_period[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[0][env_vol]\(6),
      I1 => \v[0][env_vol]\(2),
      O => \exp_period[4]_i_8_n_0\
    );
\exp_period_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1_n_0\,
      D => exp_period_next(0),
      Q => \exp_period_reg_n_0_[0]\,
      S => c64_reset
    );
\exp_period_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1_n_0\,
      D => exp_period_next(1),
      Q => \exp_period_reg_n_0_[1]\,
      R => c64_reset
    );
\exp_period_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1_n_0\,
      D => exp_period_next(2),
      Q => \exp_period_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_period_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1_n_0\,
      D => exp_period_next(3),
      Q => \exp_period_reg_n_0_[3]\,
      R => c64_reset
    );
\exp_period_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1_n_0\,
      D => exp_period_next(4),
      Q => \exp_period_reg_n_0_[4]\,
      R => c64_reset
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \i__carry__0_i_2__3_n_0\,
      I1 => \i__carry__0_i_1__4_0\(1),
      I2 => p_1_in(11),
      I3 => \i__carry__0_i_1__4_0\(0),
      I4 => \i__carry__0_i_1__4_0\(3),
      I5 => \i__carry__0_i_1__4_0\(2),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => \i__carry__0_i_1__4_0\(1),
      I4 => \i__carry__0_i_1__4_0\(3),
      I5 => \i__carry__0_i_1__4_0\(2),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => \i__carry__0_i_1__4_0\(1),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => \i__carry__0_i_1__4_0\(2),
      I4 => \i__carry__0_i_1__4_0\(3),
      I5 => p_1_in(8),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => \i__carry__0_i_1__4_0\(3),
      I2 => \i__carry__0_i_1__4_0\(1),
      I3 => \i__carry__0_i_1__4_0\(0),
      I4 => p_1_in(5),
      I5 => \i__carry__0_i_1__4_0\(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => \i__carry__0_i_1__4_0\(3),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => p_1_in(2),
      I4 => \i__carry__0_i_1__4_0\(1),
      I5 => \i__carry__0_i_1__4_0\(2),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \i__carry__0_i_1__4_0\(3),
      I3 => \i__carry__0_i_1__4_0\(2),
      I4 => \i__carry__0_i_1__4_0\(1),
      I5 => \i__carry__0_i_1__4_0\(0),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => \i__carry__0_i_1__4_0\(1),
      I4 => \i__carry__0_i_1__4_0\(3),
      I5 => \i__carry__0_i_1__4_0\(2),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => \i__carry__0_i_1__4_0\(3),
      I4 => \i__carry__0_i_1__4_0\(2),
      I5 => \i__carry__0_i_1__4_0\(1),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \i__carry__0_i_1__4_0\(0),
      I3 => \i__carry__0_i_1__4_0\(3),
      I4 => \i__carry__0_i_1__4_0\(2),
      I5 => \i__carry__0_i_1__4_0\(1),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \i__carry__0_i_1__4_0\(3),
      I3 => \i__carry__0_i_1__4_0\(2),
      I4 => \i__carry__0_i_1__4_0\(0),
      I5 => \i__carry__0_i_1__4_0\(1),
      O => \i__carry_i_8_n_0\
    );
\lfsr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[0]_i_1_n_0\
    );
\lfsr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[10]_i_1_n_0\
    );
\lfsr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[11]_i_1_n_0\
    );
\lfsr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[12]_i_1_n_0\
    );
\lfsr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[13]_i_1_n_0\
    );
\lfsr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => vol_next1,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next11_out,
      I5 => \lfsr[14]_i_3_n_0\,
      O => lfsr_next
    );
\lfsr[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEFFFEAAAA"
    )
        port map (
      I0 => \lfsr[14]_i_4_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => \lfsr_reg_n_0_[0]\,
      O => \lfsr[14]_i_2_n_0\
    );
\lfsr[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(4),
      I2 => \lfsr[14]_i_5_n_0\,
      I3 => exp_counter_reg(0),
      I4 => exp_counter_reg(1),
      I5 => exp_counter_reg(2),
      O => \lfsr[14]_i_3_n_0\
    );
\lfsr[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => state_next1,
      I2 => vol_next11_out,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next1,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \lfsr[14]_i_4_n_0\
    );
\lfsr[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \lfsr[14]_i_5_n_0\
    );
\lfsr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[1]_i_1_n_0\
    );
\lfsr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[2]_i_1_n_0\
    );
\lfsr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[3]_i_1_n_0\
    );
\lfsr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[4]_i_1_n_0\
    );
\lfsr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[5]_i_1_n_0\
    );
\lfsr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[6]_i_1_n_0\
    );
\lfsr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[7]_i_1_n_0\
    );
\lfsr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[8]_i_1_n_0\
    );
\lfsr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4_n_0\,
      O => \lfsr[9]_i_1_n_0\
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[0]_i_1_n_0\,
      Q => \lfsr_reg_n_0_[0]\,
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[10]_i_1_n_0\,
      Q => p_1_in(9),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[11]_i_1_n_0\,
      Q => p_1_in(10),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[12]_i_1_n_0\,
      Q => p_1_in(11),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[13]_i_1_n_0\,
      Q => p_1_in(12),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[14]_i_2_n_0\,
      Q => p_1_in(13),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[1]_i_1_n_0\,
      Q => p_1_in(0),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[2]_i_1_n_0\,
      Q => p_1_in(1),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[3]_i_1_n_0\,
      Q => p_1_in(2),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[4]_i_1_n_0\,
      Q => p_1_in(3),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[5]_i_1_n_0\,
      Q => p_1_in(4),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[6]_i_1_n_0\,
      Q => p_1_in(5),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[7]_i_1_n_0\,
      Q => p_1_in(6),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[8]_i_1_n_0\,
      Q => p_1_in(7),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[9]_i_1_n_0\,
      Q => p_1_in(8),
      S => c64_reset
    );
out1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFF0FFF0"
    )
        port map (
      I0 => \v[0][env_vol]\(1),
      I1 => \v[0][env_vol]\(5),
      I2 => out1_i_14_n_0,
      I3 => out1_i_15_n_0,
      I4 => \exp_period[4]_i_5_n_0\,
      I5 => out1_i_16_n_0,
      O => \^e\(0)
    );
out1_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => out1_i_27_n_0,
      I3 => \FSM_onehot_state[2]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => out1_i_14_n_0
    );
out1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => vol_next11_out,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => out1_i_28_n_0,
      I3 => out1_i_29_n_0,
      O => out1_i_15_n_0
    );
out1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => out1_i_16_n_0
    );
out1_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v[0][env_vol]\(7),
      I1 => \v[0][env_vol]\(6),
      O => out1_i_27_n_0
    );
out1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[0][env_vol]\(4),
      I1 => \v[0][env_vol]\(0),
      I2 => out1_i_15_0(0),
      I3 => \v[0][env_vol]\(1),
      I4 => \v[0][env_vol]\(5),
      I5 => out1_i_15_0(1),
      O => out1_i_28_n_0
    );
out1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[0][env_vol]\(7),
      I1 => \v[0][env_vol]\(3),
      I2 => out1_i_15_0(3),
      I3 => \v[0][env_vol]\(2),
      I4 => \v[0][env_vol]\(6),
      I5 => out1_i_15_0(2),
      O => out1_i_29_n_0
    );
state_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_next1_carry_n_0,
      CO(2) => state_next1_carry_n_1,
      CO(1) => state_next1_carry_n_2,
      CO(0) => state_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state_next1_carry_i_1_n_0,
      S(2) => state_next1_carry_i_2_n_0,
      S(1) => state_next1_carry_i_3_n_0,
      S(0) => state_next1_carry_i_4_n_0
    );
\state_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_next1_carry_n_0,
      CO(3 downto 1) => \NLW_state_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state_next1_carry__0_i_1_n_0\
    );
\state_next1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \state_next1_carry__0_i_2_n_0\,
      I1 => \state_next1_carry__0_i_1_0\(1),
      I2 => p_1_in(11),
      I3 => \state_next1_carry__0_i_1_0\(0),
      I4 => \state_next1_carry__0_i_1_0\(3),
      I5 => \state_next1_carry__0_i_1_0\(2),
      O => \state_next1_carry__0_i_1_n_0\
    );
\state_next1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => \state_next1_carry__0_i_1_0\(1),
      I4 => \state_next1_carry__0_i_1_0\(3),
      I5 => \state_next1_carry__0_i_1_0\(2),
      O => \state_next1_carry__0_i_2_n_0\
    );
state_next1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => state_next1_carry_i_5_n_0,
      I1 => \state_next1_carry__0_i_1_0\(1),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => \state_next1_carry__0_i_1_0\(2),
      I4 => \state_next1_carry__0_i_1_0\(3),
      I5 => p_1_in(8),
      O => state_next1_carry_i_1_n_0
    );
state_next1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => state_next1_carry_i_6_n_0,
      I1 => \state_next1_carry__0_i_1_0\(3),
      I2 => \state_next1_carry__0_i_1_0\(1),
      I3 => \state_next1_carry__0_i_1_0\(0),
      I4 => p_1_in(5),
      I5 => \state_next1_carry__0_i_1_0\(2),
      O => state_next1_carry_i_2_n_0
    );
state_next1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => state_next1_carry_i_7_n_0,
      I1 => \state_next1_carry__0_i_1_0\(3),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => p_1_in(2),
      I4 => \state_next1_carry__0_i_1_0\(1),
      I5 => \state_next1_carry__0_i_1_0\(2),
      O => state_next1_carry_i_3_n_0
    );
state_next1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => state_next1_carry_i_8_n_0,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \state_next1_carry__0_i_1_0\(3),
      I3 => \state_next1_carry__0_i_1_0\(2),
      I4 => \state_next1_carry__0_i_1_0\(1),
      I5 => \state_next1_carry__0_i_1_0\(0),
      O => state_next1_carry_i_4_n_0
    );
state_next1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => \state_next1_carry__0_i_1_0\(1),
      I4 => \state_next1_carry__0_i_1_0\(3),
      I5 => \state_next1_carry__0_i_1_0\(2),
      O => state_next1_carry_i_5_n_0
    );
state_next1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => \state_next1_carry__0_i_1_0\(3),
      I4 => \state_next1_carry__0_i_1_0\(2),
      I5 => \state_next1_carry__0_i_1_0\(1),
      O => state_next1_carry_i_6_n_0
    );
state_next1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \state_next1_carry__0_i_1_0\(0),
      I3 => \state_next1_carry__0_i_1_0\(3),
      I4 => \state_next1_carry__0_i_1_0\(2),
      I5 => \state_next1_carry__0_i_1_0\(1),
      O => state_next1_carry_i_7_n_0
    );
state_next1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \state_next1_carry__0_i_1_0\(3),
      I3 => \state_next1_carry__0_i_1_0\(2),
      I4 => \state_next1_carry__0_i_1_0\(0),
      I5 => \state_next1_carry__0_i_1_0\(1),
      O => state_next1_carry_i_8_n_0
    );
vol0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol0_carry_n_0,
      CO(2) => vol0_carry_n_1,
      CO(1) => vol0_carry_n_2,
      CO(0) => vol0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \v[0][env_vol]\(2 downto 1),
      DI(1) => vol0_carry_i_1_n_0,
      DI(0) => vol0_carry_i_2_n_0,
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => vol0_carry_i_3_n_0,
      S(2) => vol0_carry_i_4_n_0,
      S(1) => vol0_carry_i_5_n_0,
      S(0) => vol0_carry_i_6_n_0
    );
\vol0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol0_carry_n_0,
      CO(3) => \NLW_vol0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \vol0_carry__0_n_1\,
      CO(1) => \vol0_carry__0_n_2\,
      CO(0) => \vol0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[0][env_vol]\(5 downto 3),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \vol0_carry__0_i_1_n_0\,
      S(2) => \vol0_carry__0_i_2_n_0\,
      S(1) => \vol0_carry__0_i_3_n_0\,
      S(0) => \vol0_carry__0_i_4_n_0\
    );
\vol0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(6),
      I1 => \v[0][env_vol]\(7),
      O => \vol0_carry__0_i_1_n_0\
    );
\vol0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(5),
      I1 => \v[0][env_vol]\(6),
      O => \vol0_carry__0_i_2_n_0\
    );
\vol0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(4),
      I1 => \v[0][env_vol]\(5),
      O => \vol0_carry__0_i_3_n_0\
    );
\vol0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(3),
      I1 => \v[0][env_vol]\(4),
      O => \vol0_carry__0_i_4_n_0\
    );
vol0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v[0][env_vol]\(1),
      O => vol0_carry_i_1_n_0
    );
vol0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => vol0_carry_i_2_n_0
    );
vol0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(2),
      I1 => \v[0][env_vol]\(3),
      O => vol0_carry_i_3_n_0
    );
vol0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[0][env_vol]\(1),
      I1 => \v[0][env_vol]\(2),
      O => vol0_carry_i_4_n_0
    );
vol0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \v[0][env_vol]\(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => vol0_carry_i_5_n_0
    );
vol0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \v[0][env_vol]\(0),
      O => vol0_carry_i_6_n_0
    );
vol_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol_next1_carry_n_0,
      CO(2) => vol_next1_carry_n_1,
      CO(1) => vol_next1_carry_n_2,
      CO(0) => vol_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vol_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => vol_next1_carry_i_1_n_0,
      S(2) => vol_next1_carry_i_2_n_0,
      S(1) => vol_next1_carry_i_3_n_0,
      S(0) => vol_next1_carry_i_4_n_0
    );
\vol_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol_next1_carry_n_0,
      CO(3 downto 1) => \NLW_vol_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next11_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \vol_next1_carry__0_i_1_n_0\
    );
\vol_next1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \vol_next1_carry__0_i_2_n_0\,
      I1 => Q(1),
      I2 => p_1_in(11),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_1_n_0\
    );
\vol_next1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_2_n_0\
    );
vol_next1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => vol_next1_carry_i_5_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => p_1_in(8),
      O => vol_next1_carry_i_1_n_0
    );
vol_next1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => vol_next1_carry_i_6_n_0,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_1_in(5),
      I5 => Q(2),
      O => vol_next1_carry_i_2_n_0
    );
vol_next1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => vol_next1_carry_i_7_n_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => p_1_in(2),
      I4 => Q(1),
      I5 => Q(2),
      O => vol_next1_carry_i_3_n_0
    );
vol_next1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => vol_next1_carry_i_8_n_0,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => vol_next1_carry_i_4_n_0
    );
vol_next1_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => vol_next1_carry_i_5_n_0
    );
vol_next1_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => vol_next1_carry_i_6_n_0
    );
vol_next1_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => vol_next1_carry_i_7_n_0
    );
vol_next1_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => vol_next1_carry_i_8_n_0
    );
\vol_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vol_next1_inferred__0/i__carry_n_0\,
      CO(2) => \vol_next1_inferred__0/i__carry_n_1\,
      CO(1) => \vol_next1_inferred__0/i__carry_n_2\,
      CO(0) => \vol_next1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\vol_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vol_next1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__4_n_0\
    );
\vol_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(0),
      Q => \v[0][env_vol]\(0),
      R => c64_reset
    );
\vol_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(1),
      Q => \v[0][env_vol]\(1),
      R => c64_reset
    );
\vol_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(2),
      Q => \v[0][env_vol]\(2),
      R => c64_reset
    );
\vol_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(3),
      Q => \v[0][env_vol]\(3),
      R => c64_reset
    );
\vol_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(4),
      Q => \v[0][env_vol]\(4),
      R => c64_reset
    );
\vol_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(5),
      Q => \v[0][env_vol]\(5),
      R => c64_reset
    );
\vol_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(6),
      Q => \v[0][env_vol]\(6),
      R => c64_reset
    );
\vol_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(7),
      Q => \v[0][env_vol]\(7),
      R => c64_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_env_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    c64_reset : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_1__6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_next1_carry__0_i_1__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out1_i_15__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_1_mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_env_12 : entity is "sid_env";
end design_1_block_test_0_1_sid_env_12;

architecture STRUCTURE of design_1_block_test_0_1_sid_env_12 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \exp_counter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal exp_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_8__1_n_0\ : STD_LOGIC;
  signal exp_period_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period_reg_n_0_[0]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[1]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[3]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[4]\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \lfsr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_4__1_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_5__1_n_0\ : STD_LOGIC;
  signal \lfsr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \lfsr[9]_i_1__1_n_0\ : STD_LOGIC;
  signal lfsr_next : STD_LOGIC;
  signal \lfsr_reg_n_0_[0]\ : STD_LOGIC;
  signal \out1_i_14__1_n_0\ : STD_LOGIC;
  signal \out1_i_15__1_n_0\ : STD_LOGIC;
  signal \out1_i_16__1_n_0\ : STD_LOGIC;
  signal \out1_i_27__1_n_0\ : STD_LOGIC;
  signal \out1_i_28__1_n_0\ : STD_LOGIC;
  signal \out1_i_29__1_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal state_next1 : STD_LOGIC;
  signal \state_next1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_8__1_n_0\ : STD_LOGIC;
  signal state_next1_carry_n_0 : STD_LOGIC;
  signal state_next1_carry_n_1 : STD_LOGIC;
  signal state_next1_carry_n_2 : STD_LOGIC;
  signal state_next1_carry_n_3 : STD_LOGIC;
  signal \v[2][env_vol]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vol0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_n_1\ : STD_LOGIC;
  signal \vol0_carry__0_n_2\ : STD_LOGIC;
  signal \vol0_carry__0_n_3\ : STD_LOGIC;
  signal \vol0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal vol0_carry_n_0 : STD_LOGIC;
  signal vol0_carry_n_1 : STD_LOGIC;
  signal vol0_carry_n_2 : STD_LOGIC;
  signal vol0_carry_n_3 : STD_LOGIC;
  signal vol_next1 : STD_LOGIC;
  signal vol_next11_out : STD_LOGIC;
  signal \vol_next1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_8__1_n_0\ : STD_LOGIC;
  signal vol_next1_carry_n_0 : STD_LOGIC;
  signal vol_next1_carry_n_1 : STD_LOGIC;
  signal vol_next1_carry_n_2 : STD_LOGIC;
  signal vol_next1_carry_n_3 : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal NLW_state_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vol_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_3__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_4__1\ : label is "soft_lutpair216";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute SOFT_HLUTNM of \exp_counter[1]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \exp_counter[2]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \exp_counter[3]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \exp_counter[4]_i_2__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \exp_period[0]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \exp_period[1]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \exp_period[3]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \exp_period[4]_i_2__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \exp_period[4]_i_3__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \exp_period[4]_i_5__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \exp_period[4]_i_6__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \exp_period[4]_i_7__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \exp_period[4]_i_8__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \lfsr[14]_i_5__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \lfsr[7]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \out1_i_27__1\ : label is "soft_lutpair217";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of state_next1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_next1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of vol0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of vol_next1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F3B2B2B3B3B2B2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__1_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAA8A8EEEEA8A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__1_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CC4040C8C84040"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__1_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[2]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \v[2][env_vol]\(3),
      I1 => \v[2][env_vol]\(7),
      I2 => \v[2][env_vol]\(6),
      I3 => \v[2][env_vol]\(2),
      I4 => \FSM_onehot_state[2]_i_3__1_n_0\,
      I5 => \FSM_onehot_state[2]_i_4__1_n_0\,
      O => \FSM_onehot_state[2]_i_2__1_n_0\
    );
\FSM_onehot_state[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[2][env_vol]\(5),
      I1 => \v[2][env_vol]\(1),
      O => \FSM_onehot_state[2]_i_3__1_n_0\
    );
\FSM_onehot_state[2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[2][env_vol]\(0),
      I1 => \v[2][env_vol]\(4),
      O => \FSM_onehot_state[2]_i_4__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => c64_reset
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => c64_reset
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exp_counter_reg(0),
      O => \p_0_in__2\(0)
    );
\exp_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      O => \p_0_in__2\(1)
    );
\exp_counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(2),
      O => \p_0_in__2\(2)
    );
\exp_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => exp_counter_reg(2),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(0),
      I3 => exp_counter_reg(3),
      O => \p_0_in__2\(3)
    );
\exp_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => exp_counter_reg(4),
      I1 => \exp_period_reg_n_0_[4]\,
      I2 => exp_counter_reg(0),
      I3 => \exp_period_reg_n_0_[0]\,
      I4 => \exp_counter[4]_i_3__1_n_0\,
      I5 => c64_reset,
      O => \exp_counter[4]_i_1__1_n_0\
    );
\exp_counter[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(0),
      I2 => exp_counter_reg(1),
      I3 => exp_counter_reg(2),
      I4 => exp_counter_reg(4),
      O => \p_0_in__2\(4)
    );
\exp_counter[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \exp_period_reg_n_0_[3]\,
      I1 => exp_counter_reg(3),
      I2 => \exp_period_reg_n_0_[1]\,
      I3 => exp_counter_reg(1),
      I4 => exp_counter_reg(2),
      I5 => \exp_period_reg_n_0_[2]\,
      O => \exp_counter[4]_i_3__1_n_0\
    );
\exp_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__2\(0),
      Q => exp_counter_reg(0),
      R => \exp_counter[4]_i_1__1_n_0\
    );
\exp_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__2\(1),
      Q => exp_counter_reg(1),
      R => \exp_counter[4]_i_1__1_n_0\
    );
\exp_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__2\(2),
      Q => exp_counter_reg(2),
      R => \exp_counter[4]_i_1__1_n_0\
    );
\exp_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__2\(3),
      Q => exp_counter_reg(3),
      R => \exp_counter[4]_i_1__1_n_0\
    );
\exp_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__2\(4),
      Q => exp_counter_reg(4),
      R => \exp_counter[4]_i_1__1_n_0\
    );
\exp_period[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \v[2][env_vol]\(7),
      I1 => \v[2][env_vol]\(2),
      I2 => \v[2][env_vol]\(0),
      I3 => \v[2][env_vol]\(4),
      O => exp_period_next(0)
    );
\exp_period[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => \v[2][env_vol]\(4),
      I1 => \v[2][env_vol]\(3),
      I2 => \v[2][env_vol]\(1),
      I3 => \v[2][env_vol]\(2),
      O => exp_period_next(1)
    );
\exp_period[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v[2][env_vol]\(2),
      I1 => \v[2][env_vol]\(3),
      O => exp_period_next(2)
    );
\exp_period[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \v[2][env_vol]\(5),
      I1 => \v[2][env_vol]\(3),
      I2 => \v[2][env_vol]\(2),
      I3 => \v[2][env_vol]\(4),
      O => exp_period_next(3)
    );
\exp_period[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFCCCCEEEFCCCC"
    )
        port map (
      I0 => \exp_period[4]_i_3__1_n_0\,
      I1 => \exp_period[4]_i_4__1_n_0\,
      I2 => \v[2][env_vol]\(1),
      I3 => \exp_period[4]_i_5__1_n_0\,
      I4 => \exp_period[4]_i_6__1_n_0\,
      I5 => \exp_period[4]_i_7__1_n_0\,
      O => \exp_period[4]_i_1__1_n_0\
    );
\exp_period[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \v[2][env_vol]\(6),
      I1 => \v[2][env_vol]\(5),
      I2 => \v[2][env_vol]\(2),
      O => exp_period_next(4)
    );
\exp_period[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \v[2][env_vol]\(0),
      I1 => \v[2][env_vol]\(5),
      I2 => \v[2][env_vol]\(1),
      I3 => \v[2][env_vol]\(3),
      I4 => \v[2][env_vol]\(2),
      O => \exp_period[4]_i_3__1_n_0\
    );
\exp_period[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000004"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4__1_n_0\,
      I1 => \v[2][env_vol]\(3),
      I2 => \exp_period[4]_i_8__1_n_0\,
      I3 => \v[2][env_vol]\(7),
      I4 => \v[2][env_vol]\(5),
      I5 => \v[2][env_vol]\(1),
      O => \exp_period[4]_i_4__1_n_0\
    );
\exp_period[4]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \v[2][env_vol]\(2),
      I1 => \v[2][env_vol]\(0),
      I2 => \v[2][env_vol]\(4),
      I3 => \v[2][env_vol]\(3),
      O => \exp_period[4]_i_5__1_n_0\
    );
\exp_period[4]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \v[2][env_vol]\(4),
      I1 => \v[2][env_vol]\(5),
      I2 => \v[2][env_vol]\(7),
      I3 => \v[2][env_vol]\(6),
      O => \exp_period[4]_i_6__1_n_0\
    );
\exp_period[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0400"
    )
        port map (
      I0 => \v[2][env_vol]\(5),
      I1 => \v[2][env_vol]\(3),
      I2 => \v[2][env_vol]\(0),
      I3 => \v[2][env_vol]\(4),
      I4 => \v[2][env_vol]\(2),
      O => \exp_period[4]_i_7__1_n_0\
    );
\exp_period[4]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[2][env_vol]\(6),
      I1 => \v[2][env_vol]\(2),
      O => \exp_period[4]_i_8__1_n_0\
    );
\exp_period_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__1_n_0\,
      D => exp_period_next(0),
      Q => \exp_period_reg_n_0_[0]\,
      S => c64_reset
    );
\exp_period_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__1_n_0\,
      D => exp_period_next(1),
      Q => \exp_period_reg_n_0_[1]\,
      R => c64_reset
    );
\exp_period_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__1_n_0\,
      D => exp_period_next(2),
      Q => \exp_period_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_period_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__1_n_0\,
      D => exp_period_next(3),
      Q => \exp_period_reg_n_0_[3]\,
      R => c64_reset
    );
\exp_period_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__1_n_0\,
      D => exp_period_next(4),
      Q => \exp_period_reg_n_0_[4]\,
      R => c64_reset
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \i__carry__0_i_2__5_n_0\,
      I1 => \i__carry__0_i_1__6_0\(1),
      I2 => p_1_in(11),
      I3 => \i__carry__0_i_1__6_0\(0),
      I4 => \i__carry__0_i_1__6_0\(3),
      I5 => \i__carry__0_i_1__6_0\(2),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => \i__carry__0_i_1__6_0\(1),
      I4 => \i__carry__0_i_1__6_0\(3),
      I5 => \i__carry__0_i_1__6_0\(2),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \i__carry_i_5__1_n_0\,
      I1 => \i__carry__0_i_1__6_0\(1),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => \i__carry__0_i_1__6_0\(2),
      I4 => \i__carry__0_i_1__6_0\(3),
      I5 => p_1_in(8),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \i__carry_i_6__1_n_0\,
      I1 => \i__carry__0_i_1__6_0\(3),
      I2 => \i__carry__0_i_1__6_0\(1),
      I3 => \i__carry__0_i_1__6_0\(0),
      I4 => p_1_in(5),
      I5 => \i__carry__0_i_1__6_0\(2),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \i__carry_i_7__1_n_0\,
      I1 => \i__carry__0_i_1__6_0\(3),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => p_1_in(2),
      I4 => \i__carry__0_i_1__6_0\(1),
      I5 => \i__carry__0_i_1__6_0\(2),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \i__carry_i_8__1_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \i__carry__0_i_1__6_0\(3),
      I3 => \i__carry__0_i_1__6_0\(2),
      I4 => \i__carry__0_i_1__6_0\(1),
      I5 => \i__carry__0_i_1__6_0\(0),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => \i__carry__0_i_1__6_0\(1),
      I4 => \i__carry__0_i_1__6_0\(3),
      I5 => \i__carry__0_i_1__6_0\(2),
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => \i__carry__0_i_1__6_0\(3),
      I4 => \i__carry__0_i_1__6_0\(2),
      I5 => \i__carry__0_i_1__6_0\(1),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \i__carry__0_i_1__6_0\(0),
      I3 => \i__carry__0_i_1__6_0\(3),
      I4 => \i__carry__0_i_1__6_0\(2),
      I5 => \i__carry__0_i_1__6_0\(1),
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \i__carry__0_i_1__6_0\(3),
      I3 => \i__carry__0_i_1__6_0\(2),
      I4 => \i__carry__0_i_1__6_0\(0),
      I5 => \i__carry__0_i_1__6_0\(1),
      O => \i__carry_i_8__1_n_0\
    );
\lfsr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[0]_i_1__1_n_0\
    );
\lfsr[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[10]_i_1__1_n_0\
    );
\lfsr[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[11]_i_1__1_n_0\
    );
\lfsr[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[12]_i_1__1_n_0\
    );
\lfsr[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[13]_i_1__1_n_0\
    );
\lfsr[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => vol_next1,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next11_out,
      I5 => \lfsr[14]_i_3__1_n_0\,
      O => lfsr_next
    );
\lfsr[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEFFFEAAAA"
    )
        port map (
      I0 => \lfsr[14]_i_4__1_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => \lfsr_reg_n_0_[0]\,
      O => \lfsr[14]_i_2__1_n_0\
    );
\lfsr[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(4),
      I2 => \lfsr[14]_i_5__1_n_0\,
      I3 => exp_counter_reg(0),
      I4 => exp_counter_reg(1),
      I5 => exp_counter_reg(2),
      O => \lfsr[14]_i_3__1_n_0\
    );
\lfsr[14]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => state_next1,
      I2 => vol_next11_out,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next1,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \lfsr[14]_i_4__1_n_0\
    );
\lfsr[14]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \lfsr[14]_i_5__1_n_0\
    );
\lfsr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[1]_i_1__1_n_0\
    );
\lfsr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[2]_i_1__1_n_0\
    );
\lfsr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[3]_i_1__1_n_0\
    );
\lfsr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[4]_i_1__1_n_0\
    );
\lfsr[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[5]_i_1__1_n_0\
    );
\lfsr[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[6]_i_1__1_n_0\
    );
\lfsr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[7]_i_1__1_n_0\
    );
\lfsr[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[8]_i_1__1_n_0\
    );
\lfsr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__1_n_0\,
      O => \lfsr[9]_i_1__1_n_0\
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[0]_i_1__1_n_0\,
      Q => \lfsr_reg_n_0_[0]\,
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[10]_i_1__1_n_0\,
      Q => p_1_in(9),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[11]_i_1__1_n_0\,
      Q => p_1_in(10),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[12]_i_1__1_n_0\,
      Q => p_1_in(11),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[13]_i_1__1_n_0\,
      Q => p_1_in(12),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[14]_i_2__1_n_0\,
      Q => p_1_in(13),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[1]_i_1__1_n_0\,
      Q => p_1_in(0),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[2]_i_1__1_n_0\,
      Q => p_1_in(1),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[3]_i_1__1_n_0\,
      Q => p_1_in(2),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[4]_i_1__1_n_0\,
      Q => p_1_in(3),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[5]_i_1__1_n_0\,
      Q => p_1_in(4),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[6]_i_1__1_n_0\,
      Q => p_1_in(5),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[7]_i_1__1_n_0\,
      Q => p_1_in(6),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[8]_i_1__1_n_0\,
      Q => p_1_in(7),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[9]_i_1__1_n_0\,
      Q => p_1_in(8),
      S => c64_reset
    );
\out1_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \out1_i_27__1_n_0\,
      I3 => \FSM_onehot_state[2]_i_2__1_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \out1_i_14__1_n_0\
    );
\out1_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => vol_next11_out,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \out1_i_28__1_n_0\,
      I3 => \out1_i_29__1_n_0\,
      O => \out1_i_15__1_n_0\
    );
\out1_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \out1_i_16__1_n_0\
    );
\out1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFF0FFF0"
    )
        port map (
      I0 => \v[2][env_vol]\(1),
      I1 => \v[2][env_vol]\(5),
      I2 => \out1_i_14__1_n_0\,
      I3 => \out1_i_15__1_n_0\,
      I4 => \exp_period[4]_i_5__1_n_0\,
      I5 => \out1_i_16__1_n_0\,
      O => \^e\(0)
    );
\out1_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v[2][env_vol]\(7),
      I1 => \v[2][env_vol]\(6),
      O => \out1_i_27__1_n_0\
    );
\out1_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[2][env_vol]\(4),
      I1 => \v[2][env_vol]\(0),
      I2 => \out1_i_15__1_0\(0),
      I3 => \v[2][env_vol]\(1),
      I4 => \v[2][env_vol]\(5),
      I5 => \out1_i_15__1_0\(1),
      O => \out1_i_28__1_n_0\
    );
\out1_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[2][env_vol]\(7),
      I1 => \v[2][env_vol]\(3),
      I2 => \out1_i_15__1_0\(3),
      I3 => \v[2][env_vol]\(2),
      I4 => \v[2][env_vol]\(6),
      I5 => \out1_i_15__1_0\(2),
      O => \out1_i_29__1_n_0\
    );
state_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_next1_carry_n_0,
      CO(2) => state_next1_carry_n_1,
      CO(1) => state_next1_carry_n_2,
      CO(0) => state_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state_next1_carry_i_1__1_n_0\,
      S(2) => \state_next1_carry_i_2__1_n_0\,
      S(1) => \state_next1_carry_i_3__1_n_0\,
      S(0) => \state_next1_carry_i_4__1_n_0\
    );
\state_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_next1_carry_n_0,
      CO(3 downto 1) => \NLW_state_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state_next1_carry__0_i_1__1_n_0\
    );
\state_next1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \state_next1_carry__0_i_2__1_n_0\,
      I1 => \state_next1_carry__0_i_1__1_0\(1),
      I2 => p_1_in(11),
      I3 => \state_next1_carry__0_i_1__1_0\(0),
      I4 => \state_next1_carry__0_i_1__1_0\(3),
      I5 => \state_next1_carry__0_i_1__1_0\(2),
      O => \state_next1_carry__0_i_1__1_n_0\
    );
\state_next1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => \state_next1_carry__0_i_1__1_0\(1),
      I4 => \state_next1_carry__0_i_1__1_0\(3),
      I5 => \state_next1_carry__0_i_1__1_0\(2),
      O => \state_next1_carry__0_i_2__1_n_0\
    );
\state_next1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \state_next1_carry_i_5__1_n_0\,
      I1 => \state_next1_carry__0_i_1__1_0\(1),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => \state_next1_carry__0_i_1__1_0\(2),
      I4 => \state_next1_carry__0_i_1__1_0\(3),
      I5 => p_1_in(8),
      O => \state_next1_carry_i_1__1_n_0\
    );
\state_next1_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \state_next1_carry_i_6__1_n_0\,
      I1 => \state_next1_carry__0_i_1__1_0\(3),
      I2 => \state_next1_carry__0_i_1__1_0\(1),
      I3 => \state_next1_carry__0_i_1__1_0\(0),
      I4 => p_1_in(5),
      I5 => \state_next1_carry__0_i_1__1_0\(2),
      O => \state_next1_carry_i_2__1_n_0\
    );
\state_next1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \state_next1_carry_i_7__1_n_0\,
      I1 => \state_next1_carry__0_i_1__1_0\(3),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => p_1_in(2),
      I4 => \state_next1_carry__0_i_1__1_0\(1),
      I5 => \state_next1_carry__0_i_1__1_0\(2),
      O => \state_next1_carry_i_3__1_n_0\
    );
\state_next1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \state_next1_carry_i_8__1_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \state_next1_carry__0_i_1__1_0\(3),
      I3 => \state_next1_carry__0_i_1__1_0\(2),
      I4 => \state_next1_carry__0_i_1__1_0\(1),
      I5 => \state_next1_carry__0_i_1__1_0\(0),
      O => \state_next1_carry_i_4__1_n_0\
    );
\state_next1_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => \state_next1_carry__0_i_1__1_0\(1),
      I4 => \state_next1_carry__0_i_1__1_0\(3),
      I5 => \state_next1_carry__0_i_1__1_0\(2),
      O => \state_next1_carry_i_5__1_n_0\
    );
\state_next1_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => \state_next1_carry__0_i_1__1_0\(3),
      I4 => \state_next1_carry__0_i_1__1_0\(2),
      I5 => \state_next1_carry__0_i_1__1_0\(1),
      O => \state_next1_carry_i_6__1_n_0\
    );
\state_next1_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \state_next1_carry__0_i_1__1_0\(0),
      I3 => \state_next1_carry__0_i_1__1_0\(3),
      I4 => \state_next1_carry__0_i_1__1_0\(2),
      I5 => \state_next1_carry__0_i_1__1_0\(1),
      O => \state_next1_carry_i_7__1_n_0\
    );
\state_next1_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \state_next1_carry__0_i_1__1_0\(3),
      I3 => \state_next1_carry__0_i_1__1_0\(2),
      I4 => \state_next1_carry__0_i_1__1_0\(0),
      I5 => \state_next1_carry__0_i_1__1_0\(1),
      O => \state_next1_carry_i_8__1_n_0\
    );
vol0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol0_carry_n_0,
      CO(2) => vol0_carry_n_1,
      CO(1) => vol0_carry_n_2,
      CO(0) => vol0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \v[2][env_vol]\(2 downto 1),
      DI(1) => \vol0_carry_i_1__1_n_0\,
      DI(0) => \vol0_carry_i_2__1_n_0\,
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \vol0_carry_i_3__1_n_0\,
      S(2) => \vol0_carry_i_4__1_n_0\,
      S(1) => \vol0_carry_i_5__1_n_0\,
      S(0) => \vol0_carry_i_6__1_n_0\
    );
\vol0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol0_carry_n_0,
      CO(3) => \NLW_vol0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \vol0_carry__0_n_1\,
      CO(1) => \vol0_carry__0_n_2\,
      CO(0) => \vol0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[2][env_vol]\(5 downto 3),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \vol0_carry__0_i_1__1_n_0\,
      S(2) => \vol0_carry__0_i_2__1_n_0\,
      S(1) => \vol0_carry__0_i_3__1_n_0\,
      S(0) => \vol0_carry__0_i_4__1_n_0\
    );
\vol0_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(6),
      I1 => \v[2][env_vol]\(7),
      O => \vol0_carry__0_i_1__1_n_0\
    );
\vol0_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(5),
      I1 => \v[2][env_vol]\(6),
      O => \vol0_carry__0_i_2__1_n_0\
    );
\vol0_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(4),
      I1 => \v[2][env_vol]\(5),
      O => \vol0_carry__0_i_3__1_n_0\
    );
\vol0_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(3),
      I1 => \v[2][env_vol]\(4),
      O => \vol0_carry__0_i_4__1_n_0\
    );
\vol0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v[2][env_vol]\(1),
      O => \vol0_carry_i_1__1_n_0\
    );
\vol0_carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \vol0_carry_i_2__1_n_0\
    );
\vol0_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(2),
      I1 => \v[2][env_vol]\(3),
      O => \vol0_carry_i_3__1_n_0\
    );
\vol0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[2][env_vol]\(1),
      I1 => \v[2][env_vol]\(2),
      O => \vol0_carry_i_4__1_n_0\
    );
\vol0_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \v[2][env_vol]\(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \vol0_carry_i_5__1_n_0\
    );
\vol0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \v[2][env_vol]\(0),
      O => \vol0_carry_i_6__1_n_0\
    );
vol_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol_next1_carry_n_0,
      CO(2) => vol_next1_carry_n_1,
      CO(1) => vol_next1_carry_n_2,
      CO(0) => vol_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vol_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \vol_next1_carry_i_1__1_n_0\,
      S(2) => \vol_next1_carry_i_2__1_n_0\,
      S(1) => \vol_next1_carry_i_3__1_n_0\,
      S(0) => \vol_next1_carry_i_4__1_n_0\
    );
\vol_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol_next1_carry_n_0,
      CO(3 downto 1) => \NLW_vol_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next11_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \vol_next1_carry__0_i_1__1_n_0\
    );
\vol_next1_carry__0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \vol_next1_carry__0_i_2__1_n_0\,
      I1 => Q(1),
      I2 => p_1_in(11),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_1__1_n_0\
    );
\vol_next1_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_2__1_n_0\
    );
\vol_next1_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \vol_next1_carry_i_5__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => p_1_in(8),
      O => \vol_next1_carry_i_1__1_n_0\
    );
\vol_next1_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \vol_next1_carry_i_6__1_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_1_in(5),
      I5 => Q(2),
      O => \vol_next1_carry_i_2__1_n_0\
    );
\vol_next1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \vol_next1_carry_i_7__1_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => p_1_in(2),
      I4 => Q(1),
      I5 => Q(2),
      O => \vol_next1_carry_i_3__1_n_0\
    );
\vol_next1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \vol_next1_carry_i_8__1_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \vol_next1_carry_i_4__1_n_0\
    );
\vol_next1_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry_i_5__1_n_0\
    );
\vol_next1_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \vol_next1_carry_i_6__1_n_0\
    );
\vol_next1_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \vol_next1_carry_i_7__1_n_0\
    );
\vol_next1_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \vol_next1_carry_i_8__1_n_0\
    );
\vol_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vol_next1_inferred__0/i__carry_n_0\,
      CO(2) => \vol_next1_inferred__0/i__carry_n_1\,
      CO(1) => \vol_next1_inferred__0/i__carry_n_2\,
      CO(0) => \vol_next1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\vol_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vol_next1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__6_n_0\
    );
\vol_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(0),
      Q => \v[2][env_vol]\(0),
      R => c64_reset
    );
\vol_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(1),
      Q => \v[2][env_vol]\(1),
      R => c64_reset
    );
\vol_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(2),
      Q => \v[2][env_vol]\(2),
      R => c64_reset
    );
\vol_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(3),
      Q => \v[2][env_vol]\(3),
      R => c64_reset
    );
\vol_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(4),
      Q => \v[2][env_vol]\(4),
      R => c64_reset
    );
\vol_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(5),
      Q => \v[2][env_vol]\(5),
      R => c64_reset
    );
\vol_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(6),
      Q => \v[2][env_vol]\(6),
      R => c64_reset
    );
\vol_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(7),
      Q => \v[2][env_vol]\(7),
      R => c64_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_env_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    c64_reset : in STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i__carry__0_i_1__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_next1_carry__0_i_1__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out1_i_15__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_1_mhz : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_env_9 : entity is "sid_env";
end design_1_block_test_0_1_sid_env_9;

architecture STRUCTURE of design_1_block_test_0_1_sid_env_9 is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \exp_counter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal exp_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \exp_period[4]_i_8__0_n_0\ : STD_LOGIC;
  signal exp_period_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \exp_period_reg_n_0_[0]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[1]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[3]\ : STD_LOGIC;
  signal \exp_period_reg_n_0_[4]\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \lfsr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \lfsr[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \lfsr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \lfsr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal lfsr_next : STD_LOGIC;
  signal \lfsr_reg_n_0_[0]\ : STD_LOGIC;
  signal \out1_i_14__0_n_0\ : STD_LOGIC;
  signal \out1_i_15__0_n_0\ : STD_LOGIC;
  signal \out1_i_16__0_n_0\ : STD_LOGIC;
  signal \out1_i_27__0_n_0\ : STD_LOGIC;
  signal \out1_i_28__0_n_0\ : STD_LOGIC;
  signal \out1_i_29__0_n_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal state_next1 : STD_LOGIC;
  signal \state_next1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \state_next1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal state_next1_carry_n_0 : STD_LOGIC;
  signal state_next1_carry_n_1 : STD_LOGIC;
  signal state_next1_carry_n_2 : STD_LOGIC;
  signal state_next1_carry_n_3 : STD_LOGIC;
  signal \v[1][env_vol]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vol0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \vol0_carry__0_n_1\ : STD_LOGIC;
  signal \vol0_carry__0_n_2\ : STD_LOGIC;
  signal \vol0_carry__0_n_3\ : STD_LOGIC;
  signal \vol0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \vol0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal vol0_carry_n_0 : STD_LOGIC;
  signal vol0_carry_n_1 : STD_LOGIC;
  signal vol0_carry_n_2 : STD_LOGIC;
  signal vol0_carry_n_3 : STD_LOGIC;
  signal vol_next1 : STD_LOGIC;
  signal vol_next11_out : STD_LOGIC;
  signal \vol_next1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \vol_next1_carry_i_8__0_n_0\ : STD_LOGIC;
  signal vol_next1_carry_n_0 : STD_LOGIC;
  signal vol_next1_carry_n_1 : STD_LOGIC;
  signal vol_next1_carry_n_2 : STD_LOGIC;
  signal vol_next1_carry_n_3 : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \vol_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal NLW_state_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_state_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_vol_next1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_3__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_4__0\ : label is "soft_lutpair207";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "ATTACK:010,DECAY_SUSTAIN:100,RELEASE:001";
  attribute SOFT_HLUTNM of \exp_counter[1]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \exp_counter[2]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \exp_counter[3]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \exp_counter[4]_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \exp_period[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \exp_period[1]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \exp_period[3]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \exp_period[4]_i_2__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \exp_period[4]_i_3__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \exp_period[4]_i_5__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \exp_period[4]_i_6__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \exp_period[4]_i_7__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \exp_period[4]_i_8__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \lfsr[14]_i_5__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \lfsr[7]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \out1_i_27__0\ : label is "soft_lutpair208";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of state_next1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \state_next1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of vol0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of vol_next1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \vol_next1_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B3F3B2B2B3B3B2B2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAA8A8EEEEA8A8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8CC4040C8C84040"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[0]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \v[1][env_vol]\(3),
      I1 => \v[1][env_vol]\(7),
      I2 => \v[1][env_vol]\(6),
      I3 => \v[1][env_vol]\(2),
      I4 => \FSM_onehot_state[2]_i_3__0_n_0\,
      I5 => \FSM_onehot_state[2]_i_4__0_n_0\,
      O => \FSM_onehot_state[2]_i_2__0_n_0\
    );
\FSM_onehot_state[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[1][env_vol]\(5),
      I1 => \v[1][env_vol]\(1),
      O => \FSM_onehot_state[2]_i_3__0_n_0\
    );
\FSM_onehot_state[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[1][env_vol]\(0),
      I1 => \v[1][env_vol]\(4),
      O => \FSM_onehot_state[2]_i_4__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => c64_reset
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => c64_reset
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => exp_counter_reg(0),
      O => \p_0_in__1\(0)
    );
\exp_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      O => \p_0_in__1\(1)
    );
\exp_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => exp_counter_reg(0),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(2),
      O => \p_0_in__1\(2)
    );
\exp_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => exp_counter_reg(2),
      I1 => exp_counter_reg(1),
      I2 => exp_counter_reg(0),
      I3 => exp_counter_reg(3),
      O => \p_0_in__1\(3)
    );
\exp_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => exp_counter_reg(4),
      I1 => \exp_period_reg_n_0_[4]\,
      I2 => exp_counter_reg(0),
      I3 => \exp_period_reg_n_0_[0]\,
      I4 => \exp_counter[4]_i_3__0_n_0\,
      I5 => c64_reset,
      O => \exp_counter[4]_i_1__0_n_0\
    );
\exp_counter[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(0),
      I2 => exp_counter_reg(1),
      I3 => exp_counter_reg(2),
      I4 => exp_counter_reg(4),
      O => \p_0_in__1\(4)
    );
\exp_counter[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \exp_period_reg_n_0_[3]\,
      I1 => exp_counter_reg(3),
      I2 => \exp_period_reg_n_0_[1]\,
      I3 => exp_counter_reg(1),
      I4 => exp_counter_reg(2),
      I5 => \exp_period_reg_n_0_[2]\,
      O => \exp_counter[4]_i_3__0_n_0\
    );
\exp_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => exp_counter_reg(0),
      R => \exp_counter[4]_i_1__0_n_0\
    );
\exp_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => exp_counter_reg(1),
      R => \exp_counter[4]_i_1__0_n_0\
    );
\exp_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => exp_counter_reg(2),
      R => \exp_counter[4]_i_1__0_n_0\
    );
\exp_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => exp_counter_reg(3),
      R => \exp_counter[4]_i_1__0_n_0\
    );
\exp_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => exp_counter_reg(4),
      R => \exp_counter[4]_i_1__0_n_0\
    );
\exp_period[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \v[1][env_vol]\(7),
      I1 => \v[1][env_vol]\(2),
      I2 => \v[1][env_vol]\(0),
      I3 => \v[1][env_vol]\(4),
      O => exp_period_next(0)
    );
\exp_period[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => \v[1][env_vol]\(4),
      I1 => \v[1][env_vol]\(3),
      I2 => \v[1][env_vol]\(1),
      I3 => \v[1][env_vol]\(2),
      O => exp_period_next(1)
    );
\exp_period[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \v[1][env_vol]\(2),
      I1 => \v[1][env_vol]\(3),
      O => exp_period_next(2)
    );
\exp_period[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \v[1][env_vol]\(5),
      I1 => \v[1][env_vol]\(3),
      I2 => \v[1][env_vol]\(2),
      I3 => \v[1][env_vol]\(4),
      O => exp_period_next(3)
    );
\exp_period[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFCCCCEEEFCCCC"
    )
        port map (
      I0 => \exp_period[4]_i_3__0_n_0\,
      I1 => \exp_period[4]_i_4__0_n_0\,
      I2 => \v[1][env_vol]\(1),
      I3 => \exp_period[4]_i_5__0_n_0\,
      I4 => \exp_period[4]_i_6__0_n_0\,
      I5 => \exp_period[4]_i_7__0_n_0\,
      O => \exp_period[4]_i_1__0_n_0\
    );
\exp_period[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \v[1][env_vol]\(6),
      I1 => \v[1][env_vol]\(5),
      I2 => \v[1][env_vol]\(2),
      O => exp_period_next(4)
    );
\exp_period[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \v[1][env_vol]\(0),
      I1 => \v[1][env_vol]\(5),
      I2 => \v[1][env_vol]\(1),
      I3 => \v[1][env_vol]\(3),
      I4 => \v[1][env_vol]\(2),
      O => \exp_period[4]_i_3__0_n_0\
    );
\exp_period[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000004"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_4__0_n_0\,
      I1 => \v[1][env_vol]\(3),
      I2 => \exp_period[4]_i_8__0_n_0\,
      I3 => \v[1][env_vol]\(7),
      I4 => \v[1][env_vol]\(5),
      I5 => \v[1][env_vol]\(1),
      O => \exp_period[4]_i_4__0_n_0\
    );
\exp_period[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \v[1][env_vol]\(2),
      I1 => \v[1][env_vol]\(0),
      I2 => \v[1][env_vol]\(4),
      I3 => \v[1][env_vol]\(3),
      O => \exp_period[4]_i_5__0_n_0\
    );
\exp_period[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000B"
    )
        port map (
      I0 => \v[1][env_vol]\(4),
      I1 => \v[1][env_vol]\(5),
      I2 => \v[1][env_vol]\(7),
      I3 => \v[1][env_vol]\(6),
      O => \exp_period[4]_i_6__0_n_0\
    );
\exp_period[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0400"
    )
        port map (
      I0 => \v[1][env_vol]\(5),
      I1 => \v[1][env_vol]\(3),
      I2 => \v[1][env_vol]\(0),
      I3 => \v[1][env_vol]\(4),
      I4 => \v[1][env_vol]\(2),
      O => \exp_period[4]_i_7__0_n_0\
    );
\exp_period[4]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \v[1][env_vol]\(6),
      I1 => \v[1][env_vol]\(2),
      O => \exp_period[4]_i_8__0_n_0\
    );
\exp_period_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__0_n_0\,
      D => exp_period_next(0),
      Q => \exp_period_reg_n_0_[0]\,
      S => c64_reset
    );
\exp_period_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__0_n_0\,
      D => exp_period_next(1),
      Q => \exp_period_reg_n_0_[1]\,
      R => c64_reset
    );
\exp_period_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__0_n_0\,
      D => exp_period_next(2),
      Q => \exp_period_reg_n_0_[2]\,
      R => c64_reset
    );
\exp_period_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__0_n_0\,
      D => exp_period_next(3),
      Q => \exp_period_reg_n_0_[3]\,
      R => c64_reset
    );
\exp_period_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \exp_period[4]_i_1__0_n_0\,
      D => exp_period_next(4),
      Q => \exp_period_reg_n_0_[4]\,
      R => c64_reset
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \i__carry__0_i_2__4_n_0\,
      I1 => \i__carry__0_i_1__5_0\(1),
      I2 => p_1_in(11),
      I3 => \i__carry__0_i_1__5_0\(0),
      I4 => \i__carry__0_i_1__5_0\(3),
      I5 => \i__carry__0_i_1__5_0\(2),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => \i__carry__0_i_1__5_0\(1),
      I4 => \i__carry__0_i_1__5_0\(3),
      I5 => \i__carry__0_i_1__5_0\(2),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \i__carry_i_5__0_n_0\,
      I1 => \i__carry__0_i_1__5_0\(1),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => \i__carry__0_i_1__5_0\(2),
      I4 => \i__carry__0_i_1__5_0\(3),
      I5 => p_1_in(8),
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \i__carry_i_6__0_n_0\,
      I1 => \i__carry__0_i_1__5_0\(3),
      I2 => \i__carry__0_i_1__5_0\(1),
      I3 => \i__carry__0_i_1__5_0\(0),
      I4 => p_1_in(5),
      I5 => \i__carry__0_i_1__5_0\(2),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \i__carry_i_7__0_n_0\,
      I1 => \i__carry__0_i_1__5_0\(3),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => p_1_in(2),
      I4 => \i__carry__0_i_1__5_0\(1),
      I5 => \i__carry__0_i_1__5_0\(2),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \i__carry_i_8__0_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \i__carry__0_i_1__5_0\(3),
      I3 => \i__carry__0_i_1__5_0\(2),
      I4 => \i__carry__0_i_1__5_0\(1),
      I5 => \i__carry__0_i_1__5_0\(0),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => \i__carry__0_i_1__5_0\(1),
      I4 => \i__carry__0_i_1__5_0\(3),
      I5 => \i__carry__0_i_1__5_0\(2),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => \i__carry__0_i_1__5_0\(3),
      I4 => \i__carry__0_i_1__5_0\(2),
      I5 => \i__carry__0_i_1__5_0\(1),
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \i__carry__0_i_1__5_0\(0),
      I3 => \i__carry__0_i_1__5_0\(3),
      I4 => \i__carry__0_i_1__5_0\(2),
      I5 => \i__carry__0_i_1__5_0\(1),
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \i__carry__0_i_1__5_0\(3),
      I3 => \i__carry__0_i_1__5_0\(2),
      I4 => \i__carry__0_i_1__5_0\(0),
      I5 => \i__carry__0_i_1__5_0\(1),
      O => \i__carry_i_8__0_n_0\
    );
\lfsr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[0]_i_1__0_n_0\
    );
\lfsr[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(10),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[10]_i_1__0_n_0\
    );
\lfsr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(11),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[11]_i_1__0_n_0\
    );
\lfsr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(12),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[12]_i_1__0_n_0\
    );
\lfsr[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(13),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[13]_i_1__0_n_0\
    );
\lfsr[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => vol_next1,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next11_out,
      I5 => \lfsr[14]_i_3__0_n_0\,
      O => lfsr_next
    );
\lfsr[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFEFFFEAAAA"
    )
        port map (
      I0 => \lfsr[14]_i_4__0_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => p_1_in(0),
      I5 => \lfsr_reg_n_0_[0]\,
      O => \lfsr[14]_i_2__0_n_0\
    );
\lfsr[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => exp_counter_reg(3),
      I1 => exp_counter_reg(4),
      I2 => \lfsr[14]_i_5__0_n_0\,
      I3 => exp_counter_reg(0),
      I4 => exp_counter_reg(1),
      I5 => exp_counter_reg(2),
      O => \lfsr[14]_i_3__0_n_0\
    );
\lfsr[14]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => state_next1,
      I2 => vol_next11_out,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => vol_next1,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \lfsr[14]_i_4__0_n_0\
    );
\lfsr[14]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \lfsr[14]_i_5__0_n_0\
    );
\lfsr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[1]_i_1__0_n_0\
    );
\lfsr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[2]_i_1__0_n_0\
    );
\lfsr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[3]_i_1__0_n_0\
    );
\lfsr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[4]_i_1__0_n_0\
    );
\lfsr[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[5]_i_1__0_n_0\
    );
\lfsr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[6]_i_1__0_n_0\
    );
\lfsr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[7]_i_1__0_n_0\
    );
\lfsr[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[8]_i_1__0_n_0\
    );
\lfsr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => \lfsr[14]_i_4__0_n_0\,
      O => \lfsr[9]_i_1__0_n_0\
    );
\lfsr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[0]_i_1__0_n_0\,
      Q => \lfsr_reg_n_0_[0]\,
      S => c64_reset
    );
\lfsr_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[10]_i_1__0_n_0\,
      Q => p_1_in(9),
      S => c64_reset
    );
\lfsr_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[11]_i_1__0_n_0\,
      Q => p_1_in(10),
      S => c64_reset
    );
\lfsr_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[12]_i_1__0_n_0\,
      Q => p_1_in(11),
      S => c64_reset
    );
\lfsr_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[13]_i_1__0_n_0\,
      Q => p_1_in(12),
      S => c64_reset
    );
\lfsr_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[14]_i_2__0_n_0\,
      Q => p_1_in(13),
      S => c64_reset
    );
\lfsr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[1]_i_1__0_n_0\,
      Q => p_1_in(0),
      S => c64_reset
    );
\lfsr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[2]_i_1__0_n_0\,
      Q => p_1_in(1),
      S => c64_reset
    );
\lfsr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[3]_i_1__0_n_0\,
      Q => p_1_in(2),
      S => c64_reset
    );
\lfsr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[4]_i_1__0_n_0\,
      Q => p_1_in(3),
      S => c64_reset
    );
\lfsr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[5]_i_1__0_n_0\,
      Q => p_1_in(4),
      S => c64_reset
    );
\lfsr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[6]_i_1__0_n_0\,
      Q => p_1_in(5),
      S => c64_reset
    );
\lfsr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[7]_i_1__0_n_0\,
      Q => p_1_in(6),
      S => c64_reset
    );
\lfsr_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[8]_i_1__0_n_0\,
      Q => p_1_in(7),
      S => c64_reset
    );
\lfsr_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => clk_1_mhz,
      CE => lfsr_next,
      D => \lfsr[9]_i_1__0_n_0\,
      Q => p_1_in(8),
      S => c64_reset
    );
\out1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \out1_i_27__0_n_0\,
      I3 => \FSM_onehot_state[2]_i_2__0_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => state_next1,
      O => \out1_i_14__0_n_0\
    );
\out1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => vol_next11_out,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \out1_i_28__0_n_0\,
      I3 => \out1_i_29__0_n_0\,
      O => \out1_i_15__0_n_0\
    );
\out1_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vol_next1,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \out1_i_16__0_n_0\
    );
\out1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFF0FFF0"
    )
        port map (
      I0 => \v[1][env_vol]\(1),
      I1 => \v[1][env_vol]\(5),
      I2 => \out1_i_14__0_n_0\,
      I3 => \out1_i_15__0_n_0\,
      I4 => \exp_period[4]_i_5__0_n_0\,
      I5 => \out1_i_16__0_n_0\,
      O => \^e\(0)
    );
\out1_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \v[1][env_vol]\(7),
      I1 => \v[1][env_vol]\(6),
      O => \out1_i_27__0_n_0\
    );
\out1_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[1][env_vol]\(4),
      I1 => \v[1][env_vol]\(0),
      I2 => \out1_i_15__0_0\(0),
      I3 => \v[1][env_vol]\(1),
      I4 => \v[1][env_vol]\(5),
      I5 => \out1_i_15__0_0\(1),
      O => \out1_i_28__0_n_0\
    );
\out1_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \v[1][env_vol]\(7),
      I1 => \v[1][env_vol]\(3),
      I2 => \out1_i_15__0_0\(3),
      I3 => \v[1][env_vol]\(2),
      I4 => \v[1][env_vol]\(6),
      I5 => \out1_i_15__0_0\(2),
      O => \out1_i_29__0_n_0\
    );
state_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_next1_carry_n_0,
      CO(2) => state_next1_carry_n_1,
      CO(1) => state_next1_carry_n_2,
      CO(0) => state_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state_next1_carry_i_1__0_n_0\,
      S(2) => \state_next1_carry_i_2__0_n_0\,
      S(1) => \state_next1_carry_i_3__0_n_0\,
      S(0) => \state_next1_carry_i_4__0_n_0\
    );
\state_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_next1_carry_n_0,
      CO(3 downto 1) => \NLW_state_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => state_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \state_next1_carry__0_i_1__0_n_0\
    );
\state_next1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \state_next1_carry__0_i_2__0_n_0\,
      I1 => \state_next1_carry__0_i_1__0_0\(1),
      I2 => p_1_in(11),
      I3 => \state_next1_carry__0_i_1__0_0\(0),
      I4 => \state_next1_carry__0_i_1__0_0\(3),
      I5 => \state_next1_carry__0_i_1__0_0\(2),
      O => \state_next1_carry__0_i_1__0_n_0\
    );
\state_next1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => \state_next1_carry__0_i_1__0_0\(1),
      I4 => \state_next1_carry__0_i_1__0_0\(3),
      I5 => \state_next1_carry__0_i_1__0_0\(2),
      O => \state_next1_carry__0_i_2__0_n_0\
    );
\state_next1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \state_next1_carry_i_5__0_n_0\,
      I1 => \state_next1_carry__0_i_1__0_0\(1),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => \state_next1_carry__0_i_1__0_0\(2),
      I4 => \state_next1_carry__0_i_1__0_0\(3),
      I5 => p_1_in(8),
      O => \state_next1_carry_i_1__0_n_0\
    );
\state_next1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \state_next1_carry_i_6__0_n_0\,
      I1 => \state_next1_carry__0_i_1__0_0\(3),
      I2 => \state_next1_carry__0_i_1__0_0\(1),
      I3 => \state_next1_carry__0_i_1__0_0\(0),
      I4 => p_1_in(5),
      I5 => \state_next1_carry__0_i_1__0_0\(2),
      O => \state_next1_carry_i_2__0_n_0\
    );
\state_next1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \state_next1_carry_i_7__0_n_0\,
      I1 => \state_next1_carry__0_i_1__0_0\(3),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => p_1_in(2),
      I4 => \state_next1_carry__0_i_1__0_0\(1),
      I5 => \state_next1_carry__0_i_1__0_0\(2),
      O => \state_next1_carry_i_3__0_n_0\
    );
\state_next1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \state_next1_carry_i_8__0_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => \state_next1_carry__0_i_1__0_0\(3),
      I3 => \state_next1_carry__0_i_1__0_0\(2),
      I4 => \state_next1_carry__0_i_1__0_0\(1),
      I5 => \state_next1_carry__0_i_1__0_0\(0),
      O => \state_next1_carry_i_4__0_n_0\
    );
\state_next1_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => \state_next1_carry__0_i_1__0_0\(1),
      I4 => \state_next1_carry__0_i_1__0_0\(3),
      I5 => \state_next1_carry__0_i_1__0_0\(2),
      O => \state_next1_carry_i_5__0_n_0\
    );
\state_next1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => \state_next1_carry__0_i_1__0_0\(3),
      I4 => \state_next1_carry__0_i_1__0_0\(2),
      I5 => \state_next1_carry__0_i_1__0_0\(1),
      O => \state_next1_carry_i_6__0_n_0\
    );
\state_next1_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => \state_next1_carry__0_i_1__0_0\(0),
      I3 => \state_next1_carry__0_i_1__0_0\(3),
      I4 => \state_next1_carry__0_i_1__0_0\(2),
      I5 => \state_next1_carry__0_i_1__0_0\(1),
      O => \state_next1_carry_i_7__0_n_0\
    );
\state_next1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => \state_next1_carry__0_i_1__0_0\(3),
      I3 => \state_next1_carry__0_i_1__0_0\(2),
      I4 => \state_next1_carry__0_i_1__0_0\(0),
      I5 => \state_next1_carry__0_i_1__0_0\(1),
      O => \state_next1_carry_i_8__0_n_0\
    );
vol0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol0_carry_n_0,
      CO(2) => vol0_carry_n_1,
      CO(1) => vol0_carry_n_2,
      CO(0) => vol0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \v[1][env_vol]\(2 downto 1),
      DI(1) => \vol0_carry_i_1__0_n_0\,
      DI(0) => \vol0_carry_i_2__0_n_0\,
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \vol0_carry_i_3__0_n_0\,
      S(2) => \vol0_carry_i_4__0_n_0\,
      S(1) => \vol0_carry_i_5__0_n_0\,
      S(0) => \vol0_carry_i_6__0_n_0\
    );
\vol0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol0_carry_n_0,
      CO(3) => \NLW_vol0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \vol0_carry__0_n_1\,
      CO(1) => \vol0_carry__0_n_2\,
      CO(0) => \vol0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[1][env_vol]\(5 downto 3),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \vol0_carry__0_i_1__0_n_0\,
      S(2) => \vol0_carry__0_i_2__0_n_0\,
      S(1) => \vol0_carry__0_i_3__0_n_0\,
      S(0) => \vol0_carry__0_i_4__0_n_0\
    );
\vol0_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(6),
      I1 => \v[1][env_vol]\(7),
      O => \vol0_carry__0_i_1__0_n_0\
    );
\vol0_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(5),
      I1 => \v[1][env_vol]\(6),
      O => \vol0_carry__0_i_2__0_n_0\
    );
\vol0_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(4),
      I1 => \v[1][env_vol]\(5),
      O => \vol0_carry__0_i_3__0_n_0\
    );
\vol0_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(3),
      I1 => \v[1][env_vol]\(4),
      O => \vol0_carry__0_i_4__0_n_0\
    );
\vol0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \v[1][env_vol]\(1),
      O => \vol0_carry_i_1__0_n_0\
    );
\vol0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \vol0_carry_i_2__0_n_0\
    );
\vol0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(2),
      I1 => \v[1][env_vol]\(3),
      O => \vol0_carry_i_3__0_n_0\
    );
\vol0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \v[1][env_vol]\(1),
      I1 => \v[1][env_vol]\(2),
      O => \vol0_carry_i_4__0_n_0\
    );
\vol0_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \v[1][env_vol]\(1),
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \vol0_carry_i_5__0_n_0\
    );
\vol0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => \v[1][env_vol]\(0),
      O => \vol0_carry_i_6__0_n_0\
    );
vol_next1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vol_next1_carry_n_0,
      CO(2) => vol_next1_carry_n_1,
      CO(1) => vol_next1_carry_n_2,
      CO(0) => vol_next1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_vol_next1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \vol_next1_carry_i_1__0_n_0\,
      S(2) => \vol_next1_carry_i_2__0_n_0\,
      S(1) => \vol_next1_carry_i_3__0_n_0\,
      S(0) => \vol_next1_carry_i_4__0_n_0\
    );
\vol_next1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => vol_next1_carry_n_0,
      CO(3 downto 1) => \NLW_vol_next1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next11_out,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \vol_next1_carry__0_i_1__0_n_0\
    );
\vol_next1_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A82A00A0A0A2882"
    )
        port map (
      I0 => \vol_next1_carry__0_i_2__0_n_0\,
      I1 => Q(1),
      I2 => p_1_in(11),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_1__0_n_0\
    );
\vol_next1_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8241412111441141"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(12),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry__0_i_2__0_n_0\
    );
\vol_next1_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A00088820AAA22"
    )
        port map (
      I0 => \vol_next1_carry_i_5__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => p_1_in(8),
      O => \vol_next1_carry_i_1__0_n_0\
    );
\vol_next1_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00A0AAA0020AA8"
    )
        port map (
      I0 => \vol_next1_carry_i_6__0_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_1_in(5),
      I5 => Q(2),
      O => \vol_next1_carry_i_2__0_n_0\
    );
\vol_next1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"822808A2882202A8"
    )
        port map (
      I0 => \vol_next1_carry_i_7__0_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => p_1_in(2),
      I4 => Q(1),
      I5 => Q(2),
      O => \vol_next1_carry_i_3__0_n_0\
    );
\vol_next1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882882282222228"
    )
        port map (
      I0 => \vol_next1_carry_i_8__0_n_0\,
      I1 => \lfsr_reg_n_0_[0]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \vol_next1_carry_i_4__0_n_0\
    );
\vol_next1_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2111412184122811"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => \vol_next1_carry_i_5__0_n_0\
    );
\vol_next1_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4111421182281111"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(6),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \vol_next1_carry_i_6__0_n_0\
    );
\vol_next1_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2811112181812218"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(3),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \vol_next1_carry_i_7__0_n_0\
    );
\vol_next1_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221882184118428"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \vol_next1_carry_i_8__0_n_0\
    );
\vol_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vol_next1_inferred__0/i__carry_n_0\,
      CO(2) => \vol_next1_inferred__0/i__carry_n_1\,
      CO(1) => \vol_next1_inferred__0/i__carry_n_2\,
      CO(0) => \vol_next1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\vol_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \vol_next1_inferred__0/i__carry_n_0\,
      CO(3 downto 1) => \NLW_vol_next1_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => vol_next1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vol_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \i__carry__0_i_1__5_n_0\
    );
\vol_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(0),
      Q => \v[1][env_vol]\(0),
      R => c64_reset
    );
\vol_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(1),
      Q => \v[1][env_vol]\(1),
      R => c64_reset
    );
\vol_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(2),
      Q => \v[1][env_vol]\(2),
      R => c64_reset
    );
\vol_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(3),
      Q => \v[1][env_vol]\(3),
      R => c64_reset
    );
\vol_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(4),
      Q => \v[1][env_vol]\(4),
      R => c64_reset
    );
\vol_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(5),
      Q => \v[1][env_vol]\(5),
      R => c64_reset
    );
\vol_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(6),
      Q => \v[1][env_vol]\(6),
      R => c64_reset
    );
\vol_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \^e\(0),
      D => \^d\(7),
      Q => \v[1][env_vol]\(7),
      R => c64_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_filter is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    audio_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \filter_reg[filt][1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \filter_reg[filt][1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \filter_reg[filt][1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low6__38_carry__0_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low6__38_carry__0_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low6__38_carry__1_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low6__38_carry__1_i_11_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    low5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \audio_out_reg__14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    low5_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    low5_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    low5_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___2_carry_i_7_0\ : in STD_LOGIC;
    \i___2_carry_i_7_1\ : in STD_LOGIC;
    \i___2_carry_i_7_2\ : in STD_LOGIC;
    \i___2_carry_i_5_0\ : in STD_LOGIC;
    out_next0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    low5_4 : in STD_LOGIC;
    \low2__0_0\ : in STD_LOGIC;
    \low2__0_1\ : in STD_LOGIC;
    \low2__0_2\ : in STD_LOGIC;
    \low2__0_3\ : in STD_LOGIC;
    \low2__0_4\ : in STD_LOGIC;
    \i___2_carry__1_i_12\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \i___2_carry__1_i_12_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_filter : entity is "sid_filter";
end design_1_block_test_0_1_sid_filter;

architecture STRUCTURE of design_1_block_test_0_1_sid_filter is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal audio_out1 : STD_LOGIC_VECTOR ( 18 downto 3 );
  signal \audio_out1__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_n_1\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_n_2\ : STD_LOGIC;
  signal \audio_out1__0_carry__0_n_3\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_n_1\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_n_2\ : STD_LOGIC;
  signal \audio_out1__0_carry__1_n_3\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_17_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_18_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_19_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_20_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_n_1\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_n_2\ : STD_LOGIC;
  signal \audio_out1__0_carry__2_n_3\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_14_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_15_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_16_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_n_2\ : STD_LOGIC;
  signal \audio_out1__0_carry__3_n_3\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_10_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_11_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_12_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_i_9_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_n_0\ : STD_LOGIC;
  signal \audio_out1__0_carry_n_1\ : STD_LOGIC;
  signal \audio_out1__0_carry_n_2\ : STD_LOGIC;
  signal \audio_out1__0_carry_n_3\ : STD_LOGIC;
  signal \band[0]_i_2_n_0\ : STD_LOGIC;
  signal \band[0]_i_3_n_0\ : STD_LOGIC;
  signal \band[0]_i_4_n_0\ : STD_LOGIC;
  signal \band[0]_i_5_n_0\ : STD_LOGIC;
  signal \band[12]_i_2_n_0\ : STD_LOGIC;
  signal \band[12]_i_3_n_0\ : STD_LOGIC;
  signal \band[12]_i_4_n_0\ : STD_LOGIC;
  signal \band[12]_i_5_n_0\ : STD_LOGIC;
  signal \band[16]_i_2_n_0\ : STD_LOGIC;
  signal \band[16]_i_3_n_0\ : STD_LOGIC;
  signal \band[16]_i_4_n_0\ : STD_LOGIC;
  signal \band[16]_i_5_n_0\ : STD_LOGIC;
  signal \band[20]_i_2_n_0\ : STD_LOGIC;
  signal \band[20]_i_3_n_0\ : STD_LOGIC;
  signal \band[20]_i_4_n_0\ : STD_LOGIC;
  signal \band[20]_i_5_n_0\ : STD_LOGIC;
  signal \band[24]_i_2_n_0\ : STD_LOGIC;
  signal \band[24]_i_3_n_0\ : STD_LOGIC;
  signal \band[24]_i_4_n_0\ : STD_LOGIC;
  signal \band[24]_i_5_n_0\ : STD_LOGIC;
  signal \band[28]_i_2_n_0\ : STD_LOGIC;
  signal \band[28]_i_3_n_0\ : STD_LOGIC;
  signal \band[28]_i_4_n_0\ : STD_LOGIC;
  signal \band[28]_i_5_n_0\ : STD_LOGIC;
  signal \band[4]_i_2_n_0\ : STD_LOGIC;
  signal \band[4]_i_3_n_0\ : STD_LOGIC;
  signal \band[4]_i_4_n_0\ : STD_LOGIC;
  signal \band[4]_i_5_n_0\ : STD_LOGIC;
  signal \band[8]_i_2_n_0\ : STD_LOGIC;
  signal \band[8]_i_3_n_0\ : STD_LOGIC;
  signal \band[8]_i_4_n_0\ : STD_LOGIC;
  signal \band[8]_i_5_n_0\ : STD_LOGIC;
  signal band_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal band_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \band_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \band_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal high : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i___2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_19_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_19_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_20_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_19_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_20_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__4_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_18_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_19_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_20_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__5_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry__6_i_9_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_15_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_16_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_17_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal in0 : STD_LOGIC;
  signal \low2__0_n_100\ : STD_LOGIC;
  signal \low2__0_n_101\ : STD_LOGIC;
  signal \low2__0_n_102\ : STD_LOGIC;
  signal \low2__0_n_103\ : STD_LOGIC;
  signal \low2__0_n_104\ : STD_LOGIC;
  signal \low2__0_n_105\ : STD_LOGIC;
  signal \low2__0_n_58\ : STD_LOGIC;
  signal \low2__0_n_59\ : STD_LOGIC;
  signal \low2__0_n_60\ : STD_LOGIC;
  signal \low2__0_n_61\ : STD_LOGIC;
  signal \low2__0_n_62\ : STD_LOGIC;
  signal \low2__0_n_63\ : STD_LOGIC;
  signal \low2__0_n_64\ : STD_LOGIC;
  signal \low2__0_n_65\ : STD_LOGIC;
  signal \low2__0_n_66\ : STD_LOGIC;
  signal \low2__0_n_67\ : STD_LOGIC;
  signal \low2__0_n_68\ : STD_LOGIC;
  signal \low2__0_n_69\ : STD_LOGIC;
  signal \low2__0_n_70\ : STD_LOGIC;
  signal \low2__0_n_71\ : STD_LOGIC;
  signal \low2__0_n_72\ : STD_LOGIC;
  signal \low2__0_n_73\ : STD_LOGIC;
  signal \low2__0_n_74\ : STD_LOGIC;
  signal \low2__0_n_75\ : STD_LOGIC;
  signal \low2__0_n_76\ : STD_LOGIC;
  signal \low2__0_n_77\ : STD_LOGIC;
  signal \low2__0_n_78\ : STD_LOGIC;
  signal \low2__0_n_79\ : STD_LOGIC;
  signal \low2__0_n_80\ : STD_LOGIC;
  signal \low2__0_n_81\ : STD_LOGIC;
  signal \low2__0_n_82\ : STD_LOGIC;
  signal \low2__0_n_83\ : STD_LOGIC;
  signal \low2__0_n_84\ : STD_LOGIC;
  signal \low2__0_n_85\ : STD_LOGIC;
  signal \low2__0_n_86\ : STD_LOGIC;
  signal \low2__0_n_87\ : STD_LOGIC;
  signal \low2__0_n_88\ : STD_LOGIC;
  signal \low2__0_n_89\ : STD_LOGIC;
  signal \low2__0_n_90\ : STD_LOGIC;
  signal \low2__0_n_92\ : STD_LOGIC;
  signal \low2__0_n_93\ : STD_LOGIC;
  signal \low2__0_n_94\ : STD_LOGIC;
  signal \low2__0_n_95\ : STD_LOGIC;
  signal \low2__0_n_96\ : STD_LOGIC;
  signal \low2__0_n_97\ : STD_LOGIC;
  signal \low2__0_n_98\ : STD_LOGIC;
  signal \low2__0_n_99\ : STD_LOGIC;
  signal low2_n_100 : STD_LOGIC;
  signal low2_n_101 : STD_LOGIC;
  signal low2_n_102 : STD_LOGIC;
  signal low2_n_103 : STD_LOGIC;
  signal low2_n_104 : STD_LOGIC;
  signal low2_n_105 : STD_LOGIC;
  signal low2_n_106 : STD_LOGIC;
  signal low2_n_107 : STD_LOGIC;
  signal low2_n_108 : STD_LOGIC;
  signal low2_n_109 : STD_LOGIC;
  signal low2_n_110 : STD_LOGIC;
  signal low2_n_111 : STD_LOGIC;
  signal low2_n_112 : STD_LOGIC;
  signal low2_n_113 : STD_LOGIC;
  signal low2_n_114 : STD_LOGIC;
  signal low2_n_115 : STD_LOGIC;
  signal low2_n_116 : STD_LOGIC;
  signal low2_n_117 : STD_LOGIC;
  signal low2_n_118 : STD_LOGIC;
  signal low2_n_119 : STD_LOGIC;
  signal low2_n_120 : STD_LOGIC;
  signal low2_n_121 : STD_LOGIC;
  signal low2_n_122 : STD_LOGIC;
  signal low2_n_123 : STD_LOGIC;
  signal low2_n_124 : STD_LOGIC;
  signal low2_n_125 : STD_LOGIC;
  signal low2_n_126 : STD_LOGIC;
  signal low2_n_127 : STD_LOGIC;
  signal low2_n_128 : STD_LOGIC;
  signal low2_n_129 : STD_LOGIC;
  signal low2_n_130 : STD_LOGIC;
  signal low2_n_131 : STD_LOGIC;
  signal low2_n_132 : STD_LOGIC;
  signal low2_n_133 : STD_LOGIC;
  signal low2_n_134 : STD_LOGIC;
  signal low2_n_135 : STD_LOGIC;
  signal low2_n_136 : STD_LOGIC;
  signal low2_n_137 : STD_LOGIC;
  signal low2_n_138 : STD_LOGIC;
  signal low2_n_139 : STD_LOGIC;
  signal low2_n_140 : STD_LOGIC;
  signal low2_n_141 : STD_LOGIC;
  signal low2_n_142 : STD_LOGIC;
  signal low2_n_143 : STD_LOGIC;
  signal low2_n_144 : STD_LOGIC;
  signal low2_n_145 : STD_LOGIC;
  signal low2_n_146 : STD_LOGIC;
  signal low2_n_147 : STD_LOGIC;
  signal low2_n_148 : STD_LOGIC;
  signal low2_n_149 : STD_LOGIC;
  signal low2_n_150 : STD_LOGIC;
  signal low2_n_151 : STD_LOGIC;
  signal low2_n_152 : STD_LOGIC;
  signal low2_n_153 : STD_LOGIC;
  signal low2_n_58 : STD_LOGIC;
  signal low2_n_59 : STD_LOGIC;
  signal low2_n_60 : STD_LOGIC;
  signal low2_n_61 : STD_LOGIC;
  signal low2_n_62 : STD_LOGIC;
  signal low2_n_63 : STD_LOGIC;
  signal low2_n_64 : STD_LOGIC;
  signal low2_n_65 : STD_LOGIC;
  signal low2_n_66 : STD_LOGIC;
  signal low2_n_67 : STD_LOGIC;
  signal low2_n_68 : STD_LOGIC;
  signal low2_n_69 : STD_LOGIC;
  signal low2_n_70 : STD_LOGIC;
  signal low2_n_71 : STD_LOGIC;
  signal low2_n_72 : STD_LOGIC;
  signal low2_n_73 : STD_LOGIC;
  signal low2_n_74 : STD_LOGIC;
  signal low2_n_75 : STD_LOGIC;
  signal low2_n_76 : STD_LOGIC;
  signal low2_n_77 : STD_LOGIC;
  signal low2_n_78 : STD_LOGIC;
  signal low2_n_79 : STD_LOGIC;
  signal low2_n_80 : STD_LOGIC;
  signal low2_n_81 : STD_LOGIC;
  signal low2_n_82 : STD_LOGIC;
  signal low2_n_83 : STD_LOGIC;
  signal low2_n_84 : STD_LOGIC;
  signal low2_n_85 : STD_LOGIC;
  signal low2_n_86 : STD_LOGIC;
  signal low2_n_87 : STD_LOGIC;
  signal low2_n_88 : STD_LOGIC;
  signal low2_n_89 : STD_LOGIC;
  signal low2_n_90 : STD_LOGIC;
  signal low2_n_91 : STD_LOGIC;
  signal low2_n_92 : STD_LOGIC;
  signal low2_n_93 : STD_LOGIC;
  signal low2_n_94 : STD_LOGIC;
  signal low2_n_95 : STD_LOGIC;
  signal low2_n_96 : STD_LOGIC;
  signal low2_n_97 : STD_LOGIC;
  signal low2_n_98 : STD_LOGIC;
  signal low2_n_99 : STD_LOGIC;
  signal \low3_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__0_n_0\ : STD_LOGIC;
  signal \low3_carry__0_n_1\ : STD_LOGIC;
  signal \low3_carry__0_n_2\ : STD_LOGIC;
  signal \low3_carry__0_n_3\ : STD_LOGIC;
  signal \low3_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__1_n_0\ : STD_LOGIC;
  signal \low3_carry__1_n_1\ : STD_LOGIC;
  signal \low3_carry__1_n_2\ : STD_LOGIC;
  signal \low3_carry__1_n_3\ : STD_LOGIC;
  signal \low3_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__2_n_0\ : STD_LOGIC;
  signal \low3_carry__2_n_1\ : STD_LOGIC;
  signal \low3_carry__2_n_2\ : STD_LOGIC;
  signal \low3_carry__2_n_3\ : STD_LOGIC;
  signal \low3_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \low3_carry__3_n_0\ : STD_LOGIC;
  signal \low3_carry__3_n_1\ : STD_LOGIC;
  signal \low3_carry__3_n_2\ : STD_LOGIC;
  signal \low3_carry__3_n_3\ : STD_LOGIC;
  signal \low3_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__4_n_0\ : STD_LOGIC;
  signal \low3_carry__4_n_1\ : STD_LOGIC;
  signal \low3_carry__4_n_2\ : STD_LOGIC;
  signal \low3_carry__4_n_3\ : STD_LOGIC;
  signal \low3_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__5_n_0\ : STD_LOGIC;
  signal \low3_carry__5_n_1\ : STD_LOGIC;
  signal \low3_carry__5_n_2\ : STD_LOGIC;
  signal \low3_carry__5_n_3\ : STD_LOGIC;
  signal \low3_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \low3_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \low3_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \low3_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \low3_carry__6_n_1\ : STD_LOGIC;
  signal \low3_carry__6_n_2\ : STD_LOGIC;
  signal \low3_carry__6_n_3\ : STD_LOGIC;
  signal low3_carry_i_1_n_0 : STD_LOGIC;
  signal low3_carry_i_2_n_0 : STD_LOGIC;
  signal low3_carry_i_3_n_0 : STD_LOGIC;
  signal low3_carry_i_4_n_0 : STD_LOGIC;
  signal low3_carry_n_0 : STD_LOGIC;
  signal low3_carry_n_1 : STD_LOGIC;
  signal low3_carry_n_2 : STD_LOGIC;
  signal low3_carry_n_3 : STD_LOGIC;
  signal \low5__0_n_100\ : STD_LOGIC;
  signal \low5__0_n_101\ : STD_LOGIC;
  signal \low5__0_n_102\ : STD_LOGIC;
  signal \low5__0_n_103\ : STD_LOGIC;
  signal \low5__0_n_104\ : STD_LOGIC;
  signal \low5__0_n_105\ : STD_LOGIC;
  signal \low5__0_n_58\ : STD_LOGIC;
  signal \low5__0_n_59\ : STD_LOGIC;
  signal \low5__0_n_60\ : STD_LOGIC;
  signal \low5__0_n_61\ : STD_LOGIC;
  signal \low5__0_n_62\ : STD_LOGIC;
  signal \low5__0_n_63\ : STD_LOGIC;
  signal \low5__0_n_64\ : STD_LOGIC;
  signal \low5__0_n_65\ : STD_LOGIC;
  signal \low5__0_n_66\ : STD_LOGIC;
  signal \low5__0_n_67\ : STD_LOGIC;
  signal \low5__0_n_68\ : STD_LOGIC;
  signal \low5__0_n_69\ : STD_LOGIC;
  signal \low5__0_n_70\ : STD_LOGIC;
  signal \low5__0_n_71\ : STD_LOGIC;
  signal \low5__0_n_72\ : STD_LOGIC;
  signal \low5__0_n_73\ : STD_LOGIC;
  signal \low5__0_n_74\ : STD_LOGIC;
  signal \low5__0_n_75\ : STD_LOGIC;
  signal \low5__0_n_76\ : STD_LOGIC;
  signal \low5__0_n_77\ : STD_LOGIC;
  signal \low5__0_n_78\ : STD_LOGIC;
  signal \low5__0_n_79\ : STD_LOGIC;
  signal \low5__0_n_80\ : STD_LOGIC;
  signal \low5__0_n_81\ : STD_LOGIC;
  signal \low5__0_n_82\ : STD_LOGIC;
  signal \low5__0_n_83\ : STD_LOGIC;
  signal \low5__0_n_84\ : STD_LOGIC;
  signal \low5__0_n_85\ : STD_LOGIC;
  signal \low5__0_n_86\ : STD_LOGIC;
  signal \low5__0_n_87\ : STD_LOGIC;
  signal \low5__0_n_88\ : STD_LOGIC;
  signal \low5__0_n_89\ : STD_LOGIC;
  signal \low5__0_n_90\ : STD_LOGIC;
  signal \low5__0_n_92\ : STD_LOGIC;
  signal \low5__0_n_93\ : STD_LOGIC;
  signal \low5__0_n_94\ : STD_LOGIC;
  signal \low5__0_n_95\ : STD_LOGIC;
  signal \low5__0_n_96\ : STD_LOGIC;
  signal \low5__0_n_97\ : STD_LOGIC;
  signal \low5__0_n_98\ : STD_LOGIC;
  signal \low5__0_n_99\ : STD_LOGIC;
  signal low5_i_1_n_0 : STD_LOGIC;
  signal low5_i_2_n_0 : STD_LOGIC;
  signal low5_i_3_n_0 : STD_LOGIC;
  signal low5_i_4_n_0 : STD_LOGIC;
  signal low5_i_5_n_0 : STD_LOGIC;
  signal low5_i_6_n_0 : STD_LOGIC;
  signal low5_n_100 : STD_LOGIC;
  signal low5_n_101 : STD_LOGIC;
  signal low5_n_102 : STD_LOGIC;
  signal low5_n_103 : STD_LOGIC;
  signal low5_n_104 : STD_LOGIC;
  signal low5_n_105 : STD_LOGIC;
  signal low5_n_106 : STD_LOGIC;
  signal low5_n_107 : STD_LOGIC;
  signal low5_n_108 : STD_LOGIC;
  signal low5_n_109 : STD_LOGIC;
  signal low5_n_110 : STD_LOGIC;
  signal low5_n_111 : STD_LOGIC;
  signal low5_n_112 : STD_LOGIC;
  signal low5_n_113 : STD_LOGIC;
  signal low5_n_114 : STD_LOGIC;
  signal low5_n_115 : STD_LOGIC;
  signal low5_n_116 : STD_LOGIC;
  signal low5_n_117 : STD_LOGIC;
  signal low5_n_118 : STD_LOGIC;
  signal low5_n_119 : STD_LOGIC;
  signal low5_n_120 : STD_LOGIC;
  signal low5_n_121 : STD_LOGIC;
  signal low5_n_122 : STD_LOGIC;
  signal low5_n_123 : STD_LOGIC;
  signal low5_n_124 : STD_LOGIC;
  signal low5_n_125 : STD_LOGIC;
  signal low5_n_126 : STD_LOGIC;
  signal low5_n_127 : STD_LOGIC;
  signal low5_n_128 : STD_LOGIC;
  signal low5_n_129 : STD_LOGIC;
  signal low5_n_130 : STD_LOGIC;
  signal low5_n_131 : STD_LOGIC;
  signal low5_n_132 : STD_LOGIC;
  signal low5_n_133 : STD_LOGIC;
  signal low5_n_134 : STD_LOGIC;
  signal low5_n_135 : STD_LOGIC;
  signal low5_n_136 : STD_LOGIC;
  signal low5_n_137 : STD_LOGIC;
  signal low5_n_138 : STD_LOGIC;
  signal low5_n_139 : STD_LOGIC;
  signal low5_n_140 : STD_LOGIC;
  signal low5_n_141 : STD_LOGIC;
  signal low5_n_142 : STD_LOGIC;
  signal low5_n_143 : STD_LOGIC;
  signal low5_n_144 : STD_LOGIC;
  signal low5_n_145 : STD_LOGIC;
  signal low5_n_146 : STD_LOGIC;
  signal low5_n_147 : STD_LOGIC;
  signal low5_n_148 : STD_LOGIC;
  signal low5_n_149 : STD_LOGIC;
  signal low5_n_150 : STD_LOGIC;
  signal low5_n_151 : STD_LOGIC;
  signal low5_n_152 : STD_LOGIC;
  signal low5_n_153 : STD_LOGIC;
  signal low5_n_58 : STD_LOGIC;
  signal low5_n_59 : STD_LOGIC;
  signal low5_n_60 : STD_LOGIC;
  signal low5_n_61 : STD_LOGIC;
  signal low5_n_62 : STD_LOGIC;
  signal low5_n_63 : STD_LOGIC;
  signal low5_n_64 : STD_LOGIC;
  signal low5_n_65 : STD_LOGIC;
  signal low5_n_66 : STD_LOGIC;
  signal low5_n_67 : STD_LOGIC;
  signal low5_n_68 : STD_LOGIC;
  signal low5_n_69 : STD_LOGIC;
  signal low5_n_70 : STD_LOGIC;
  signal low5_n_71 : STD_LOGIC;
  signal low5_n_72 : STD_LOGIC;
  signal low5_n_73 : STD_LOGIC;
  signal low5_n_74 : STD_LOGIC;
  signal low5_n_75 : STD_LOGIC;
  signal low5_n_76 : STD_LOGIC;
  signal low5_n_77 : STD_LOGIC;
  signal low5_n_78 : STD_LOGIC;
  signal low5_n_79 : STD_LOGIC;
  signal low5_n_80 : STD_LOGIC;
  signal low5_n_81 : STD_LOGIC;
  signal low5_n_82 : STD_LOGIC;
  signal low5_n_83 : STD_LOGIC;
  signal low5_n_84 : STD_LOGIC;
  signal low5_n_85 : STD_LOGIC;
  signal low5_n_86 : STD_LOGIC;
  signal low5_n_87 : STD_LOGIC;
  signal low5_n_88 : STD_LOGIC;
  signal low5_n_89 : STD_LOGIC;
  signal low5_n_90 : STD_LOGIC;
  signal low5_n_91 : STD_LOGIC;
  signal low5_n_92 : STD_LOGIC;
  signal low5_n_93 : STD_LOGIC;
  signal low5_n_94 : STD_LOGIC;
  signal low5_n_95 : STD_LOGIC;
  signal low5_n_96 : STD_LOGIC;
  signal low5_n_97 : STD_LOGIC;
  signal low5_n_98 : STD_LOGIC;
  signal low5_n_99 : STD_LOGIC;
  signal low6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \low6__38_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_n_0\ : STD_LOGIC;
  signal \low6__38_carry__0_n_1\ : STD_LOGIC;
  signal \low6__38_carry__0_n_2\ : STD_LOGIC;
  signal \low6__38_carry__0_n_3\ : STD_LOGIC;
  signal \low6__38_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__1_n_1\ : STD_LOGIC;
  signal \low6__38_carry__1_n_2\ : STD_LOGIC;
  signal \low6__38_carry__1_n_3\ : STD_LOGIC;
  signal \low6__38_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__2_n_1\ : STD_LOGIC;
  signal \low6__38_carry__2_n_2\ : STD_LOGIC;
  signal \low6__38_carry__2_n_3\ : STD_LOGIC;
  signal \low6__38_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__3_n_1\ : STD_LOGIC;
  signal \low6__38_carry__3_n_2\ : STD_LOGIC;
  signal \low6__38_carry__3_n_3\ : STD_LOGIC;
  signal \low6__38_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__4_n_1\ : STD_LOGIC;
  signal \low6__38_carry__4_n_2\ : STD_LOGIC;
  signal \low6__38_carry__4_n_3\ : STD_LOGIC;
  signal \low6__38_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__5_n_0\ : STD_LOGIC;
  signal \low6__38_carry__5_n_1\ : STD_LOGIC;
  signal \low6__38_carry__5_n_2\ : STD_LOGIC;
  signal \low6__38_carry__5_n_3\ : STD_LOGIC;
  signal \low6__38_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \low6__38_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry__6_n_1\ : STD_LOGIC;
  signal \low6__38_carry__6_n_2\ : STD_LOGIC;
  signal \low6__38_carry__6_n_3\ : STD_LOGIC;
  signal \low6__38_carry_i_10_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_11_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_12_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_2_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_3_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_4_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_5_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_6_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_7_n_0\ : STD_LOGIC;
  signal \low6__38_carry_i_8_n_0\ : STD_LOGIC;
  signal \low6__38_carry_n_0\ : STD_LOGIC;
  signal \low6__38_carry_n_1\ : STD_LOGIC;
  signal \low6__38_carry_n_2\ : STD_LOGIC;
  signal \low6__38_carry_n_3\ : STD_LOGIC;
  signal \low6_carry__0_n_0\ : STD_LOGIC;
  signal \low6_carry__0_n_1\ : STD_LOGIC;
  signal \low6_carry__0_n_2\ : STD_LOGIC;
  signal \low6_carry__0_n_3\ : STD_LOGIC;
  signal \low6_carry__1_n_1\ : STD_LOGIC;
  signal \low6_carry__1_n_2\ : STD_LOGIC;
  signal \low6_carry__1_n_3\ : STD_LOGIC;
  signal low6_carry_n_0 : STD_LOGIC;
  signal low6_carry_n_1 : STD_LOGIC;
  signal low6_carry_n_2 : STD_LOGIC;
  signal low6_carry_n_3 : STD_LOGIC;
  signal \low8__0_n_100\ : STD_LOGIC;
  signal \low8__0_n_101\ : STD_LOGIC;
  signal \low8__0_n_102\ : STD_LOGIC;
  signal \low8__0_n_103\ : STD_LOGIC;
  signal \low8__0_n_104\ : STD_LOGIC;
  signal \low8__0_n_105\ : STD_LOGIC;
  signal \low8__0_n_58\ : STD_LOGIC;
  signal \low8__0_n_59\ : STD_LOGIC;
  signal \low8__0_n_60\ : STD_LOGIC;
  signal \low8__0_n_61\ : STD_LOGIC;
  signal \low8__0_n_62\ : STD_LOGIC;
  signal \low8__0_n_63\ : STD_LOGIC;
  signal \low8__0_n_64\ : STD_LOGIC;
  signal \low8__0_n_65\ : STD_LOGIC;
  signal \low8__0_n_66\ : STD_LOGIC;
  signal \low8__0_n_67\ : STD_LOGIC;
  signal \low8__0_n_68\ : STD_LOGIC;
  signal \low8__0_n_69\ : STD_LOGIC;
  signal \low8__0_n_70\ : STD_LOGIC;
  signal \low8__0_n_71\ : STD_LOGIC;
  signal \low8__0_n_72\ : STD_LOGIC;
  signal \low8__0_n_73\ : STD_LOGIC;
  signal \low8__0_n_74\ : STD_LOGIC;
  signal \low8__0_n_75\ : STD_LOGIC;
  signal \low8__0_n_76\ : STD_LOGIC;
  signal \low8__0_n_77\ : STD_LOGIC;
  signal \low8__0_n_78\ : STD_LOGIC;
  signal \low8__0_n_79\ : STD_LOGIC;
  signal \low8__0_n_80\ : STD_LOGIC;
  signal \low8__0_n_81\ : STD_LOGIC;
  signal \low8__0_n_82\ : STD_LOGIC;
  signal \low8__0_n_83\ : STD_LOGIC;
  signal \low8__0_n_84\ : STD_LOGIC;
  signal \low8__0_n_85\ : STD_LOGIC;
  signal \low8__0_n_86\ : STD_LOGIC;
  signal \low8__0_n_87\ : STD_LOGIC;
  signal \low8__0_n_88\ : STD_LOGIC;
  signal \low8__0_n_89\ : STD_LOGIC;
  signal \low8__0_n_90\ : STD_LOGIC;
  signal \low8__0_n_91\ : STD_LOGIC;
  signal \low8__0_n_92\ : STD_LOGIC;
  signal \low8__0_n_93\ : STD_LOGIC;
  signal \low8__0_n_94\ : STD_LOGIC;
  signal \low8__0_n_95\ : STD_LOGIC;
  signal \low8__0_n_96\ : STD_LOGIC;
  signal \low8__0_n_97\ : STD_LOGIC;
  signal \low8__0_n_98\ : STD_LOGIC;
  signal \low8__0_n_99\ : STD_LOGIC;
  signal low8_i_1_n_0 : STD_LOGIC;
  signal low8_i_2_n_0 : STD_LOGIC;
  signal low8_i_3_n_0 : STD_LOGIC;
  signal low8_i_4_n_0 : STD_LOGIC;
  signal low8_i_5_n_0 : STD_LOGIC;
  signal low8_i_6_n_0 : STD_LOGIC;
  signal low8_i_7_n_0 : STD_LOGIC;
  signal low8_n_100 : STD_LOGIC;
  signal low8_n_101 : STD_LOGIC;
  signal low8_n_102 : STD_LOGIC;
  signal low8_n_103 : STD_LOGIC;
  signal low8_n_104 : STD_LOGIC;
  signal low8_n_105 : STD_LOGIC;
  signal low8_n_106 : STD_LOGIC;
  signal low8_n_107 : STD_LOGIC;
  signal low8_n_108 : STD_LOGIC;
  signal low8_n_109 : STD_LOGIC;
  signal low8_n_110 : STD_LOGIC;
  signal low8_n_111 : STD_LOGIC;
  signal low8_n_112 : STD_LOGIC;
  signal low8_n_113 : STD_LOGIC;
  signal low8_n_114 : STD_LOGIC;
  signal low8_n_115 : STD_LOGIC;
  signal low8_n_116 : STD_LOGIC;
  signal low8_n_117 : STD_LOGIC;
  signal low8_n_118 : STD_LOGIC;
  signal low8_n_119 : STD_LOGIC;
  signal low8_n_120 : STD_LOGIC;
  signal low8_n_121 : STD_LOGIC;
  signal low8_n_122 : STD_LOGIC;
  signal low8_n_123 : STD_LOGIC;
  signal low8_n_124 : STD_LOGIC;
  signal low8_n_125 : STD_LOGIC;
  signal low8_n_126 : STD_LOGIC;
  signal low8_n_127 : STD_LOGIC;
  signal low8_n_128 : STD_LOGIC;
  signal low8_n_129 : STD_LOGIC;
  signal low8_n_130 : STD_LOGIC;
  signal low8_n_131 : STD_LOGIC;
  signal low8_n_132 : STD_LOGIC;
  signal low8_n_133 : STD_LOGIC;
  signal low8_n_134 : STD_LOGIC;
  signal low8_n_135 : STD_LOGIC;
  signal low8_n_136 : STD_LOGIC;
  signal low8_n_137 : STD_LOGIC;
  signal low8_n_138 : STD_LOGIC;
  signal low8_n_139 : STD_LOGIC;
  signal low8_n_140 : STD_LOGIC;
  signal low8_n_141 : STD_LOGIC;
  signal low8_n_142 : STD_LOGIC;
  signal low8_n_143 : STD_LOGIC;
  signal low8_n_144 : STD_LOGIC;
  signal low8_n_145 : STD_LOGIC;
  signal low8_n_146 : STD_LOGIC;
  signal low8_n_147 : STD_LOGIC;
  signal low8_n_148 : STD_LOGIC;
  signal low8_n_149 : STD_LOGIC;
  signal low8_n_150 : STD_LOGIC;
  signal low8_n_151 : STD_LOGIC;
  signal low8_n_152 : STD_LOGIC;
  signal low8_n_153 : STD_LOGIC;
  signal low8_n_58 : STD_LOGIC;
  signal low8_n_59 : STD_LOGIC;
  signal low8_n_60 : STD_LOGIC;
  signal low8_n_61 : STD_LOGIC;
  signal low8_n_62 : STD_LOGIC;
  signal low8_n_63 : STD_LOGIC;
  signal low8_n_64 : STD_LOGIC;
  signal low8_n_65 : STD_LOGIC;
  signal low8_n_66 : STD_LOGIC;
  signal low8_n_67 : STD_LOGIC;
  signal low8_n_68 : STD_LOGIC;
  signal low8_n_69 : STD_LOGIC;
  signal low8_n_70 : STD_LOGIC;
  signal low8_n_71 : STD_LOGIC;
  signal low8_n_72 : STD_LOGIC;
  signal low8_n_73 : STD_LOGIC;
  signal low8_n_74 : STD_LOGIC;
  signal low8_n_75 : STD_LOGIC;
  signal low8_n_76 : STD_LOGIC;
  signal low8_n_77 : STD_LOGIC;
  signal low8_n_78 : STD_LOGIC;
  signal low8_n_79 : STD_LOGIC;
  signal low8_n_80 : STD_LOGIC;
  signal low8_n_81 : STD_LOGIC;
  signal low8_n_82 : STD_LOGIC;
  signal low8_n_83 : STD_LOGIC;
  signal low8_n_84 : STD_LOGIC;
  signal low8_n_85 : STD_LOGIC;
  signal low8_n_86 : STD_LOGIC;
  signal low8_n_87 : STD_LOGIC;
  signal low8_n_88 : STD_LOGIC;
  signal low8_n_89 : STD_LOGIC;
  signal low8_n_90 : STD_LOGIC;
  signal low8_n_91 : STD_LOGIC;
  signal low8_n_92 : STD_LOGIC;
  signal low8_n_93 : STD_LOGIC;
  signal low8_n_94 : STD_LOGIC;
  signal low8_n_96 : STD_LOGIC;
  signal low8_n_97 : STD_LOGIC;
  signal low8_n_98 : STD_LOGIC;
  signal low8_n_99 : STD_LOGIC;
  signal \low[0]_i_2_n_0\ : STD_LOGIC;
  signal \low[0]_i_3_n_0\ : STD_LOGIC;
  signal \low[0]_i_4_n_0\ : STD_LOGIC;
  signal \low[0]_i_5_n_0\ : STD_LOGIC;
  signal \low[12]_i_2_n_0\ : STD_LOGIC;
  signal \low[12]_i_3_n_0\ : STD_LOGIC;
  signal \low[12]_i_4_n_0\ : STD_LOGIC;
  signal \low[12]_i_5_n_0\ : STD_LOGIC;
  signal \low[16]_i_2_n_0\ : STD_LOGIC;
  signal \low[16]_i_3_n_0\ : STD_LOGIC;
  signal \low[16]_i_4_n_0\ : STD_LOGIC;
  signal \low[16]_i_5_n_0\ : STD_LOGIC;
  signal \low[20]_i_2_n_0\ : STD_LOGIC;
  signal \low[20]_i_3_n_0\ : STD_LOGIC;
  signal \low[20]_i_4_n_0\ : STD_LOGIC;
  signal \low[20]_i_5_n_0\ : STD_LOGIC;
  signal \low[24]_i_2_n_0\ : STD_LOGIC;
  signal \low[24]_i_3_n_0\ : STD_LOGIC;
  signal \low[24]_i_4_n_0\ : STD_LOGIC;
  signal \low[24]_i_5_n_0\ : STD_LOGIC;
  signal \low[28]_i_2_n_0\ : STD_LOGIC;
  signal \low[28]_i_3_n_0\ : STD_LOGIC;
  signal \low[28]_i_4_n_0\ : STD_LOGIC;
  signal \low[28]_i_5_n_0\ : STD_LOGIC;
  signal \low[4]_i_2_n_0\ : STD_LOGIC;
  signal \low[4]_i_3_n_0\ : STD_LOGIC;
  signal \low[4]_i_4_n_0\ : STD_LOGIC;
  signal \low[4]_i_5_n_0\ : STD_LOGIC;
  signal \low[8]_i_2_n_0\ : STD_LOGIC;
  signal \low[8]_i_3_n_0\ : STD_LOGIC;
  signal \low[8]_i_4_n_0\ : STD_LOGIC;
  signal \low[8]_i_5_n_0\ : STD_LOGIC;
  signal low_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \low_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^low_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \low_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \low_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__0_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__1_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__2_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__3_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__4_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__5_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry__6_n_7\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_0\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_1\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_2\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_3\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_4\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_5\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_6\ : STD_LOGIC;
  signal \out_next0_inferred__0/i___2_carry_n_7\ : STD_LOGIC;
  signal out_next1 : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \out_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_audio_out1__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_audio_out1__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_audio_out1__0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_band_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low2__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low2__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_low2__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_low2__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low2__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low3_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low5_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low5_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low5_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low5_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low5__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low5__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_low5__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_low5__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low5__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low6__38_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_low8_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_low8_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_low8_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_low8_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low8__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_low8__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_low8__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_low8__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low8__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_low_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_next0_inferred__0/i___2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_next1_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \audio_out1__0_carry__0_i_15\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__0_i_18\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__0_i_19\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__0_i_20\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__1_i_15\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__1_i_18\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__1_i_19\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__1_i_20\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__2_i_15\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__2_i_18\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__2_i_19\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__2_i_20\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__3_i_13\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \audio_out1__0_carry__3_i_14\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \audio_out1__0_carry_i_10\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \audio_out1__0_carry_i_12\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \audio_out1__0_carry_i_8\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \audio_out1__0_carry_i_9\ : label is "soft_lutpair160";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of low2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \low2__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of low5 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \low5__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_10\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_11\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_12\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_13\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_14\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_15\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_16\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \low6__38_carry__0_i_9\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_10\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_12\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_13\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_14\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_15\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_16\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \low6__38_carry__1_i_9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \low6__38_carry__2_i_10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \low6__38_carry__2_i_11\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \low6__38_carry__2_i_13\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \low6__38_carry_i_10\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \low6__38_carry_i_11\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \low6__38_carry_i_12\ : label is "soft_lutpair161";
  attribute METHODOLOGY_DRC_VIOS of low8 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \low8__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  P(0) <= \^p\(0);
  \low_reg[2]_0\(1 downto 0) <= \^low_reg[2]_0\(1 downto 0);
\audio_out1__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \audio_out1__0_carry_n_0\,
      CO(2) => \audio_out1__0_carry_n_1\,
      CO(1) => \audio_out1__0_carry_n_2\,
      CO(0) => \audio_out1__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out1__0_carry_i_1_n_0\,
      DI(2) => \audio_out1__0_carry_i_2_n_0\,
      DI(1) => \audio_out1__0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => audio_out1(3),
      O(2 downto 0) => \NLW_audio_out1__0_carry_O_UNCONNECTED\(2 downto 0),
      S(3) => \audio_out1__0_carry_i_4_n_0\,
      S(2) => \audio_out1__0_carry_i_5_n_0\,
      S(1) => \audio_out1__0_carry_i_6_n_0\,
      S(0) => \audio_out1__0_carry_i_7_n_0\
    );
\audio_out1__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out1__0_carry_n_0\,
      CO(3) => \audio_out1__0_carry__0_n_0\,
      CO(2) => \audio_out1__0_carry__0_n_1\,
      CO(1) => \audio_out1__0_carry__0_n_2\,
      CO(0) => \audio_out1__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out1__0_carry__0_i_1_n_0\,
      DI(2) => \audio_out1__0_carry__0_i_2_n_0\,
      DI(1) => \audio_out1__0_carry__0_i_3_n_0\,
      DI(0) => \audio_out1__0_carry__0_i_4_n_0\,
      O(3 downto 0) => audio_out1(7 downto 4),
      S(3) => \audio_out1__0_carry__0_i_5_n_0\,
      S(2) => \audio_out1__0_carry__0_i_6_n_0\,
      S(1) => \audio_out1__0_carry__0_i_7_n_0\,
      S(0) => \audio_out1__0_carry__0_i_8_n_0\
    );
\audio_out1__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__0_n_5\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__0_i_9_n_0\,
      I5 => \audio_out1__0_carry__0_i_10_n_0\,
      O => \audio_out1__0_carry__0_i_1_n_0\
    );
\audio_out1__0_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry_i_12_n_0\,
      I2 => \audio_out1__0_carry__0_i_20_n_0\,
      I3 => \audio_out1__0_carry_i_8_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__0_i_10_n_0\
    );
\audio_out1__0_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__0_i_20_n_0\,
      I2 => \audio_out1__0_carry_i_12_n_0\,
      I3 => \audio_out1__0_carry_i_8_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__0_i_11_n_0\
    );
\audio_out1__0_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry_i_8_n_0\,
      I2 => \audio_out1__0_carry_i_12_n_0\,
      I3 => \audio_out1__0_carry_i_9_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__0_i_12_n_0\
    );
\audio_out1__0_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \audio_out_reg__14_0\(0),
      I1 => \audio_out1__0_carry_i_12_n_0\,
      I2 => \audio_out1__0_carry_i_10_n_0\,
      I3 => \audio_out1__0_carry_i_9_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__0_i_13_n_0\
    );
\audio_out1__0_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry_i_12_n_0\,
      I2 => \audio_out1__0_carry_i_8_n_0\,
      I3 => \audio_out1__0_carry_i_9_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__0_i_14_n_0\
    );
\audio_out1__0_carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__0_n_4\,
      I2 => out_next1,
      O => \audio_out1__0_carry__0_i_15_n_0\
    );
\audio_out1__0_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__0_i_20_n_0\,
      I2 => \audio_out1__0_carry__0_i_19_n_0\,
      I3 => \audio_out1__0_carry_i_12_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__0_i_16_n_0\
    );
\audio_out1__0_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__0_i_18_n_0\,
      I2 => \audio_out1__0_carry__0_i_19_n_0\,
      I3 => \audio_out1__0_carry__0_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__0_i_17_n_0\
    );
\audio_out1__0_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__0_n_5\,
      I2 => out_next1,
      O => \audio_out1__0_carry__0_i_18_n_0\
    );
\audio_out1__0_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__0_n_6\,
      I2 => out_next1,
      O => \audio_out1__0_carry__0_i_19_n_0\
    );
\audio_out1__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__0_n_6\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__0_i_11_n_0\,
      I5 => \audio_out1__0_carry__0_i_12_n_0\,
      O => \audio_out1__0_carry__0_i_2_n_0\
    );
\audio_out1__0_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__0_n_7\,
      I2 => out_next1,
      O => \audio_out1__0_carry__0_i_20_n_0\
    );
\audio_out1__0_carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry_i_9_n_0\,
      I2 => \audio_out1__0_carry_i_8_n_0\,
      I3 => \audio_out1__0_carry_i_10_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__0_i_21_n_0\
    );
\audio_out1__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC40FFFF0000FF50"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out_reg__14_0\(0),
      I2 => \out_next0_inferred__0/i___2_carry__0_n_7\,
      I3 => out_next1,
      I4 => \audio_out1__0_carry__0_i_13_n_0\,
      I5 => \audio_out1__0_carry__0_i_14_n_0\,
      O => \audio_out1__0_carry__0_i_3_n_0\
    );
\audio_out1__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C963CC3C3C3C3C3"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out1__0_carry__0_i_13_n_0\,
      I2 => \audio_out1__0_carry__0_i_14_n_0\,
      I3 => out_next1,
      I4 => \out_next0_inferred__0/i___2_carry__0_n_7\,
      I5 => \audio_out_reg__14_0\(0),
      O => \audio_out1__0_carry__0_i_4_n_0\
    );
\audio_out1__0_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__0_i_1_n_0\,
      I1 => \audio_out1__0_carry__0_i_15_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__0_i_16_n_0\,
      I4 => \audio_out1__0_carry__0_i_17_n_0\,
      O => \audio_out1__0_carry__0_i_5_n_0\
    );
\audio_out1__0_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__0_i_2_n_0\,
      I1 => \audio_out1__0_carry__0_i_18_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__0_i_10_n_0\,
      I4 => \audio_out1__0_carry__0_i_9_n_0\,
      O => \audio_out1__0_carry__0_i_6_n_0\
    );
\audio_out1__0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__0_i_3_n_0\,
      I1 => \audio_out1__0_carry__0_i_19_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__0_i_12_n_0\,
      I4 => \audio_out1__0_carry__0_i_11_n_0\,
      O => \audio_out1__0_carry__0_i_7_n_0\
    );
\audio_out1__0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \audio_out_reg__14_0\(0),
      I1 => \audio_out1__0_carry__0_i_20_n_0\,
      I2 => \audio_out1__0_carry__0_i_14_n_0\,
      I3 => \audio_out1__0_carry__0_i_13_n_0\,
      I4 => \audio_out1__0_carry__0_i_21_n_0\,
      O => \audio_out1__0_carry__0_i_8_n_0\
    );
\audio_out1__0_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__0_i_19_n_0\,
      I2 => \audio_out1__0_carry__0_i_20_n_0\,
      I3 => \audio_out1__0_carry_i_12_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__0_i_9_n_0\
    );
\audio_out1__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out1__0_carry__0_n_0\,
      CO(3) => \audio_out1__0_carry__1_n_0\,
      CO(2) => \audio_out1__0_carry__1_n_1\,
      CO(1) => \audio_out1__0_carry__1_n_2\,
      CO(0) => \audio_out1__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out1__0_carry__1_i_1_n_0\,
      DI(2) => \audio_out1__0_carry__1_i_2_n_0\,
      DI(1) => \audio_out1__0_carry__1_i_3_n_0\,
      DI(0) => \audio_out1__0_carry__1_i_4_n_0\,
      O(3 downto 0) => audio_out1(11 downto 8),
      S(3) => \audio_out1__0_carry__1_i_5_n_0\,
      S(2) => \audio_out1__0_carry__1_i_6_n_0\,
      S(1) => \audio_out1__0_carry__1_i_7_n_0\,
      S(0) => \audio_out1__0_carry__1_i_8_n_0\
    );
\audio_out1__0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__1_n_5\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__1_i_9_n_0\,
      I5 => \audio_out1__0_carry__1_i_10_n_0\,
      O => \audio_out1__0_carry__1_i_1_n_0\
    );
\audio_out1__0_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__0_i_15_n_0\,
      I2 => \audio_out1__0_carry__1_i_20_n_0\,
      I3 => \audio_out1__0_carry__0_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__1_i_10_n_0\
    );
\audio_out1__0_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__1_i_20_n_0\,
      I2 => \audio_out1__0_carry__0_i_15_n_0\,
      I3 => \audio_out1__0_carry__0_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__1_i_11_n_0\
    );
\audio_out1__0_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__0_i_18_n_0\,
      I2 => \audio_out1__0_carry__0_i_15_n_0\,
      I3 => \audio_out1__0_carry__0_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__1_i_12_n_0\
    );
\audio_out1__0_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__0_i_15_n_0\,
      I2 => \audio_out1__0_carry__0_i_18_n_0\,
      I3 => \audio_out1__0_carry__0_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__1_i_13_n_0\
    );
\audio_out1__0_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__0_i_19_n_0\,
      I2 => \audio_out1__0_carry__0_i_18_n_0\,
      I3 => \audio_out1__0_carry__0_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__1_i_14_n_0\
    );
\audio_out1__0_carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__1_n_4\,
      I2 => out_next1,
      O => \audio_out1__0_carry__1_i_15_n_0\
    );
\audio_out1__0_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__1_i_20_n_0\,
      I2 => \audio_out1__0_carry__1_i_19_n_0\,
      I3 => \audio_out1__0_carry__0_i_15_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__1_i_16_n_0\
    );
\audio_out1__0_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__1_i_18_n_0\,
      I2 => \audio_out1__0_carry__1_i_19_n_0\,
      I3 => \audio_out1__0_carry__1_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__1_i_17_n_0\
    );
\audio_out1__0_carry__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__1_n_5\,
      I2 => out_next1,
      O => \audio_out1__0_carry__1_i_18_n_0\
    );
\audio_out1__0_carry__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__1_n_6\,
      I2 => out_next1,
      O => \audio_out1__0_carry__1_i_19_n_0\
    );
\audio_out1__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__1_n_6\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__1_i_11_n_0\,
      I5 => \audio_out1__0_carry__1_i_12_n_0\,
      O => \audio_out1__0_carry__1_i_2_n_0\
    );
\audio_out1__0_carry__1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__1_n_7\,
      I2 => out_next1,
      O => \audio_out1__0_carry__1_i_20_n_0\
    );
\audio_out1__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__1_n_7\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__1_i_13_n_0\,
      I5 => \audio_out1__0_carry__1_i_14_n_0\,
      O => \audio_out1__0_carry__1_i_3_n_0\
    );
\audio_out1__0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__0_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__0_i_17_n_0\,
      I5 => \audio_out1__0_carry__0_i_16_n_0\,
      O => \audio_out1__0_carry__1_i_4_n_0\
    );
\audio_out1__0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__1_i_1_n_0\,
      I1 => \audio_out1__0_carry__1_i_15_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__1_i_16_n_0\,
      I4 => \audio_out1__0_carry__1_i_17_n_0\,
      O => \audio_out1__0_carry__1_i_5_n_0\
    );
\audio_out1__0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__1_i_2_n_0\,
      I1 => \audio_out1__0_carry__1_i_18_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__1_i_10_n_0\,
      I4 => \audio_out1__0_carry__1_i_9_n_0\,
      O => \audio_out1__0_carry__1_i_6_n_0\
    );
\audio_out1__0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__1_i_3_n_0\,
      I1 => \audio_out1__0_carry__1_i_19_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__1_i_12_n_0\,
      I4 => \audio_out1__0_carry__1_i_11_n_0\,
      O => \audio_out1__0_carry__1_i_7_n_0\
    );
\audio_out1__0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__1_i_4_n_0\,
      I1 => \audio_out1__0_carry__1_i_20_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__1_i_14_n_0\,
      I4 => \audio_out1__0_carry__1_i_13_n_0\,
      O => \audio_out1__0_carry__1_i_8_n_0\
    );
\audio_out1__0_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__1_i_19_n_0\,
      I2 => \audio_out1__0_carry__1_i_20_n_0\,
      I3 => \audio_out1__0_carry__0_i_15_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__1_i_9_n_0\
    );
\audio_out1__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out1__0_carry__1_n_0\,
      CO(3) => \audio_out1__0_carry__2_n_0\,
      CO(2) => \audio_out1__0_carry__2_n_1\,
      CO(1) => \audio_out1__0_carry__2_n_2\,
      CO(0) => \audio_out1__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \audio_out1__0_carry__2_i_1_n_0\,
      DI(2) => \audio_out1__0_carry__2_i_2_n_0\,
      DI(1) => \audio_out1__0_carry__2_i_3_n_0\,
      DI(0) => \audio_out1__0_carry__2_i_4_n_0\,
      O(3 downto 0) => audio_out1(15 downto 12),
      S(3) => \audio_out1__0_carry__2_i_5_n_0\,
      S(2) => \audio_out1__0_carry__2_i_6_n_0\,
      S(1) => \audio_out1__0_carry__2_i_7_n_0\,
      S(0) => \audio_out1__0_carry__2_i_8_n_0\
    );
\audio_out1__0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__2_n_5\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__2_i_9_n_0\,
      I5 => \audio_out1__0_carry__2_i_10_n_0\,
      O => \audio_out1__0_carry__2_i_1_n_0\
    );
\audio_out1__0_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__1_i_15_n_0\,
      I2 => \audio_out1__0_carry__2_i_20_n_0\,
      I3 => \audio_out1__0_carry__1_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__2_i_10_n_0\
    );
\audio_out1__0_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__2_i_20_n_0\,
      I2 => \audio_out1__0_carry__1_i_15_n_0\,
      I3 => \audio_out1__0_carry__1_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__2_i_11_n_0\
    );
\audio_out1__0_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__1_i_18_n_0\,
      I2 => \audio_out1__0_carry__1_i_15_n_0\,
      I3 => \audio_out1__0_carry__1_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__2_i_12_n_0\
    );
\audio_out1__0_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__1_i_15_n_0\,
      I2 => \audio_out1__0_carry__1_i_18_n_0\,
      I3 => \audio_out1__0_carry__1_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__2_i_13_n_0\
    );
\audio_out1__0_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__1_i_19_n_0\,
      I2 => \audio_out1__0_carry__1_i_18_n_0\,
      I3 => \audio_out1__0_carry__1_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__2_i_14_n_0\
    );
\audio_out1__0_carry__2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__2_n_4\,
      I2 => out_next1,
      O => \audio_out1__0_carry__2_i_15_n_0\
    );
\audio_out1__0_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__2_i_20_n_0\,
      I2 => \audio_out1__0_carry__2_i_19_n_0\,
      I3 => \audio_out1__0_carry__1_i_15_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__2_i_16_n_0\
    );
\audio_out1__0_carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__2_i_18_n_0\,
      I2 => \audio_out1__0_carry__2_i_19_n_0\,
      I3 => \audio_out1__0_carry__2_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__2_i_17_n_0\
    );
\audio_out1__0_carry__2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__2_n_5\,
      I2 => out_next1,
      O => \audio_out1__0_carry__2_i_18_n_0\
    );
\audio_out1__0_carry__2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__2_n_6\,
      I2 => out_next1,
      O => \audio_out1__0_carry__2_i_19_n_0\
    );
\audio_out1__0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__2_n_6\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__2_i_11_n_0\,
      I5 => \audio_out1__0_carry__2_i_12_n_0\,
      O => \audio_out1__0_carry__2_i_2_n_0\
    );
\audio_out1__0_carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__2_n_7\,
      I2 => out_next1,
      O => \audio_out1__0_carry__2_i_20_n_0\
    );
\audio_out1__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__2_n_7\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__2_i_13_n_0\,
      I5 => \audio_out1__0_carry__2_i_14_n_0\,
      O => \audio_out1__0_carry__2_i_3_n_0\
    );
\audio_out1__0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__1_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__1_i_17_n_0\,
      I5 => \audio_out1__0_carry__1_i_16_n_0\,
      O => \audio_out1__0_carry__2_i_4_n_0\
    );
\audio_out1__0_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__2_i_1_n_0\,
      I1 => \audio_out1__0_carry__2_i_15_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__2_i_16_n_0\,
      I4 => \audio_out1__0_carry__2_i_17_n_0\,
      O => \audio_out1__0_carry__2_i_5_n_0\
    );
\audio_out1__0_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__2_i_2_n_0\,
      I1 => \audio_out1__0_carry__2_i_18_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__2_i_10_n_0\,
      I4 => \audio_out1__0_carry__2_i_9_n_0\,
      O => \audio_out1__0_carry__2_i_6_n_0\
    );
\audio_out1__0_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__2_i_3_n_0\,
      I1 => \audio_out1__0_carry__2_i_19_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__2_i_12_n_0\,
      I4 => \audio_out1__0_carry__2_i_11_n_0\,
      O => \audio_out1__0_carry__2_i_7_n_0\
    );
\audio_out1__0_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \audio_out1__0_carry__2_i_4_n_0\,
      I1 => \audio_out1__0_carry__2_i_20_n_0\,
      I2 => \audio_out_reg__14_0\(0),
      I3 => \audio_out1__0_carry__2_i_14_n_0\,
      I4 => \audio_out1__0_carry__2_i_13_n_0\,
      O => \audio_out1__0_carry__2_i_8_n_0\
    );
\audio_out1__0_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__2_i_19_n_0\,
      I2 => \audio_out1__0_carry__2_i_20_n_0\,
      I3 => \audio_out1__0_carry__1_i_15_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__2_i_9_n_0\
    );
\audio_out1__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \audio_out1__0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_audio_out1__0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \audio_out1__0_carry__3_n_2\,
      CO(0) => \audio_out1__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \audio_out1__0_carry__3_i_1_n_0\,
      DI(0) => \audio_out1__0_carry__3_i_2_n_0\,
      O(3) => \NLW_audio_out1__0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => audio_out1(18 downto 16),
      S(3) => '0',
      S(2) => \audio_out1__0_carry__3_i_3_n_0\,
      S(1) => \audio_out1__0_carry__3_i_4_n_0\,
      S(0) => \audio_out1__0_carry__3_i_5_n_0\
    );
\audio_out1__0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0D4C0C0C0C0C0"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out1__0_carry__3_i_6_n_0\,
      I2 => \audio_out1__0_carry__3_i_7_n_0\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => out_next1,
      I5 => \out_next0_inferred__0/i___2_carry__3_n_7\,
      O => \audio_out1__0_carry__3_i_1_n_0\
    );
\audio_out1__0_carry__3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0D4C0C0C0C0C0"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out1__0_carry__3_i_11_n_0\,
      I2 => \audio_out1__0_carry__3_i_12_n_0\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => out_next1,
      I5 => \out_next0_inferred__0/i___2_carry__3_n_6\,
      O => \audio_out1__0_carry__3_i_10_n_0\
    );
\audio_out1__0_carry__3_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__2_i_18_n_0\,
      I2 => \audio_out1__0_carry__2_i_15_n_0\,
      I3 => \audio_out1__0_carry__2_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__3_i_11_n_0\
    );
\audio_out1__0_carry__3_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D2D2DD222222"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__3_i_14_n_0\,
      I2 => \audio_out1__0_carry__2_i_15_n_0\,
      I3 => \audio_out1__0_carry__2_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__3_i_12_n_0\
    );
\audio_out1__0_carry__3_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__3_n_6\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      O => \audio_out1__0_carry__3_i_13_n_0\
    );
\audio_out1__0_carry__3_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__3_n_7\,
      O => \audio_out1__0_carry__3_i_14_n_0\
    );
\audio_out1__0_carry__3_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC1444CCCC5000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out_reg__14_0\(3),
      I2 => \audio_out_reg__14_0\(2),
      I3 => \out_next0_inferred__0/i___2_carry__3_n_7\,
      I4 => out_next1,
      I5 => \out_next0_inferred__0/i___2_carry__2_n_4\,
      O => \audio_out1__0_carry__3_i_15_n_0\
    );
\audio_out1__0_carry__3_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_next1,
      I1 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \audio_out1__0_carry__3_i_16_n_0\
    );
\audio_out1__0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC000000"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => out_next1,
      I2 => \out_next0_inferred__0/i___2_carry__2_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__2_i_17_n_0\,
      I5 => \audio_out1__0_carry__2_i_16_n_0\,
      O => \audio_out1__0_carry__3_i_2_n_0\
    );
\audio_out1__0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \audio_out1__0_carry__3_i_8_n_0\,
      I1 => \audio_out1__0_carry__3_i_9_n_0\,
      I2 => \audio_out1__0_carry__3_i_10_n_0\,
      O => \audio_out1__0_carry__3_i_3_n_0\
    );
\audio_out1__0_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \audio_out1__0_carry__3_i_1_n_0\,
      I1 => \audio_out1__0_carry__3_i_11_n_0\,
      I2 => \audio_out1__0_carry__3_i_12_n_0\,
      I3 => \audio_out1__0_carry__3_i_13_n_0\,
      O => \audio_out1__0_carry__3_i_4_n_0\
    );
\audio_out1__0_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \audio_out1__0_carry__3_i_2_n_0\,
      I1 => \audio_out1__0_carry__3_i_6_n_0\,
      I2 => \audio_out1__0_carry__3_i_7_n_0\,
      I3 => \audio_out_reg__14_0\(0),
      I4 => \audio_out1__0_carry__3_i_14_n_0\,
      O => \audio_out1__0_carry__3_i_5_n_0\
    );
\audio_out1__0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__2_i_19_n_0\,
      I2 => \audio_out1__0_carry__2_i_18_n_0\,
      I3 => \audio_out1__0_carry__2_i_20_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__3_i_6_n_0\
    );
\audio_out1__0_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry__2_i_15_n_0\,
      I2 => \audio_out1__0_carry__2_i_18_n_0\,
      I3 => \audio_out1__0_carry__2_i_19_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry__3_i_7_n_0\
    );
\audio_out1__0_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F78870F0F8787"
    )
        port map (
      I0 => \audio_out_reg__14_0\(0),
      I1 => \out_next0_inferred__0/i___2_carry__3_n_5\,
      I2 => \audio_out1__0_carry__3_i_15_n_0\,
      I3 => \out_next0_inferred__0/i___2_carry__3_n_6\,
      I4 => \audio_out1__0_carry__3_i_16_n_0\,
      I5 => \audio_out_reg__14_0\(1),
      O => \audio_out1__0_carry__3_i_8_n_0\
    );
\audio_out1__0_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F08880008080000"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out1__0_carry__2_i_15_n_0\,
      I2 => \audio_out1__0_carry__3_i_14_n_0\,
      I3 => \audio_out1__0_carry__2_i_18_n_0\,
      I4 => \audio_out_reg__14_0\(1),
      I5 => \audio_out_reg__14_0\(3),
      O => \audio_out1__0_carry__3_i_9_n_0\
    );
\audio_out1__0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778787877888888"
    )
        port map (
      I0 => \audio_out_reg__14_0\(1),
      I1 => \audio_out1__0_carry_i_8_n_0\,
      I2 => \audio_out1__0_carry_i_9_n_0\,
      I3 => \audio_out1__0_carry_i_10_n_0\,
      I4 => \audio_out_reg__14_0\(3),
      I5 => \audio_out_reg__14_0\(2),
      O => \audio_out1__0_carry_i_1_n_0\
    );
\audio_out1__0_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry_n_7\,
      I2 => out_next1,
      O => \audio_out1__0_carry_i_10_n_0\
    );
\audio_out1__0_carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \audio_out_reg__14_0\(2),
      I1 => \audio_out_reg__14_0\(1),
      O => \audio_out1__0_carry_i_11_n_0\
    );
\audio_out1__0_carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry_n_4\,
      I2 => out_next1,
      O => \audio_out1__0_carry_i_12_n_0\
    );
\audio_out1__0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33CC15404040"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out_reg__14_0\(1),
      I2 => \out_next0_inferred__0/i___2_carry_n_6\,
      I3 => \audio_out_reg__14_0\(2),
      I4 => \out_next0_inferred__0/i___2_carry_n_7\,
      I5 => out_next1,
      O => \audio_out1__0_carry_i_2_n_0\
    );
\audio_out1__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => out_next1,
      I1 => \out_next0_inferred__0/i___2_carry_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      O => \audio_out1__0_carry_i_3_n_0\
    );
\audio_out1__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95556AAA6AAA6AAA"
    )
        port map (
      I0 => \audio_out1__0_carry_i_1_n_0\,
      I1 => \audio_out1__0_carry_i_11_n_0\,
      I2 => \audio_out1__0_carry_i_9_n_0\,
      I3 => \audio_out1__0_carry_i_10_n_0\,
      I4 => \audio_out1__0_carry_i_12_n_0\,
      I5 => \audio_out_reg__14_0\(0),
      O => \audio_out1__0_carry_i_4_n_0\
    );
\audio_out1__0_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \audio_out1__0_carry_i_10_n_0\,
      I1 => \audio_out_reg__14_0\(2),
      I2 => \audio_out1__0_carry_i_9_n_0\,
      I3 => \audio_out_reg__14_0\(1),
      I4 => \audio_out_reg__14_0\(0),
      I5 => \audio_out1__0_carry_i_8_n_0\,
      O => \audio_out1__0_carry_i_5_n_0\
    );
\audio_out1__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33CC33CC15404040"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \audio_out_reg__14_0\(0),
      I2 => \out_next0_inferred__0/i___2_carry_n_6\,
      I3 => \audio_out_reg__14_0\(1),
      I4 => \out_next0_inferred__0/i___2_carry_n_7\,
      I5 => out_next1,
      O => \audio_out1__0_carry_i_6_n_0\
    );
\audio_out1__0_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE00"
    )
        port map (
      I0 => out_next1,
      I1 => \out_next0_inferred__0/i___2_carry_n_7\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I3 => \audio_out_reg__14_0\(0),
      O => \audio_out1__0_carry_i_7_n_0\
    );
\audio_out1__0_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry_n_5\,
      I2 => out_next1,
      O => \audio_out1__0_carry_i_8_n_0\
    );
\audio_out1__0_carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry_n_6\,
      I2 => out_next1,
      O => \audio_out1__0_carry_i_9_n_0\
    );
audio_out_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(18),
      Q => audio_out(15),
      R => c64_reset
    );
\audio_out_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(17),
      Q => audio_out(14),
      R => c64_reset
    );
\audio_out_reg__1\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(16),
      Q => audio_out(13),
      R => c64_reset
    );
\audio_out_reg__10\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(7),
      Q => audio_out(4),
      R => c64_reset
    );
\audio_out_reg__11\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(6),
      Q => audio_out(3),
      R => c64_reset
    );
\audio_out_reg__12\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(5),
      Q => audio_out(2),
      R => c64_reset
    );
\audio_out_reg__13\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(4),
      Q => audio_out(1),
      R => c64_reset
    );
\audio_out_reg__14\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(3),
      Q => audio_out(0),
      R => c64_reset
    );
\audio_out_reg__2\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(15),
      Q => audio_out(12),
      R => c64_reset
    );
\audio_out_reg__3\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(14),
      Q => audio_out(11),
      R => c64_reset
    );
\audio_out_reg__4\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(13),
      Q => audio_out(10),
      R => c64_reset
    );
\audio_out_reg__5\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(12),
      Q => audio_out(9),
      R => c64_reset
    );
\audio_out_reg__6\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(11),
      Q => audio_out(8),
      R => c64_reset
    );
\audio_out_reg__7\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(10),
      Q => audio_out(7),
      R => c64_reset
    );
\audio_out_reg__8\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(9),
      Q => audio_out(6),
      R => c64_reset
    );
\audio_out_reg__9\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => audio_out1(8),
      Q => audio_out(5),
      R => c64_reset
    );
\band[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_103\,
      I1 => band_reg(3),
      O => \band[0]_i_2_n_0\
    );
\band[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_104\,
      I1 => band_reg(2),
      O => \band[0]_i_3_n_0\
    );
\band[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_105\,
      I1 => band_reg(1),
      O => \band[0]_i_4_n_0\
    );
\band[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => low5_n_89,
      I1 => band_reg(0),
      O => \band[0]_i_5_n_0\
    );
\band[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(15),
      O => \band[12]_i_2_n_0\
    );
\band[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_92\,
      I1 => band_reg(14),
      O => \band[12]_i_3_n_0\
    );
\band[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_93\,
      I1 => band_reg(13),
      O => \band[12]_i_4_n_0\
    );
\band[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_94\,
      I1 => band_reg(12),
      O => \band[12]_i_5_n_0\
    );
\band[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(19),
      O => \band[16]_i_2_n_0\
    );
\band[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(18),
      O => \band[16]_i_3_n_0\
    );
\band[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(17),
      O => \band[16]_i_4_n_0\
    );
\band[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(16),
      O => \band[16]_i_5_n_0\
    );
\band[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(23),
      O => \band[20]_i_2_n_0\
    );
\band[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(22),
      O => \band[20]_i_3_n_0\
    );
\band[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(21),
      O => \band[20]_i_4_n_0\
    );
\band[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(20),
      O => \band[20]_i_5_n_0\
    );
\band[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(27),
      O => \band[24]_i_2_n_0\
    );
\band[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(26),
      O => \band[24]_i_3_n_0\
    );
\band[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(25),
      O => \band[24]_i_4_n_0\
    );
\band[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(24),
      O => \band[24]_i_5_n_0\
    );
\band[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(31),
      O => \band[28]_i_2_n_0\
    );
\band[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(30),
      O => \band[28]_i_3_n_0\
    );
\band[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(29),
      O => \band[28]_i_4_n_0\
    );
\band[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(28),
      O => \band[28]_i_5_n_0\
    );
\band[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_99\,
      I1 => band_reg(7),
      O => \band[4]_i_2_n_0\
    );
\band[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_100\,
      I1 => band_reg(6),
      O => \band[4]_i_3_n_0\
    );
\band[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_101\,
      I1 => band_reg(5),
      O => \band[4]_i_4_n_0\
    );
\band[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_102\,
      I1 => band_reg(4),
      O => \band[4]_i_5_n_0\
    );
\band[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_95\,
      I1 => band_reg(11),
      O => \band[8]_i_2_n_0\
    );
\band[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_96\,
      I1 => band_reg(10),
      O => \band[8]_i_3_n_0\
    );
\band[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_97\,
      I1 => band_reg(9),
      O => \band[8]_i_4_n_0\
    );
\band[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low5__0_n_98\,
      I1 => band_reg(8),
      O => \band[8]_i_5_n_0\
    );
\band_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[0]_i_1_n_7\,
      Q => band_reg(0),
      R => c64_reset
    );
\band_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \band_reg[0]_i_1_n_0\,
      CO(2) => \band_reg[0]_i_1_n_1\,
      CO(1) => \band_reg[0]_i_1_n_2\,
      CO(0) => \band_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low5__0_n_103\,
      DI(2) => \low5__0_n_104\,
      DI(1) => \low5__0_n_105\,
      DI(0) => low5_n_89,
      O(3) => \band_reg[0]_i_1_n_4\,
      O(2) => \band_reg[0]_i_1_n_5\,
      O(1) => \band_reg[0]_i_1_n_6\,
      O(0) => \band_reg[0]_i_1_n_7\,
      S(3) => \band[0]_i_2_n_0\,
      S(2) => \band[0]_i_3_n_0\,
      S(1) => \band[0]_i_4_n_0\,
      S(0) => \band[0]_i_5_n_0\
    );
\band_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[8]_i_1_n_5\,
      Q => band_reg(10),
      R => c64_reset
    );
\band_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[8]_i_1_n_4\,
      Q => band_reg(11),
      R => c64_reset
    );
\band_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[12]_i_1_n_7\,
      Q => band_reg(12),
      R => c64_reset
    );
\band_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[8]_i_1_n_0\,
      CO(3) => \band_reg[12]_i_1_n_0\,
      CO(2) => \band_reg[12]_i_1_n_1\,
      CO(1) => \band_reg[12]_i_1_n_2\,
      CO(0) => \band_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in0,
      DI(2) => \low5__0_n_92\,
      DI(1) => \low5__0_n_93\,
      DI(0) => \low5__0_n_94\,
      O(3) => \band_reg[12]_i_1_n_4\,
      O(2) => \band_reg[12]_i_1_n_5\,
      O(1) => \band_reg[12]_i_1_n_6\,
      O(0) => \band_reg[12]_i_1_n_7\,
      S(3) => \band[12]_i_2_n_0\,
      S(2) => \band[12]_i_3_n_0\,
      S(1) => \band[12]_i_4_n_0\,
      S(0) => \band[12]_i_5_n_0\
    );
\band_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[12]_i_1_n_6\,
      Q => band_reg(13),
      R => c64_reset
    );
\band_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[12]_i_1_n_5\,
      Q => band_reg(14),
      R => c64_reset
    );
\band_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[12]_i_1_n_4\,
      Q => band_reg(15),
      R => c64_reset
    );
\band_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[16]_i_1_n_7\,
      Q => band_reg(16),
      R => c64_reset
    );
\band_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[12]_i_1_n_0\,
      CO(3) => \band_reg[16]_i_1_n_0\,
      CO(2) => \band_reg[16]_i_1_n_1\,
      CO(1) => \band_reg[16]_i_1_n_2\,
      CO(0) => \band_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in0,
      DI(2) => p_0_in0,
      DI(1) => p_0_in0,
      DI(0) => p_0_in0,
      O(3) => \band_reg[16]_i_1_n_4\,
      O(2) => \band_reg[16]_i_1_n_5\,
      O(1) => \band_reg[16]_i_1_n_6\,
      O(0) => \band_reg[16]_i_1_n_7\,
      S(3) => \band[16]_i_2_n_0\,
      S(2) => \band[16]_i_3_n_0\,
      S(1) => \band[16]_i_4_n_0\,
      S(0) => \band[16]_i_5_n_0\
    );
\band_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[16]_i_1_n_6\,
      Q => band_reg(17),
      R => c64_reset
    );
\band_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[16]_i_1_n_5\,
      Q => band_reg(18),
      R => c64_reset
    );
\band_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[16]_i_1_n_4\,
      Q => band_reg(19),
      R => c64_reset
    );
\band_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[0]_i_1_n_6\,
      Q => band_reg(1),
      R => c64_reset
    );
\band_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[20]_i_1_n_7\,
      Q => band_reg(20),
      R => c64_reset
    );
\band_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[16]_i_1_n_0\,
      CO(3) => \band_reg[20]_i_1_n_0\,
      CO(2) => \band_reg[20]_i_1_n_1\,
      CO(1) => \band_reg[20]_i_1_n_2\,
      CO(0) => \band_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in0,
      DI(2) => p_0_in0,
      DI(1) => p_0_in0,
      DI(0) => p_0_in0,
      O(3) => \band_reg[20]_i_1_n_4\,
      O(2) => \band_reg[20]_i_1_n_5\,
      O(1) => \band_reg[20]_i_1_n_6\,
      O(0) => \band_reg[20]_i_1_n_7\,
      S(3) => \band[20]_i_2_n_0\,
      S(2) => \band[20]_i_3_n_0\,
      S(1) => \band[20]_i_4_n_0\,
      S(0) => \band[20]_i_5_n_0\
    );
\band_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[20]_i_1_n_6\,
      Q => band_reg(21),
      R => c64_reset
    );
\band_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[20]_i_1_n_5\,
      Q => band_reg(22),
      R => c64_reset
    );
\band_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[20]_i_1_n_4\,
      Q => band_reg(23),
      R => c64_reset
    );
\band_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[24]_i_1_n_7\,
      Q => band_reg(24),
      R => c64_reset
    );
\band_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[20]_i_1_n_0\,
      CO(3) => \band_reg[24]_i_1_n_0\,
      CO(2) => \band_reg[24]_i_1_n_1\,
      CO(1) => \band_reg[24]_i_1_n_2\,
      CO(0) => \band_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in0,
      DI(2) => p_0_in0,
      DI(1) => p_0_in0,
      DI(0) => p_0_in0,
      O(3) => \band_reg[24]_i_1_n_4\,
      O(2) => \band_reg[24]_i_1_n_5\,
      O(1) => \band_reg[24]_i_1_n_6\,
      O(0) => \band_reg[24]_i_1_n_7\,
      S(3) => \band[24]_i_2_n_0\,
      S(2) => \band[24]_i_3_n_0\,
      S(1) => \band[24]_i_4_n_0\,
      S(0) => \band[24]_i_5_n_0\
    );
\band_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[24]_i_1_n_6\,
      Q => band_reg(25),
      R => c64_reset
    );
\band_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[24]_i_1_n_5\,
      Q => band_reg(26),
      R => c64_reset
    );
\band_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[24]_i_1_n_4\,
      Q => band_reg(27),
      R => c64_reset
    );
\band_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[28]_i_1_n_7\,
      Q => band_reg(28),
      R => c64_reset
    );
\band_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[24]_i_1_n_0\,
      CO(3) => \NLW_band_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \band_reg[28]_i_1_n_1\,
      CO(1) => \band_reg[28]_i_1_n_2\,
      CO(0) => \band_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_0_in0,
      DI(1) => p_0_in0,
      DI(0) => p_0_in0,
      O(3) => \band_reg[28]_i_1_n_4\,
      O(2) => \band_reg[28]_i_1_n_5\,
      O(1) => \band_reg[28]_i_1_n_6\,
      O(0) => \band_reg[28]_i_1_n_7\,
      S(3) => \band[28]_i_2_n_0\,
      S(2) => \band[28]_i_3_n_0\,
      S(1) => \band[28]_i_4_n_0\,
      S(0) => \band[28]_i_5_n_0\
    );
\band_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[28]_i_1_n_6\,
      Q => band_reg(29),
      R => c64_reset
    );
\band_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[0]_i_1_n_5\,
      Q => band_reg(2),
      R => c64_reset
    );
\band_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[28]_i_1_n_5\,
      Q => band_reg(30),
      R => c64_reset
    );
\band_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[28]_i_1_n_4\,
      Q => band_reg(31),
      R => c64_reset
    );
\band_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[0]_i_1_n_4\,
      Q => band_reg(3),
      R => c64_reset
    );
\band_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[4]_i_1_n_7\,
      Q => band_reg(4),
      R => c64_reset
    );
\band_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[0]_i_1_n_0\,
      CO(3) => \band_reg[4]_i_1_n_0\,
      CO(2) => \band_reg[4]_i_1_n_1\,
      CO(1) => \band_reg[4]_i_1_n_2\,
      CO(0) => \band_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low5__0_n_99\,
      DI(2) => \low5__0_n_100\,
      DI(1) => \low5__0_n_101\,
      DI(0) => \low5__0_n_102\,
      O(3) => \band_reg[4]_i_1_n_4\,
      O(2) => \band_reg[4]_i_1_n_5\,
      O(1) => \band_reg[4]_i_1_n_6\,
      O(0) => \band_reg[4]_i_1_n_7\,
      S(3) => \band[4]_i_2_n_0\,
      S(2) => \band[4]_i_3_n_0\,
      S(1) => \band[4]_i_4_n_0\,
      S(0) => \band[4]_i_5_n_0\
    );
\band_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[4]_i_1_n_6\,
      Q => band_reg(5),
      R => c64_reset
    );
\band_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[4]_i_1_n_5\,
      Q => band_reg(6),
      R => c64_reset
    );
\band_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[4]_i_1_n_4\,
      Q => band_reg(7),
      R => c64_reset
    );
\band_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[8]_i_1_n_7\,
      Q => band_reg(8),
      R => c64_reset
    );
\band_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \band_reg[4]_i_1_n_0\,
      CO(3) => \band_reg[8]_i_1_n_0\,
      CO(2) => \band_reg[8]_i_1_n_1\,
      CO(1) => \band_reg[8]_i_1_n_2\,
      CO(0) => \band_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low5__0_n_95\,
      DI(2) => \low5__0_n_96\,
      DI(1) => \low5__0_n_97\,
      DI(0) => \low5__0_n_98\,
      O(3) => \band_reg[8]_i_1_n_4\,
      O(2) => \band_reg[8]_i_1_n_5\,
      O(1) => \band_reg[8]_i_1_n_6\,
      O(0) => \band_reg[8]_i_1_n_7\,
      S(3) => \band[8]_i_2_n_0\,
      S(2) => \band[8]_i_3_n_0\,
      S(1) => \band[8]_i_4_n_0\,
      S(0) => \band[8]_i_5_n_0\
    );
\band_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \band_reg[8]_i_1_n_6\,
      Q => band_reg(9),
      R => c64_reset
    );
\high_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(0),
      Q => high(0),
      R => c64_reset
    );
\high_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(10),
      Q => high(10),
      R => c64_reset
    );
\high_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(11),
      Q => high(11),
      R => c64_reset
    );
\high_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(12),
      Q => high(12),
      R => c64_reset
    );
\high_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(13),
      Q => high(13),
      R => c64_reset
    );
\high_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(14),
      Q => high(14),
      R => c64_reset
    );
\high_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(15),
      Q => high(15),
      R => c64_reset
    );
\high_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(16),
      Q => high(16),
      R => c64_reset
    );
\high_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(17),
      Q => high(17),
      R => c64_reset
    );
\high_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(18),
      Q => high(18),
      R => c64_reset
    );
\high_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(19),
      Q => high(19),
      R => c64_reset
    );
\high_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(1),
      Q => high(1),
      R => c64_reset
    );
\high_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(20),
      Q => high(20),
      R => c64_reset
    );
\high_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(21),
      Q => high(21),
      R => c64_reset
    );
\high_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(22),
      Q => high(22),
      R => c64_reset
    );
\high_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(23),
      Q => high(23),
      R => c64_reset
    );
\high_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(24),
      Q => high(24),
      R => c64_reset
    );
\high_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(25),
      Q => high(25),
      R => c64_reset
    );
\high_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(26),
      Q => high(26),
      R => c64_reset
    );
\high_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(27),
      Q => high(27),
      R => c64_reset
    );
\high_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(28),
      Q => high(28),
      R => c64_reset
    );
\high_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(29),
      Q => high(29),
      R => c64_reset
    );
\high_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(2),
      Q => high(2),
      R => c64_reset
    );
\high_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(30),
      Q => high(30),
      R => c64_reset
    );
\high_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(31),
      Q => high(31),
      R => c64_reset
    );
\high_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(3),
      Q => high(3),
      R => c64_reset
    );
\high_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(4),
      Q => high(4),
      R => c64_reset
    );
\high_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(5),
      Q => high(5),
      R => c64_reset
    );
\high_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(6),
      Q => high(6),
      R => c64_reset
    );
\high_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(7),
      Q => high(7),
      R => c64_reset
    );
\high_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(8),
      Q => high(8),
      R => c64_reset
    );
\high_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => low6(9),
      Q => high(9),
      R => c64_reset
    );
\i___2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__0_i_9_n_0\,
      I1 => \i___2_carry__0_i_10_n_0\,
      I2 => out_next0(6),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(6),
      O => \i___2_carry__0_i_1_n_0\
    );
\i___2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(6),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(6),
      I4 => low_reg(6),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__0_i_10_n_0\
    );
\i___2_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(4),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(4),
      I5 => low_reg(4),
      O => \i___2_carry__0_i_13_n_0\
    );
\i___2_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(5),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(5),
      I4 => low_reg(5),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__0_i_14_n_0\
    );
\i___2_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(3),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(3),
      I5 => low_reg(3),
      O => \i___2_carry__0_i_15_n_0\
    );
\i___2_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(4),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(4),
      I4 => low_reg(4),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__0_i_16_n_0\
    );
\i___2_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(7),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(7),
      I4 => low_reg(7),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__0_i_17_n_0\
    );
\i___2_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(6),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(6),
      I5 => low_reg(6),
      O => \i___2_carry__0_i_18_n_0\
    );
\i___2_carry__0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(7),
      I1 => low5_2(7),
      O => out1_0(3)
    );
\i___2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__0_i_13_n_0\,
      I1 => \i___2_carry__0_i_14_n_0\,
      I2 => out_next0(5),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(5),
      O => \i___2_carry__0_i_2_n_0\
    );
\i___2_carry__0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => low5_2(6),
      O => out1_0(2)
    );
\i___2_carry__0_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => low5_2(5),
      O => out1_0(1)
    );
\i___2_carry__0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => low5_2(4),
      O => out1_0(0)
    );
\i___2_carry__0_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(7),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(7),
      O => \filter_reg[filt][1]_0\(3)
    );
\i___2_carry__0_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(6),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(6),
      O => \filter_reg[filt][1]_0\(2)
    );
\i___2_carry__0_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(5),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(5),
      O => \filter_reg[filt][1]_0\(1)
    );
\i___2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__0_i_15_n_0\,
      I1 => \i___2_carry__0_i_16_n_0\,
      I2 => out_next0(4),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(4),
      O => \i___2_carry__0_i_3_n_0\
    );
\i___2_carry__0_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(4),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(4),
      O => \filter_reg[filt][1]_0\(0)
    );
\i___2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry_i_16_n_0\,
      I1 => \i___2_carry_i_14_n_0\,
      I2 => out_next0(3),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(3),
      O => \i___2_carry__0_i_4_n_0\
    );
\i___2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__0_i_1_n_0\,
      I1 => \i___2_carry__0_i_17_n_0\,
      I2 => out_next0(7),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(7),
      I5 => \i___2_carry__0_i_18_n_0\,
      O => \i___2_carry__0_i_5_n_0\
    );
\i___2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__0_i_2_n_0\,
      I1 => \i___2_carry__0_i_10_n_0\,
      I2 => out_next0(6),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(6),
      I5 => \i___2_carry__0_i_9_n_0\,
      O => \i___2_carry__0_i_6_n_0\
    );
\i___2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__0_i_3_n_0\,
      I1 => \i___2_carry__0_i_14_n_0\,
      I2 => out_next0(5),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(5),
      I5 => \i___2_carry__0_i_13_n_0\,
      O => \i___2_carry__0_i_7_n_0\
    );
\i___2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__0_i_4_n_0\,
      I1 => \i___2_carry__0_i_16_n_0\,
      I2 => out_next0(4),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(4),
      I5 => \i___2_carry__0_i_15_n_0\,
      O => \i___2_carry__0_i_8_n_0\
    );
\i___2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(5),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(5),
      I5 => low_reg(5),
      O => \i___2_carry__0_i_9_n_0\
    );
\i___2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__1_i_9_n_0\,
      I1 => \i___2_carry__1_i_10_n_0\,
      I2 => out_next0(10),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(10),
      O => \i___2_carry__1_i_1_n_0\
    );
\i___2_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(10),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(10),
      I4 => low_reg(10),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__1_i_10_n_0\
    );
\i___2_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(8),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(8),
      I5 => low_reg(8),
      O => \i___2_carry__1_i_13_n_0\
    );
\i___2_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(9),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(9),
      I4 => low_reg(9),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__1_i_14_n_0\
    );
\i___2_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(7),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(7),
      I5 => low_reg(7),
      O => \i___2_carry__1_i_15_n_0\
    );
\i___2_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(8),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(8),
      I4 => low_reg(8),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__1_i_16_n_0\
    );
\i___2_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(11),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(11),
      I4 => low_reg(11),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__1_i_17_n_0\
    );
\i___2_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(10),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(10),
      I5 => low_reg(10),
      O => \i___2_carry__1_i_18_n_0\
    );
\i___2_carry__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(11),
      I1 => low5_2(11),
      O => out1_1(3)
    );
\i___2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__1_i_13_n_0\,
      I1 => \i___2_carry__1_i_14_n_0\,
      I2 => out_next0(9),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(9),
      O => \i___2_carry__1_i_2_n_0\
    );
\i___2_carry__1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(10),
      I1 => low5_2(10),
      O => out1_1(2)
    );
\i___2_carry__1_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(9),
      I1 => low5_2(9),
      O => out1_1(1)
    );
\i___2_carry__1_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(8),
      I1 => low5_2(8),
      O => out1_1(0)
    );
\i___2_carry__1_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(11),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(11),
      O => \filter_reg[filt][1]_1\(3)
    );
\i___2_carry__1_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(10),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(10),
      O => \filter_reg[filt][1]_1\(2)
    );
\i___2_carry__1_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(9),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(9),
      O => \filter_reg[filt][1]_1\(1)
    );
\i___2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__1_i_15_n_0\,
      I1 => \i___2_carry__1_i_16_n_0\,
      I2 => out_next0(8),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(8),
      O => \i___2_carry__1_i_3_n_0\
    );
\i___2_carry__1_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(8),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(8),
      O => \filter_reg[filt][1]_1\(0)
    );
\i___2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__0_i_18_n_0\,
      I1 => \i___2_carry__0_i_17_n_0\,
      I2 => out_next0(7),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(7),
      O => \i___2_carry__1_i_4_n_0\
    );
\i___2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__1_i_1_n_0\,
      I1 => \i___2_carry__1_i_17_n_0\,
      I2 => out_next0(11),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(11),
      I5 => \i___2_carry__1_i_18_n_0\,
      O => \i___2_carry__1_i_5_n_0\
    );
\i___2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__1_i_2_n_0\,
      I1 => \i___2_carry__1_i_10_n_0\,
      I2 => out_next0(10),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(10),
      I5 => \i___2_carry__1_i_9_n_0\,
      O => \i___2_carry__1_i_6_n_0\
    );
\i___2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__1_i_3_n_0\,
      I1 => \i___2_carry__1_i_14_n_0\,
      I2 => out_next0(9),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(9),
      I5 => \i___2_carry__1_i_13_n_0\,
      O => \i___2_carry__1_i_7_n_0\
    );
\i___2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__1_i_4_n_0\,
      I1 => \i___2_carry__1_i_16_n_0\,
      I2 => out_next0(8),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(8),
      I5 => \i___2_carry__1_i_15_n_0\,
      O => \i___2_carry__1_i_8_n_0\
    );
\i___2_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(9),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(9),
      I5 => low_reg(9),
      O => \i___2_carry__1_i_9_n_0\
    );
\i___2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__2_i_9_n_0\,
      I1 => high(14),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__2_i_10_n_0\,
      O => \i___2_carry__2_i_1_n_0\
    );
\i___2_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(13),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(13),
      I5 => low_reg(13),
      O => \i___2_carry__2_i_10_n_0\
    );
\i___2_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(13),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(13),
      I4 => low_reg(13),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__2_i_12_n_0\
    );
\i___2_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(12),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(12),
      I5 => low_reg(12),
      O => \i___2_carry__2_i_13_n_0\
    );
\i___2_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(11),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(11),
      I5 => low_reg(11),
      O => \i___2_carry__2_i_14_n_0\
    );
\i___2_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(12),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(12),
      I4 => low_reg(12),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__2_i_15_n_0\
    );
\i___2_carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(14),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(14),
      I4 => low_reg(14),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__2_i_17_n_0\
    );
\i___2_carry__2_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(15),
      I2 => band_reg(15),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__2_i_18_n_0\
    );
\i___2_carry__2_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(14),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(14),
      I5 => low_reg(14),
      O => \i___2_carry__2_i_19_n_0\
    );
\i___2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101000"
    )
        port map (
      I0 => low5_1(2),
      I1 => \i___2_carry_i_5_0\,
      I2 => out_next0(13),
      I3 => \i___2_carry__2_i_12_n_0\,
      I4 => \i___2_carry__2_i_13_n_0\,
      O => \i___2_carry__2_i_2_n_0\
    );
\i___2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__2_i_14_n_0\,
      I1 => \i___2_carry__2_i_15_n_0\,
      I2 => out_next0(12),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(12),
      O => \i___2_carry__2_i_3_n_0\
    );
\i___2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8888888E8"
    )
        port map (
      I0 => \i___2_carry__1_i_18_n_0\,
      I1 => \i___2_carry__1_i_17_n_0\,
      I2 => out_next0(11),
      I3 => low5_1(2),
      I4 => \i___2_carry_i_5_0\,
      I5 => p_0_in(11),
      O => \i___2_carry__2_i_4_n_0\
    );
\i___2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__2_i_10_n_0\,
      I1 => \i___2_carry__2_i_17_n_0\,
      I2 => high(15),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__2_i_18_n_0\,
      I5 => \i___2_carry__2_i_19_n_0\,
      O => \i___2_carry__2_i_5_n_0\
    );
\i___2_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \i___2_carry__2_i_2_n_0\,
      I1 => high(14),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__2_i_9_n_0\,
      I4 => \i___2_carry__2_i_10_n_0\,
      O => \i___2_carry__2_i_6_n_0\
    );
\i___2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AA56555655A9AA"
    )
        port map (
      I0 => \i___2_carry__2_i_3_n_0\,
      I1 => low5_1(2),
      I2 => \i___2_carry_i_5_0\,
      I3 => out_next0(13),
      I4 => \i___2_carry__2_i_13_n_0\,
      I5 => \i___2_carry__2_i_12_n_0\,
      O => \i___2_carry__2_i_7_n_0\
    );
\i___2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry__2_i_4_n_0\,
      I1 => \i___2_carry__2_i_15_n_0\,
      I2 => out_next0(12),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(12),
      I5 => \i___2_carry__2_i_14_n_0\,
      O => \i___2_carry__2_i_8_n_0\
    );
\i___2_carry__2_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(14),
      I2 => band_reg(14),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__2_i_9_n_0\
    );
\i___2_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__3_i_9_n_0\,
      I1 => high(18),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__3_i_10_n_0\,
      O => \i___2_carry__3_i_1_n_0\
    );
\i___2_carry__3_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(17),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(17),
      I5 => low_reg(17),
      O => \i___2_carry__3_i_10_n_0\
    );
\i___2_carry__3_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(17),
      I2 => band_reg(17),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__3_i_11_n_0\
    );
\i___2_carry__3_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(16),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(16),
      I5 => low_reg(16),
      O => \i___2_carry__3_i_12_n_0\
    );
\i___2_carry__3_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(16),
      I2 => band_reg(16),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__3_i_13_n_0\
    );
\i___2_carry__3_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(15),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(15),
      I5 => low_reg(15),
      O => \i___2_carry__3_i_14_n_0\
    );
\i___2_carry__3_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(18),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(18),
      I4 => low_reg(18),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__3_i_15_n_0\
    );
\i___2_carry__3_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(19),
      I2 => band_reg(19),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__3_i_16_n_0\
    );
\i___2_carry__3_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(18),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(18),
      I5 => low_reg(18),
      O => \i___2_carry__3_i_17_n_0\
    );
\i___2_carry__3_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(17),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(17),
      I4 => low_reg(17),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__3_i_18_n_0\
    );
\i___2_carry__3_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(16),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(16),
      I4 => low_reg(16),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__3_i_19_n_0\
    );
\i___2_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__3_i_11_n_0\,
      I1 => high(17),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__3_i_12_n_0\,
      O => \i___2_carry__3_i_2_n_0\
    );
\i___2_carry__3_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(15),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(15),
      I4 => low_reg(15),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__3_i_20_n_0\
    );
\i___2_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__3_i_13_n_0\,
      I1 => high(16),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__3_i_14_n_0\,
      O => \i___2_carry__3_i_3_n_0\
    );
\i___2_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__2_i_18_n_0\,
      I1 => high(15),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__2_i_19_n_0\,
      O => \i___2_carry__3_i_4_n_0\
    );
\i___2_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__3_i_10_n_0\,
      I1 => \i___2_carry__3_i_15_n_0\,
      I2 => high(19),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__3_i_16_n_0\,
      I5 => \i___2_carry__3_i_17_n_0\,
      O => \i___2_carry__3_i_5_n_0\
    );
\i___2_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__3_i_12_n_0\,
      I1 => \i___2_carry__3_i_18_n_0\,
      I2 => high(18),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__3_i_9_n_0\,
      I5 => \i___2_carry__3_i_10_n_0\,
      O => \i___2_carry__3_i_6_n_0\
    );
\i___2_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__3_i_14_n_0\,
      I1 => \i___2_carry__3_i_19_n_0\,
      I2 => high(17),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__3_i_11_n_0\,
      I5 => \i___2_carry__3_i_12_n_0\,
      O => \i___2_carry__3_i_7_n_0\
    );
\i___2_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__2_i_19_n_0\,
      I1 => \i___2_carry__3_i_20_n_0\,
      I2 => high(16),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__3_i_13_n_0\,
      I5 => \i___2_carry__3_i_14_n_0\,
      O => \i___2_carry__3_i_8_n_0\
    );
\i___2_carry__3_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(18),
      I2 => band_reg(18),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__3_i_9_n_0\
    );
\i___2_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__4_i_9_n_0\,
      I1 => high(22),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__4_i_10_n_0\,
      O => \i___2_carry__4_i_1_n_0\
    );
\i___2_carry__4_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(21),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(21),
      I5 => low_reg(21),
      O => \i___2_carry__4_i_10_n_0\
    );
\i___2_carry__4_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(21),
      I2 => band_reg(21),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__4_i_11_n_0\
    );
\i___2_carry__4_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(20),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(20),
      I5 => low_reg(20),
      O => \i___2_carry__4_i_12_n_0\
    );
\i___2_carry__4_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(20),
      I2 => band_reg(20),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__4_i_13_n_0\
    );
\i___2_carry__4_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(19),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(19),
      I5 => low_reg(19),
      O => \i___2_carry__4_i_14_n_0\
    );
\i___2_carry__4_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(22),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(22),
      I4 => low_reg(22),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__4_i_15_n_0\
    );
\i___2_carry__4_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(23),
      I2 => band_reg(23),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__4_i_16_n_0\
    );
\i___2_carry__4_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(22),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(22),
      I5 => low_reg(22),
      O => \i___2_carry__4_i_17_n_0\
    );
\i___2_carry__4_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(21),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(21),
      I4 => low_reg(21),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__4_i_18_n_0\
    );
\i___2_carry__4_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(20),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(20),
      I4 => low_reg(20),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__4_i_19_n_0\
    );
\i___2_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__4_i_11_n_0\,
      I1 => high(21),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__4_i_12_n_0\,
      O => \i___2_carry__4_i_2_n_0\
    );
\i___2_carry__4_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(19),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(19),
      I4 => low_reg(19),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__4_i_20_n_0\
    );
\i___2_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__4_i_13_n_0\,
      I1 => high(20),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__4_i_14_n_0\,
      O => \i___2_carry__4_i_3_n_0\
    );
\i___2_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__3_i_16_n_0\,
      I1 => high(19),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__3_i_17_n_0\,
      O => \i___2_carry__4_i_4_n_0\
    );
\i___2_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__4_i_10_n_0\,
      I1 => \i___2_carry__4_i_15_n_0\,
      I2 => high(23),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__4_i_16_n_0\,
      I5 => \i___2_carry__4_i_17_n_0\,
      O => \i___2_carry__4_i_5_n_0\
    );
\i___2_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__4_i_12_n_0\,
      I1 => \i___2_carry__4_i_18_n_0\,
      I2 => high(22),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__4_i_9_n_0\,
      I5 => \i___2_carry__4_i_10_n_0\,
      O => \i___2_carry__4_i_6_n_0\
    );
\i___2_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__4_i_14_n_0\,
      I1 => \i___2_carry__4_i_19_n_0\,
      I2 => high(21),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__4_i_11_n_0\,
      I5 => \i___2_carry__4_i_12_n_0\,
      O => \i___2_carry__4_i_7_n_0\
    );
\i___2_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__3_i_17_n_0\,
      I1 => \i___2_carry__4_i_20_n_0\,
      I2 => high(20),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__4_i_13_n_0\,
      I5 => \i___2_carry__4_i_14_n_0\,
      O => \i___2_carry__4_i_8_n_0\
    );
\i___2_carry__4_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(22),
      I2 => band_reg(22),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__4_i_9_n_0\
    );
\i___2_carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__5_i_9_n_0\,
      I1 => high(26),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__5_i_10_n_0\,
      O => \i___2_carry__5_i_1_n_0\
    );
\i___2_carry__5_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(25),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(25),
      I5 => low_reg(25),
      O => \i___2_carry__5_i_10_n_0\
    );
\i___2_carry__5_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(25),
      I2 => band_reg(25),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__5_i_11_n_0\
    );
\i___2_carry__5_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(24),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(24),
      I5 => low_reg(24),
      O => \i___2_carry__5_i_12_n_0\
    );
\i___2_carry__5_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(24),
      I2 => band_reg(24),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__5_i_13_n_0\
    );
\i___2_carry__5_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(23),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(23),
      I5 => low_reg(23),
      O => \i___2_carry__5_i_14_n_0\
    );
\i___2_carry__5_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(26),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(26),
      I4 => low_reg(26),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__5_i_15_n_0\
    );
\i___2_carry__5_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(27),
      I2 => band_reg(27),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__5_i_16_n_0\
    );
\i___2_carry__5_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(26),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(26),
      I5 => low_reg(26),
      O => \i___2_carry__5_i_17_n_0\
    );
\i___2_carry__5_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(25),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(25),
      I4 => low_reg(25),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__5_i_18_n_0\
    );
\i___2_carry__5_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(24),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(24),
      I4 => low_reg(24),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__5_i_19_n_0\
    );
\i___2_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__5_i_11_n_0\,
      I1 => high(25),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__5_i_12_n_0\,
      O => \i___2_carry__5_i_2_n_0\
    );
\i___2_carry__5_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(23),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(23),
      I4 => low_reg(23),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__5_i_20_n_0\
    );
\i___2_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__5_i_13_n_0\,
      I1 => high(24),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__5_i_14_n_0\,
      O => \i___2_carry__5_i_3_n_0\
    );
\i___2_carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__4_i_16_n_0\,
      I1 => high(23),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__4_i_17_n_0\,
      O => \i___2_carry__5_i_4_n_0\
    );
\i___2_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__5_i_10_n_0\,
      I1 => \i___2_carry__5_i_15_n_0\,
      I2 => high(27),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__5_i_16_n_0\,
      I5 => \i___2_carry__5_i_17_n_0\,
      O => \i___2_carry__5_i_5_n_0\
    );
\i___2_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__5_i_12_n_0\,
      I1 => \i___2_carry__5_i_18_n_0\,
      I2 => high(26),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__5_i_9_n_0\,
      I5 => \i___2_carry__5_i_10_n_0\,
      O => \i___2_carry__5_i_6_n_0\
    );
\i___2_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__5_i_14_n_0\,
      I1 => \i___2_carry__5_i_19_n_0\,
      I2 => high(25),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__5_i_11_n_0\,
      I5 => \i___2_carry__5_i_12_n_0\,
      O => \i___2_carry__5_i_7_n_0\
    );
\i___2_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__4_i_17_n_0\,
      I1 => \i___2_carry__5_i_20_n_0\,
      I2 => high(24),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__5_i_13_n_0\,
      I5 => \i___2_carry__5_i_14_n_0\,
      O => \i___2_carry__5_i_8_n_0\
    );
\i___2_carry__5_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(26),
      I2 => band_reg(26),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__5_i_9_n_0\
    );
\i___2_carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__6_i_8_n_0\,
      I1 => high(29),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__6_i_9_n_0\,
      O => \i___2_carry__6_i_1_n_0\
    );
\i___2_carry__6_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(28),
      I2 => band_reg(28),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__6_i_10_n_0\
    );
\i___2_carry__6_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(27),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(27),
      I5 => low_reg(27),
      O => \i___2_carry__6_i_11_n_0\
    );
\i___2_carry__6_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(30),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(30),
      I4 => low_reg(30),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__6_i_12_n_0\
    );
\i___2_carry__6_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(29),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(29),
      I5 => low_reg(29),
      O => \i___2_carry__6_i_13_n_0\
    );
\i___2_carry__6_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(30),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(30),
      I5 => low_reg(30),
      O => \i___2_carry__6_i_14_n_0\
    );
\i___2_carry__6_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(31),
      I2 => band_reg(31),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__6_i_15_n_0\
    );
\i___2_carry__6_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(28),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(28),
      I4 => low_reg(28),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__6_i_16_n_0\
    );
\i___2_carry__6_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(27),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(27),
      I4 => low_reg(27),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry__6_i_17_n_0\
    );
\i___2_carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__6_i_10_n_0\,
      I1 => high(28),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__6_i_11_n_0\,
      O => \i___2_carry__6_i_2_n_0\
    );
\i___2_carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \i___2_carry__5_i_16_n_0\,
      I1 => high(27),
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry__5_i_17_n_0\,
      O => \i___2_carry__6_i_3_n_0\
    );
\i___2_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7887877887788778"
    )
        port map (
      I0 => \i___2_carry__6_i_12_n_0\,
      I1 => \i___2_carry__6_i_13_n_0\,
      I2 => \i___2_carry__6_i_14_n_0\,
      I3 => \i___2_carry__6_i_15_n_0\,
      I4 => \i___2_carry_i_7_0\,
      I5 => high(31),
      O => \i___2_carry__6_i_4_n_0\
    );
\i___2_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A80D57FD57F2A80"
    )
        port map (
      I0 => \i___2_carry__6_i_9_n_0\,
      I1 => \i___2_carry_i_7_0\,
      I2 => high(29),
      I3 => \i___2_carry__6_i_8_n_0\,
      I4 => \i___2_carry__6_i_12_n_0\,
      I5 => \i___2_carry__6_i_13_n_0\,
      O => \i___2_carry__6_i_5_n_0\
    );
\i___2_carry__6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__6_i_11_n_0\,
      I1 => \i___2_carry__6_i_16_n_0\,
      I2 => high(29),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__6_i_8_n_0\,
      I5 => \i___2_carry__6_i_9_n_0\,
      O => \i___2_carry__6_i_6_n_0\
    );
\i___2_carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787777888"
    )
        port map (
      I0 => \i___2_carry__5_i_17_n_0\,
      I1 => \i___2_carry__6_i_17_n_0\,
      I2 => high(28),
      I3 => \i___2_carry_i_7_0\,
      I4 => \i___2_carry__6_i_10_n_0\,
      I5 => \i___2_carry__6_i_11_n_0\,
      O => \i___2_carry__6_i_7_n_0\
    );
\i___2_carry__6_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \i___2_carry_i_7_1\,
      I1 => low_reg(29),
      I2 => band_reg(29),
      I3 => \i___2_carry_i_7_2\,
      O => \i___2_carry__6_i_8_n_0\
    );
\i___2_carry__6_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(28),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(28),
      I5 => low_reg(28),
      O => \i___2_carry__6_i_9_n_0\
    );
\i___2_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEA888A8880"
    )
        port map (
      I0 => \i___2_carry_i_9_n_0\,
      I1 => p_0_in(2),
      I2 => \i___2_carry_i_5_0\,
      I3 => low5_1(2),
      I4 => out_next0(2),
      I5 => \i___2_carry_i_12_n_0\,
      O => \i___2_carry_i_1_n_0\
    );
\i___2_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(2),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(2),
      I4 => \^low_reg[2]_0\(1),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry_i_12_n_0\
    );
\i___2_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(1),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(1),
      I4 => \^low_reg[2]_0\(0),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry_i_13_n_0\
    );
\i___2_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \i___2_carry_i_7_0\,
      I1 => high(3),
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(3),
      I4 => low_reg(3),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry_i_14_n_0\
    );
\i___2_carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i___2_carry_i_5_0\,
      I1 => low5_1(2),
      O => \i___2_carry_i_15_n_0\
    );
\i___2_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(2),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(2),
      I5 => \^low_reg[2]_0\(1),
      O => \i___2_carry_i_16_n_0\
    );
\i___2_carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(0),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(0),
      I5 => low_reg(0),
      O => \i___2_carry_i_17_n_0\
    );
\i___2_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A99956665666A"
    )
        port map (
      I0 => \i___2_carry_i_9_n_0\,
      I1 => p_0_in(2),
      I2 => \i___2_carry_i_5_0\,
      I3 => low5_1(2),
      I4 => out_next0(2),
      I5 => \i___2_carry_i_12_n_0\,
      O => \i___2_carry_i_2_n_0\
    );
\i___2_carry_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(3),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(3),
      O => \filter_reg[filt][1]\(3)
    );
\i___2_carry_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(2),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(2),
      O => \filter_reg[filt][1]\(2)
    );
\i___2_carry_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(1),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(1),
      O => \filter_reg[filt][1]\(1)
    );
\i___2_carry_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => low5_1(1),
      I1 => \i___2_carry__1_i_12\(0),
      I2 => low5_1(0),
      I3 => \i___2_carry__1_i_12_0\(0),
      O => \filter_reg[filt][1]\(0)
    );
\i___2_carry_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => low5_2(3),
      O => out1(3)
    );
\i___2_carry_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => low5_2(2),
      O => out1(2)
    );
\i___2_carry_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(1),
      I1 => low5_2(1),
      O => out1(1)
    );
\i___2_carry_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(0),
      I1 => low5_2(0),
      O => out1(0)
    );
\i___2_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA6"
    )
        port map (
      I0 => \i___2_carry_i_13_n_0\,
      I1 => out_next0(1),
      I2 => low5_1(2),
      I3 => \i___2_carry_i_5_0\,
      I4 => p_0_in(1),
      O => \i___2_carry_i_3_n_0\
    );
\i___2_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => high(0),
      I1 => \i___2_carry_i_7_0\,
      I2 => \i___2_carry_i_7_2\,
      I3 => band_reg(0),
      I4 => low_reg(0),
      I5 => \i___2_carry_i_7_1\,
      O => \i___2_carry_i_4_n_0\
    );
\i___2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
        port map (
      I0 => \i___2_carry_i_1_n_0\,
      I1 => \i___2_carry_i_14_n_0\,
      I2 => out_next0(3),
      I3 => \i___2_carry_i_15_n_0\,
      I4 => p_0_in(3),
      I5 => \i___2_carry_i_16_n_0\,
      O => \i___2_carry_i_5_n_0\
    );
\i___2_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6665666AAAAAAAAA"
    )
        port map (
      I0 => \i___2_carry_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => \i___2_carry_i_5_0\,
      I3 => low5_1(2),
      I4 => out_next0(1),
      I5 => \i___2_carry_i_13_n_0\,
      O => \i___2_carry_i_6_n_0\
    );
\i___2_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA854575457ABA8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \i___2_carry_i_5_0\,
      I2 => low5_1(2),
      I3 => out_next0(1),
      I4 => \i___2_carry_i_13_n_0\,
      I5 => \i___2_carry_i_17_n_0\,
      O => \i___2_carry_i_7_n_0\
    );
\i___2_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA6"
    )
        port map (
      I0 => \i___2_carry_i_4_n_0\,
      I1 => out_next0(0),
      I2 => low5_1(2),
      I3 => \i___2_carry_i_5_0\,
      I4 => p_0_in(0),
      O => \i___2_carry_i_8_n_0\
    );
\i___2_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880880080800000"
    )
        port map (
      I0 => band_reg(1),
      I1 => \i___2_carry_i_7_2\,
      I2 => \i___2_carry_i_7_0\,
      I3 => \i___2_carry_i_7_1\,
      I4 => high(1),
      I5 => \^low_reg[2]_0\(0),
      O => \i___2_carry_i_9_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__6_n_5\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_7\,
      I1 => \out_next0_inferred__0/i___2_carry__6_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__5_n_5\,
      I1 => \out_next0_inferred__0/i___2_carry__5_n_4\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__6_n_5\,
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__6_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_7\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__5_n_4\,
      I2 => \out_next0_inferred__0/i___2_carry__5_n_5\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__3_n_7\,
      I1 => \out_next0_inferred__0/i___2_carry__3_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__5_n_7\,
      I1 => \out_next0_inferred__0/i___2_carry__5_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__4_n_5\,
      I1 => \out_next0_inferred__0/i___2_carry__4_n_4\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__4_n_7\,
      I1 => \out_next0_inferred__0/i___2_carry__4_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__3_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__3_n_5\,
      I2 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__5_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__5_n_7\,
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__4_n_4\,
      I2 => \out_next0_inferred__0/i___2_carry__4_n_5\,
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__4_n_6\,
      I2 => \out_next0_inferred__0/i___2_carry__4_n_7\,
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out_next0_inferred__0/i___2_carry__6_n_4\,
      I1 => \out_next0_inferred__0/i___2_carry__3_n_5\,
      I2 => \out_next0_inferred__0/i___2_carry__3_n_4\,
      O => \i__carry_i_9_n_0\
    );
low2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => band_next(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => low5_i_1_n_0,
      B(10) => low5_i_2_n_0,
      B(9) => low5_i_3_n_0,
      B(8) => low5_i_4_n_0,
      B(7) => low5_i_5_n_0,
      B(6) => low5_i_6_n_0,
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low2_OVERFLOW_UNCONNECTED,
      P(47) => low2_n_58,
      P(46) => low2_n_59,
      P(45) => low2_n_60,
      P(44) => low2_n_61,
      P(43) => low2_n_62,
      P(42) => low2_n_63,
      P(41) => low2_n_64,
      P(40) => low2_n_65,
      P(39) => low2_n_66,
      P(38) => low2_n_67,
      P(37) => low2_n_68,
      P(36) => low2_n_69,
      P(35) => low2_n_70,
      P(34) => low2_n_71,
      P(33) => low2_n_72,
      P(32) => low2_n_73,
      P(31) => low2_n_74,
      P(30) => low2_n_75,
      P(29) => low2_n_76,
      P(28) => low2_n_77,
      P(27) => low2_n_78,
      P(26) => low2_n_79,
      P(25) => low2_n_80,
      P(24) => low2_n_81,
      P(23) => low2_n_82,
      P(22) => low2_n_83,
      P(21) => low2_n_84,
      P(20) => low2_n_85,
      P(19) => low2_n_86,
      P(18) => low2_n_87,
      P(17) => low2_n_88,
      P(16) => low2_n_89,
      P(15) => low2_n_90,
      P(14) => low2_n_91,
      P(13) => low2_n_92,
      P(12) => low2_n_93,
      P(11) => low2_n_94,
      P(10) => low2_n_95,
      P(9) => low2_n_96,
      P(8) => low2_n_97,
      P(7) => low2_n_98,
      P(6) => low2_n_99,
      P(5) => low2_n_100,
      P(4) => low2_n_101,
      P(3) => low2_n_102,
      P(2) => low2_n_103,
      P(1) => low2_n_104,
      P(0) => low2_n_105,
      PATTERNBDETECT => NLW_low2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => low2_n_106,
      PCOUT(46) => low2_n_107,
      PCOUT(45) => low2_n_108,
      PCOUT(44) => low2_n_109,
      PCOUT(43) => low2_n_110,
      PCOUT(42) => low2_n_111,
      PCOUT(41) => low2_n_112,
      PCOUT(40) => low2_n_113,
      PCOUT(39) => low2_n_114,
      PCOUT(38) => low2_n_115,
      PCOUT(37) => low2_n_116,
      PCOUT(36) => low2_n_117,
      PCOUT(35) => low2_n_118,
      PCOUT(34) => low2_n_119,
      PCOUT(33) => low2_n_120,
      PCOUT(32) => low2_n_121,
      PCOUT(31) => low2_n_122,
      PCOUT(30) => low2_n_123,
      PCOUT(29) => low2_n_124,
      PCOUT(28) => low2_n_125,
      PCOUT(27) => low2_n_126,
      PCOUT(26) => low2_n_127,
      PCOUT(25) => low2_n_128,
      PCOUT(24) => low2_n_129,
      PCOUT(23) => low2_n_130,
      PCOUT(22) => low2_n_131,
      PCOUT(21) => low2_n_132,
      PCOUT(20) => low2_n_133,
      PCOUT(19) => low2_n_134,
      PCOUT(18) => low2_n_135,
      PCOUT(17) => low2_n_136,
      PCOUT(16) => low2_n_137,
      PCOUT(15) => low2_n_138,
      PCOUT(14) => low2_n_139,
      PCOUT(13) => low2_n_140,
      PCOUT(12) => low2_n_141,
      PCOUT(11) => low2_n_142,
      PCOUT(10) => low2_n_143,
      PCOUT(9) => low2_n_144,
      PCOUT(8) => low2_n_145,
      PCOUT(7) => low2_n_146,
      PCOUT(6) => low2_n_147,
      PCOUT(5) => low2_n_148,
      PCOUT(4) => low2_n_149,
      PCOUT(3) => low2_n_150,
      PCOUT(2) => low2_n_151,
      PCOUT(1) => low2_n_152,
      PCOUT(0) => low2_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low2_UNDERFLOW_UNCONNECTED
    );
\low2__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => band_next(31),
      A(28) => band_next(31),
      A(27) => band_next(31),
      A(26) => band_next(31),
      A(25) => band_next(31),
      A(24) => band_next(31),
      A(23) => band_next(31),
      A(22) => band_next(31),
      A(21) => band_next(31),
      A(20) => band_next(31),
      A(19) => band_next(31),
      A(18) => band_next(31),
      A(17) => band_next(31),
      A(16) => band_next(31),
      A(15) => band_next(31),
      A(14 downto 0) => band_next(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_low2__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => low5_i_1_n_0,
      B(10) => low5_i_2_n_0,
      B(9) => low5_i_3_n_0,
      B(8) => low5_i_4_n_0,
      B(7) => low5_i_5_n_0,
      B(6) => low5_i_6_n_0,
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_low2__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_low2__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_low2__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_low2__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_low2__0_OVERFLOW_UNCONNECTED\,
      P(47) => \low2__0_n_58\,
      P(46) => \low2__0_n_59\,
      P(45) => \low2__0_n_60\,
      P(44) => \low2__0_n_61\,
      P(43) => \low2__0_n_62\,
      P(42) => \low2__0_n_63\,
      P(41) => \low2__0_n_64\,
      P(40) => \low2__0_n_65\,
      P(39) => \low2__0_n_66\,
      P(38) => \low2__0_n_67\,
      P(37) => \low2__0_n_68\,
      P(36) => \low2__0_n_69\,
      P(35) => \low2__0_n_70\,
      P(34) => \low2__0_n_71\,
      P(33) => \low2__0_n_72\,
      P(32) => \low2__0_n_73\,
      P(31) => \low2__0_n_74\,
      P(30) => \low2__0_n_75\,
      P(29) => \low2__0_n_76\,
      P(28) => \low2__0_n_77\,
      P(27) => \low2__0_n_78\,
      P(26) => \low2__0_n_79\,
      P(25) => \low2__0_n_80\,
      P(24) => \low2__0_n_81\,
      P(23) => \low2__0_n_82\,
      P(22) => \low2__0_n_83\,
      P(21) => \low2__0_n_84\,
      P(20) => \low2__0_n_85\,
      P(19) => \low2__0_n_86\,
      P(18) => \low2__0_n_87\,
      P(17) => \low2__0_n_88\,
      P(16) => \low2__0_n_89\,
      P(15) => \low2__0_n_90\,
      P(14) => in0,
      P(13) => \low2__0_n_92\,
      P(12) => \low2__0_n_93\,
      P(11) => \low2__0_n_94\,
      P(10) => \low2__0_n_95\,
      P(9) => \low2__0_n_96\,
      P(8) => \low2__0_n_97\,
      P(7) => \low2__0_n_98\,
      P(6) => \low2__0_n_99\,
      P(5) => \low2__0_n_100\,
      P(4) => \low2__0_n_101\,
      P(3) => \low2__0_n_102\,
      P(2) => \low2__0_n_103\,
      P(1) => \low2__0_n_104\,
      P(0) => \low2__0_n_105\,
      PATTERNBDETECT => \NLW_low2__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_low2__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => low2_n_106,
      PCIN(46) => low2_n_107,
      PCIN(45) => low2_n_108,
      PCIN(44) => low2_n_109,
      PCIN(43) => low2_n_110,
      PCIN(42) => low2_n_111,
      PCIN(41) => low2_n_112,
      PCIN(40) => low2_n_113,
      PCIN(39) => low2_n_114,
      PCIN(38) => low2_n_115,
      PCIN(37) => low2_n_116,
      PCIN(36) => low2_n_117,
      PCIN(35) => low2_n_118,
      PCIN(34) => low2_n_119,
      PCIN(33) => low2_n_120,
      PCIN(32) => low2_n_121,
      PCIN(31) => low2_n_122,
      PCIN(30) => low2_n_123,
      PCIN(29) => low2_n_124,
      PCIN(28) => low2_n_125,
      PCIN(27) => low2_n_126,
      PCIN(26) => low2_n_127,
      PCIN(25) => low2_n_128,
      PCIN(24) => low2_n_129,
      PCIN(23) => low2_n_130,
      PCIN(22) => low2_n_131,
      PCIN(21) => low2_n_132,
      PCIN(20) => low2_n_133,
      PCIN(19) => low2_n_134,
      PCIN(18) => low2_n_135,
      PCIN(17) => low2_n_136,
      PCIN(16) => low2_n_137,
      PCIN(15) => low2_n_138,
      PCIN(14) => low2_n_139,
      PCIN(13) => low2_n_140,
      PCIN(12) => low2_n_141,
      PCIN(11) => low2_n_142,
      PCIN(10) => low2_n_143,
      PCIN(9) => low2_n_144,
      PCIN(8) => low2_n_145,
      PCIN(7) => low2_n_146,
      PCIN(6) => low2_n_147,
      PCIN(5) => low2_n_148,
      PCIN(4) => low2_n_149,
      PCIN(3) => low2_n_150,
      PCIN(2) => low2_n_151,
      PCIN(1) => low2_n_152,
      PCIN(0) => low2_n_153,
      PCOUT(47 downto 0) => \NLW_low2__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_low2__0_UNDERFLOW_UNCONNECTED\
    );
low3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => low3_carry_n_0,
      CO(2) => low3_carry_n_1,
      CO(1) => low3_carry_n_2,
      CO(0) => low3_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => band_reg(3 downto 0),
      O(3 downto 0) => band_next(3 downto 0),
      S(3) => low3_carry_i_1_n_0,
      S(2) => low3_carry_i_2_n_0,
      S(1) => low3_carry_i_3_n_0,
      S(0) => low3_carry_i_4_n_0
    );
\low3_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => low3_carry_n_0,
      CO(3) => \low3_carry__0_n_0\,
      CO(2) => \low3_carry__0_n_1\,
      CO(1) => \low3_carry__0_n_2\,
      CO(0) => \low3_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => band_reg(7 downto 4),
      O(3 downto 0) => band_next(7 downto 4),
      S(3) => \low3_carry__0_i_1_n_0\,
      S(2) => \low3_carry__0_i_2_n_0\,
      S(1) => \low3_carry__0_i_3_n_0\,
      S(0) => \low3_carry__0_i_4_n_0\
    );
\low3_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(7),
      I1 => \low5__0_n_99\,
      O => \low3_carry__0_i_1_n_0\
    );
\low3_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(6),
      I1 => \low5__0_n_100\,
      O => \low3_carry__0_i_2_n_0\
    );
\low3_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(5),
      I1 => \low5__0_n_101\,
      O => \low3_carry__0_i_3_n_0\
    );
\low3_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(4),
      I1 => \low5__0_n_102\,
      O => \low3_carry__0_i_4_n_0\
    );
\low3_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__0_n_0\,
      CO(3) => \low3_carry__1_n_0\,
      CO(2) => \low3_carry__1_n_1\,
      CO(1) => \low3_carry__1_n_2\,
      CO(0) => \low3_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => band_reg(11 downto 8),
      O(3 downto 0) => band_next(11 downto 8),
      S(3) => \low3_carry__1_i_1_n_0\,
      S(2) => \low3_carry__1_i_2_n_0\,
      S(1) => \low3_carry__1_i_3_n_0\,
      S(0) => \low3_carry__1_i_4_n_0\
    );
\low3_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(11),
      I1 => \low5__0_n_95\,
      O => \low3_carry__1_i_1_n_0\
    );
\low3_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(10),
      I1 => \low5__0_n_96\,
      O => \low3_carry__1_i_2_n_0\
    );
\low3_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(9),
      I1 => \low5__0_n_97\,
      O => \low3_carry__1_i_3_n_0\
    );
\low3_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(8),
      I1 => \low5__0_n_98\,
      O => \low3_carry__1_i_4_n_0\
    );
\low3_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__1_n_0\,
      CO(3) => \low3_carry__2_n_0\,
      CO(2) => \low3_carry__2_n_1\,
      CO(1) => \low3_carry__2_n_2\,
      CO(0) => \low3_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => p_0_in0,
      DI(2 downto 0) => band_reg(14 downto 12),
      O(3 downto 0) => band_next(15 downto 12),
      S(3) => \low3_carry__2_i_1_n_0\,
      S(2) => \low3_carry__2_i_2_n_0\,
      S(1) => \low3_carry__2_i_3_n_0\,
      S(0) => \low3_carry__2_i_4_n_0\
    );
\low3_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(15),
      O => \low3_carry__2_i_1_n_0\
    );
\low3_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(14),
      I1 => \low5__0_n_92\,
      O => \low3_carry__2_i_2_n_0\
    );
\low3_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(13),
      I1 => \low5__0_n_93\,
      O => \low3_carry__2_i_3_n_0\
    );
\low3_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(12),
      I1 => \low5__0_n_94\,
      O => \low3_carry__2_i_4_n_0\
    );
\low3_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__2_n_0\,
      CO(3) => \low3_carry__3_n_0\,
      CO(2) => \low3_carry__3_n_1\,
      CO(1) => \low3_carry__3_n_2\,
      CO(0) => \low3_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => band_reg(18 downto 16),
      DI(0) => \low3_carry__3_i_1_n_0\,
      O(3 downto 0) => band_next(19 downto 16),
      S(3) => \low3_carry__3_i_2_n_0\,
      S(2) => \low3_carry__3_i_3_n_0\,
      S(1) => \low3_carry__3_i_4_n_0\,
      S(0) => \low3_carry__3_i_5_n_0\
    );
\low3_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in0,
      O => \low3_carry__3_i_1_n_0\
    );
\low3_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(18),
      I1 => band_reg(19),
      O => \low3_carry__3_i_2_n_0\
    );
\low3_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(17),
      I1 => band_reg(18),
      O => \low3_carry__3_i_3_n_0\
    );
\low3_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(16),
      I1 => band_reg(17),
      O => \low3_carry__3_i_4_n_0\
    );
\low3_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in0,
      I1 => band_reg(16),
      O => \low3_carry__3_i_5_n_0\
    );
\low3_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__3_n_0\,
      CO(3) => \low3_carry__4_n_0\,
      CO(2) => \low3_carry__4_n_1\,
      CO(1) => \low3_carry__4_n_2\,
      CO(0) => \low3_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => band_reg(22 downto 19),
      O(3 downto 0) => band_next(23 downto 20),
      S(3) => \low3_carry__4_i_1_n_0\,
      S(2) => \low3_carry__4_i_2_n_0\,
      S(1) => \low3_carry__4_i_3_n_0\,
      S(0) => \low3_carry__4_i_4_n_0\
    );
\low3_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(22),
      I1 => band_reg(23),
      O => \low3_carry__4_i_1_n_0\
    );
\low3_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(21),
      I1 => band_reg(22),
      O => \low3_carry__4_i_2_n_0\
    );
\low3_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(20),
      I1 => band_reg(21),
      O => \low3_carry__4_i_3_n_0\
    );
\low3_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(19),
      I1 => band_reg(20),
      O => \low3_carry__4_i_4_n_0\
    );
\low3_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__4_n_0\,
      CO(3) => \low3_carry__5_n_0\,
      CO(2) => \low3_carry__5_n_1\,
      CO(1) => \low3_carry__5_n_2\,
      CO(0) => \low3_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => band_reg(26 downto 23),
      O(3 downto 0) => band_next(27 downto 24),
      S(3) => \low3_carry__5_i_1_n_0\,
      S(2) => \low3_carry__5_i_2_n_0\,
      S(1) => \low3_carry__5_i_3_n_0\,
      S(0) => \low3_carry__5_i_4_n_0\
    );
\low3_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(26),
      I1 => band_reg(27),
      O => \low3_carry__5_i_1_n_0\
    );
\low3_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(25),
      I1 => band_reg(26),
      O => \low3_carry__5_i_2_n_0\
    );
\low3_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(24),
      I1 => band_reg(25),
      O => \low3_carry__5_i_3_n_0\
    );
\low3_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(23),
      I1 => band_reg(24),
      O => \low3_carry__5_i_4_n_0\
    );
\low3_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \low3_carry__5_n_0\,
      CO(3) => \NLW_low3_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \low3_carry__6_n_1\,
      CO(1) => \low3_carry__6_n_2\,
      CO(0) => \low3_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => band_reg(29 downto 27),
      O(3 downto 0) => band_next(31 downto 28),
      S(3) => \low3_carry__6_i_1_n_0\,
      S(2) => \low3_carry__6_i_2_n_0\,
      S(1) => \low3_carry__6_i_3_n_0\,
      S(0) => \low3_carry__6_i_4_n_0\
    );
\low3_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(30),
      I1 => band_reg(31),
      O => \low3_carry__6_i_1_n_0\
    );
\low3_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(29),
      I1 => band_reg(30),
      O => \low3_carry__6_i_2_n_0\
    );
\low3_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(28),
      I1 => band_reg(29),
      O => \low3_carry__6_i_3_n_0\
    );
\low3_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => band_reg(27),
      I1 => band_reg(28),
      O => \low3_carry__6_i_4_n_0\
    );
low3_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(3),
      I1 => \low5__0_n_103\,
      O => low3_carry_i_1_n_0
    );
low3_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(2),
      I1 => \low5__0_n_104\,
      O => low3_carry_i_2_n_0
    );
low3_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(1),
      I1 => \low5__0_n_105\,
      O => low3_carry_i_3_n_0
    );
low3_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => band_reg(0),
      I1 => low5_n_89,
      O => low3_carry_i_4_n_0
    );
low5: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => low6(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low5_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => low5_i_1_n_0,
      B(10) => low5_i_2_n_0,
      B(9) => low5_i_3_n_0,
      B(8) => low5_i_4_n_0,
      B(7) => low5_i_5_n_0,
      B(6) => low5_i_6_n_0,
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low5_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low5_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low5_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low5_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low5_OVERFLOW_UNCONNECTED,
      P(47) => low5_n_58,
      P(46) => low5_n_59,
      P(45) => low5_n_60,
      P(44) => low5_n_61,
      P(43) => low5_n_62,
      P(42) => low5_n_63,
      P(41) => low5_n_64,
      P(40) => low5_n_65,
      P(39) => low5_n_66,
      P(38) => low5_n_67,
      P(37) => low5_n_68,
      P(36) => low5_n_69,
      P(35) => low5_n_70,
      P(34) => low5_n_71,
      P(33) => low5_n_72,
      P(32) => low5_n_73,
      P(31) => low5_n_74,
      P(30) => low5_n_75,
      P(29) => low5_n_76,
      P(28) => low5_n_77,
      P(27) => low5_n_78,
      P(26) => low5_n_79,
      P(25) => low5_n_80,
      P(24) => low5_n_81,
      P(23) => low5_n_82,
      P(22) => low5_n_83,
      P(21) => low5_n_84,
      P(20) => low5_n_85,
      P(19) => low5_n_86,
      P(18) => low5_n_87,
      P(17) => low5_n_88,
      P(16) => low5_n_89,
      P(15) => low5_n_90,
      P(14) => low5_n_91,
      P(13) => low5_n_92,
      P(12) => low5_n_93,
      P(11) => low5_n_94,
      P(10) => low5_n_95,
      P(9) => low5_n_96,
      P(8) => low5_n_97,
      P(7) => low5_n_98,
      P(6) => low5_n_99,
      P(5) => low5_n_100,
      P(4) => low5_n_101,
      P(3) => low5_n_102,
      P(2) => low5_n_103,
      P(1) => low5_n_104,
      P(0) => low5_n_105,
      PATTERNBDETECT => NLW_low5_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low5_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => low5_n_106,
      PCOUT(46) => low5_n_107,
      PCOUT(45) => low5_n_108,
      PCOUT(44) => low5_n_109,
      PCOUT(43) => low5_n_110,
      PCOUT(42) => low5_n_111,
      PCOUT(41) => low5_n_112,
      PCOUT(40) => low5_n_113,
      PCOUT(39) => low5_n_114,
      PCOUT(38) => low5_n_115,
      PCOUT(37) => low5_n_116,
      PCOUT(36) => low5_n_117,
      PCOUT(35) => low5_n_118,
      PCOUT(34) => low5_n_119,
      PCOUT(33) => low5_n_120,
      PCOUT(32) => low5_n_121,
      PCOUT(31) => low5_n_122,
      PCOUT(30) => low5_n_123,
      PCOUT(29) => low5_n_124,
      PCOUT(28) => low5_n_125,
      PCOUT(27) => low5_n_126,
      PCOUT(26) => low5_n_127,
      PCOUT(25) => low5_n_128,
      PCOUT(24) => low5_n_129,
      PCOUT(23) => low5_n_130,
      PCOUT(22) => low5_n_131,
      PCOUT(21) => low5_n_132,
      PCOUT(20) => low5_n_133,
      PCOUT(19) => low5_n_134,
      PCOUT(18) => low5_n_135,
      PCOUT(17) => low5_n_136,
      PCOUT(16) => low5_n_137,
      PCOUT(15) => low5_n_138,
      PCOUT(14) => low5_n_139,
      PCOUT(13) => low5_n_140,
      PCOUT(12) => low5_n_141,
      PCOUT(11) => low5_n_142,
      PCOUT(10) => low5_n_143,
      PCOUT(9) => low5_n_144,
      PCOUT(8) => low5_n_145,
      PCOUT(7) => low5_n_146,
      PCOUT(6) => low5_n_147,
      PCOUT(5) => low5_n_148,
      PCOUT(4) => low5_n_149,
      PCOUT(3) => low5_n_150,
      PCOUT(2) => low5_n_151,
      PCOUT(1) => low5_n_152,
      PCOUT(0) => low5_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low5_UNDERFLOW_UNCONNECTED
    );
\low5__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => low6(31),
      A(28) => low6(31),
      A(27) => low6(31),
      A(26) => low6(31),
      A(25) => low6(31),
      A(24) => low6(31),
      A(23) => low6(31),
      A(22) => low6(31),
      A(21) => low6(31),
      A(20) => low6(31),
      A(19) => low6(31),
      A(18) => low6(31),
      A(17) => low6(31),
      A(16) => low6(31),
      A(15) => low6(31),
      A(14 downto 0) => low6(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_low5__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 12) => B"000000",
      B(11) => low5_i_1_n_0,
      B(10) => low5_i_2_n_0,
      B(9) => low5_i_3_n_0,
      B(8) => low5_i_4_n_0,
      B(7) => low5_i_5_n_0,
      B(6) => low5_i_6_n_0,
      B(5 downto 0) => B(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_low5__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_low5__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_low5__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_low5__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_low5__0_OVERFLOW_UNCONNECTED\,
      P(47) => \low5__0_n_58\,
      P(46) => \low5__0_n_59\,
      P(45) => \low5__0_n_60\,
      P(44) => \low5__0_n_61\,
      P(43) => \low5__0_n_62\,
      P(42) => \low5__0_n_63\,
      P(41) => \low5__0_n_64\,
      P(40) => \low5__0_n_65\,
      P(39) => \low5__0_n_66\,
      P(38) => \low5__0_n_67\,
      P(37) => \low5__0_n_68\,
      P(36) => \low5__0_n_69\,
      P(35) => \low5__0_n_70\,
      P(34) => \low5__0_n_71\,
      P(33) => \low5__0_n_72\,
      P(32) => \low5__0_n_73\,
      P(31) => \low5__0_n_74\,
      P(30) => \low5__0_n_75\,
      P(29) => \low5__0_n_76\,
      P(28) => \low5__0_n_77\,
      P(27) => \low5__0_n_78\,
      P(26) => \low5__0_n_79\,
      P(25) => \low5__0_n_80\,
      P(24) => \low5__0_n_81\,
      P(23) => \low5__0_n_82\,
      P(22) => \low5__0_n_83\,
      P(21) => \low5__0_n_84\,
      P(20) => \low5__0_n_85\,
      P(19) => \low5__0_n_86\,
      P(18) => \low5__0_n_87\,
      P(17) => \low5__0_n_88\,
      P(16) => \low5__0_n_89\,
      P(15) => \low5__0_n_90\,
      P(14) => p_0_in0,
      P(13) => \low5__0_n_92\,
      P(12) => \low5__0_n_93\,
      P(11) => \low5__0_n_94\,
      P(10) => \low5__0_n_95\,
      P(9) => \low5__0_n_96\,
      P(8) => \low5__0_n_97\,
      P(7) => \low5__0_n_98\,
      P(6) => \low5__0_n_99\,
      P(5) => \low5__0_n_100\,
      P(4) => \low5__0_n_101\,
      P(3) => \low5__0_n_102\,
      P(2) => \low5__0_n_103\,
      P(1) => \low5__0_n_104\,
      P(0) => \low5__0_n_105\,
      PATTERNBDETECT => \NLW_low5__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_low5__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => low5_n_106,
      PCIN(46) => low5_n_107,
      PCIN(45) => low5_n_108,
      PCIN(44) => low5_n_109,
      PCIN(43) => low5_n_110,
      PCIN(42) => low5_n_111,
      PCIN(41) => low5_n_112,
      PCIN(40) => low5_n_113,
      PCIN(39) => low5_n_114,
      PCIN(38) => low5_n_115,
      PCIN(37) => low5_n_116,
      PCIN(36) => low5_n_117,
      PCIN(35) => low5_n_118,
      PCIN(34) => low5_n_119,
      PCIN(33) => low5_n_120,
      PCIN(32) => low5_n_121,
      PCIN(31) => low5_n_122,
      PCIN(30) => low5_n_123,
      PCIN(29) => low5_n_124,
      PCIN(28) => low5_n_125,
      PCIN(27) => low5_n_126,
      PCIN(26) => low5_n_127,
      PCIN(25) => low5_n_128,
      PCIN(24) => low5_n_129,
      PCIN(23) => low5_n_130,
      PCIN(22) => low5_n_131,
      PCIN(21) => low5_n_132,
      PCIN(20) => low5_n_133,
      PCIN(19) => low5_n_134,
      PCIN(18) => low5_n_135,
      PCIN(17) => low5_n_136,
      PCIN(16) => low5_n_137,
      PCIN(15) => low5_n_138,
      PCIN(14) => low5_n_139,
      PCIN(13) => low5_n_140,
      PCIN(12) => low5_n_141,
      PCIN(11) => low5_n_142,
      PCIN(10) => low5_n_143,
      PCIN(9) => low5_n_144,
      PCIN(8) => low5_n_145,
      PCIN(7) => low5_n_146,
      PCIN(6) => low5_n_147,
      PCIN(5) => low5_n_148,
      PCIN(4) => low5_n_149,
      PCIN(3) => low5_n_150,
      PCIN(2) => low5_n_151,
      PCIN(1) => low5_n_152,
      PCIN(0) => low5_n_153,
      PCOUT(47 downto 0) => \NLW_low5__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_low5__0_UNDERFLOW_UNCONNECTED\
    );
low5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \low2__0_2\,
      I1 => \low2__0_3\,
      I2 => \low2__0_0\,
      I3 => \low2__0_1\,
      I4 => \low2__0_4\,
      O => low5_i_1_n_0
    );
low5_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \low2__0_3\,
      I1 => \low2__0_0\,
      I2 => \low2__0_1\,
      I3 => \low2__0_4\,
      I4 => \low2__0_2\,
      O => low5_i_2_n_0
    );
low5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \low2__0_1\,
      I1 => \low2__0_0\,
      I2 => \low2__0_3\,
      I3 => \low2__0_4\,
      O => low5_i_3_n_0
    );
low5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \low2__0_0\,
      I1 => \low2__0_1\,
      I2 => \low2__0_3\,
      O => low5_i_4_n_0
    );
low5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_0\,
      I1 => \low2__0_1\,
      O => low5_i_5_n_0
    );
low5_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \low2__0_0\,
      O => low5_i_6_n_0
    );
\low6__38_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low6__38_carry_n_0\,
      CO(2) => \low6__38_carry_n_1\,
      CO(1) => \low6__38_carry_n_2\,
      CO(0) => \low6__38_carry_n_3\,
      CYINIT => '0',
      DI(3) => low5_0(0),
      DI(2) => \low6__38_carry_i_2_n_0\,
      DI(1) => \low6__38_carry_i_3_n_0\,
      DI(0) => \low6__38_carry_i_4_n_0\,
      O(3 downto 0) => low6(3 downto 0),
      S(3) => \low6__38_carry_i_5_n_0\,
      S(2) => \low6__38_carry_i_6_n_0\,
      S(1) => \low6__38_carry_i_7_n_0\,
      S(0) => \low6__38_carry_i_8_n_0\
    );
\low6__38_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry_n_0\,
      CO(3) => \low6__38_carry__0_n_0\,
      CO(2) => \low6__38_carry__0_n_1\,
      CO(1) => \low6__38_carry__0_n_2\,
      CO(0) => \low6__38_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \low6__38_carry__0_i_1_n_0\,
      DI(2) => \low6__38_carry__0_i_2_n_0\,
      DI(1) => \low6__38_carry__0_i_3_n_0\,
      DI(0) => \low6__38_carry__0_i_4_n_0\,
      O(3 downto 0) => low6(7 downto 4),
      S(3) => \low6__38_carry__0_i_5_n_0\,
      S(2) => \low6__38_carry__0_i_6_n_0\,
      S(1) => \low6__38_carry__0_i_7_n_0\,
      S(0) => \low6__38_carry__0_i_8_n_0\
    );
\low6__38_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(6),
      I1 => low5_1(2),
      I2 => \low6__38_carry__0_i_9_n_0\,
      I3 => low8_n_92,
      I4 => \p_0_in__0\(5),
      I5 => low_reg(5),
      O => \low6__38_carry__0_i_1_n_0\
    );
\low6__38_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => low_reg(5),
      I2 => low8_n_92,
      O => \low6__38_carry__0_i_10_n_0\
    );
\low6__38_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => low_reg(4),
      I2 => low8_n_93,
      O => \low6__38_carry__0_i_11_n_0\
    );
\low6__38_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_91,
      I1 => \p_0_in__0\(6),
      I2 => low_reg(6),
      O => \low6__38_carry__0_i_12_n_0\
    );
\low6__38_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => low_reg(7),
      I2 => low8_n_90,
      O => \low6__38_carry__0_i_13_n_0\
    );
\low6__38_carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_92,
      I1 => \p_0_in__0\(5),
      I2 => low_reg(5),
      O => \low6__38_carry__0_i_14_n_0\
    );
\low6__38_carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_93,
      I1 => \p_0_in__0\(4),
      I2 => low_reg(4),
      O => \low6__38_carry__0_i_15_n_0\
    );
\low6__38_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_94,
      I1 => \p_0_in__0\(3),
      I2 => low_reg(3),
      O => \low6__38_carry__0_i_16_n_0\
    );
\low6__38_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(5),
      I1 => low5_1(2),
      I2 => \low6__38_carry__0_i_10_n_0\,
      I3 => low8_n_93,
      I4 => \p_0_in__0\(4),
      I5 => low_reg(4),
      O => \low6__38_carry__0_i_2_n_0\
    );
\low6__38_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(4),
      I1 => low5_1(2),
      I2 => \low6__38_carry__0_i_11_n_0\,
      I3 => low8_n_94,
      I4 => \p_0_in__0\(3),
      I5 => low_reg(3),
      O => \low6__38_carry__0_i_3_n_0\
    );
\low6__38_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(3),
      I1 => low5_1(2),
      I2 => \low6__38_carry_i_11_n_0\,
      I3 => \^p\(0),
      I4 => \^o\(1),
      I5 => \^low_reg[2]_0\(1),
      O => \low6__38_carry__0_i_4_n_0\
    );
\low6__38_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__0_i_1_n_0\,
      I1 => low5_2(7),
      I2 => low5_1(2),
      I3 => \low6__38_carry__0_i_12_n_0\,
      I4 => \low6__38_carry__0_i_13_n_0\,
      O => \low6__38_carry__0_i_5_n_0\
    );
\low6__38_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__0_i_2_n_0\,
      I1 => low5_2(6),
      I2 => low5_1(2),
      I3 => \low6__38_carry__0_i_14_n_0\,
      I4 => \low6__38_carry__0_i_9_n_0\,
      O => \low6__38_carry__0_i_6_n_0\
    );
\low6__38_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__0_i_3_n_0\,
      I1 => low5_2(5),
      I2 => low5_1(2),
      I3 => \low6__38_carry__0_i_15_n_0\,
      I4 => \low6__38_carry__0_i_10_n_0\,
      O => \low6__38_carry__0_i_7_n_0\
    );
\low6__38_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__0_i_4_n_0\,
      I1 => low5_2(4),
      I2 => low5_1(2),
      I3 => \low6__38_carry__0_i_16_n_0\,
      I4 => \low6__38_carry__0_i_11_n_0\,
      O => \low6__38_carry__0_i_8_n_0\
    );
\low6__38_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => low_reg(6),
      I2 => low8_n_91,
      O => \low6__38_carry__0_i_9_n_0\
    );
\low6__38_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__0_n_0\,
      CO(3) => \low6__38_carry__1_n_0\,
      CO(2) => \low6__38_carry__1_n_1\,
      CO(1) => \low6__38_carry__1_n_2\,
      CO(0) => \low6__38_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \low6__38_carry__1_i_1_n_0\,
      DI(2) => \low6__38_carry__1_i_2_n_0\,
      DI(1) => \low6__38_carry__1_i_3_n_0\,
      DI(0) => \low6__38_carry__1_i_4_n_0\,
      O(3 downto 0) => low6(11 downto 8),
      S(3) => \low6__38_carry__1_i_5_n_0\,
      S(2) => \low6__38_carry__1_i_6_n_0\,
      S(1) => \low6__38_carry__1_i_7_n_0\,
      S(0) => \low6__38_carry__1_i_8_n_0\
    );
\low6__38_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(10),
      I1 => low5_1(2),
      I2 => \low6__38_carry__1_i_9_n_0\,
      I3 => \low8__0_n_105\,
      I4 => \p_0_in__0\(9),
      I5 => low_reg(9),
      O => \low6__38_carry__1_i_1_n_0\
    );
\low6__38_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(9),
      I1 => low_reg(9),
      I2 => \low8__0_n_105\,
      O => \low6__38_carry__1_i_10_n_0\
    );
\low6__38_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(8),
      I1 => low_reg(8),
      I2 => low8_n_89,
      O => \low6__38_carry__1_i_11_n_0\
    );
\low6__38_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \low8__0_n_104\,
      I1 => \p_0_in__0\(10),
      I2 => low_reg(10),
      O => \low6__38_carry__1_i_12_n_0\
    );
\low6__38_carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => low_reg(11),
      I2 => \low8__0_n_103\,
      O => \low6__38_carry__1_i_13_n_0\
    );
\low6__38_carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \low8__0_n_105\,
      I1 => \p_0_in__0\(9),
      I2 => low_reg(9),
      O => \low6__38_carry__1_i_14_n_0\
    );
\low6__38_carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_89,
      I1 => \p_0_in__0\(8),
      I2 => low_reg(8),
      O => \low6__38_carry__1_i_15_n_0\
    );
\low6__38_carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => low8_n_90,
      I1 => \p_0_in__0\(7),
      I2 => low_reg(7),
      O => \low6__38_carry__1_i_16_n_0\
    );
\low6__38_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(9),
      I1 => low5_1(2),
      I2 => \low6__38_carry__1_i_10_n_0\,
      I3 => low8_n_89,
      I4 => \p_0_in__0\(8),
      I5 => low_reg(8),
      O => \low6__38_carry__1_i_2_n_0\
    );
\low6__38_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(8),
      I1 => low5_1(2),
      I2 => \low6__38_carry__1_i_11_n_0\,
      I3 => low8_n_90,
      I4 => \p_0_in__0\(7),
      I5 => low_reg(7),
      O => \low6__38_carry__1_i_3_n_0\
    );
\low6__38_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(7),
      I1 => low5_1(2),
      I2 => \low6__38_carry__0_i_13_n_0\,
      I3 => low8_n_91,
      I4 => \p_0_in__0\(6),
      I5 => low_reg(6),
      O => \low6__38_carry__1_i_4_n_0\
    );
\low6__38_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__1_i_1_n_0\,
      I1 => low5_2(11),
      I2 => low5_1(2),
      I3 => \low6__38_carry__1_i_12_n_0\,
      I4 => \low6__38_carry__1_i_13_n_0\,
      O => \low6__38_carry__1_i_5_n_0\
    );
\low6__38_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__1_i_2_n_0\,
      I1 => low5_2(10),
      I2 => low5_1(2),
      I3 => \low6__38_carry__1_i_14_n_0\,
      I4 => \low6__38_carry__1_i_9_n_0\,
      O => \low6__38_carry__1_i_6_n_0\
    );
\low6__38_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__1_i_3_n_0\,
      I1 => low5_2(9),
      I2 => low5_1(2),
      I3 => \low6__38_carry__1_i_15_n_0\,
      I4 => \low6__38_carry__1_i_10_n_0\,
      O => \low6__38_carry__1_i_7_n_0\
    );
\low6__38_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \low6__38_carry__1_i_4_n_0\,
      I1 => low5_2(8),
      I2 => low5_1(2),
      I3 => \low6__38_carry__1_i_16_n_0\,
      I4 => \low6__38_carry__1_i_11_n_0\,
      O => \low6__38_carry__1_i_8_n_0\
    );
\low6__38_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(10),
      I1 => low_reg(10),
      I2 => \low8__0_n_104\,
      O => \low6__38_carry__1_i_9_n_0\
    );
\low6__38_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__1_n_0\,
      CO(3) => \low6__38_carry__2_n_0\,
      CO(2) => \low6__38_carry__2_n_1\,
      CO(1) => \low6__38_carry__2_n_2\,
      CO(0) => \low6__38_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \low6__38_carry__2_i_1_n_0\,
      DI(2) => \low6__38_carry__2_i_2_n_0\,
      DI(1) => \low6__38_carry__2_i_3_n_0\,
      DI(0) => \low6__38_carry__2_i_4_n_0\,
      O(3 downto 0) => low6(15 downto 12),
      S(3) => \low6__38_carry__2_i_5_n_0\,
      S(2) => \low6__38_carry__2_i_6_n_0\,
      S(1) => \low6__38_carry__2_i_7_n_0\,
      S(0) => \low6__38_carry__2_i_8_n_0\
    );
\low6__38_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \low8__0_n_100\,
      I1 => low_reg(14),
      O => \low6__38_carry__2_i_1_n_0\
    );
\low6__38_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => low_reg(12),
      I1 => \low8__0_n_102\,
      I2 => low5_3(0),
      O => \low6__38_carry__2_i_10_n_0\
    );
\low6__38_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \low8__0_n_103\,
      I1 => \p_0_in__0\(11),
      I2 => low_reg(11),
      O => \low6__38_carry__2_i_11_n_0\
    );
\low6__38_carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \low8__0_n_102\,
      I1 => low5_3(0),
      I2 => low_reg(12),
      O => \low6__38_carry__2_i_13_n_0\
    );
\low6__38_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17771117"
    )
        port map (
      I0 => \low8__0_n_101\,
      I1 => low_reg(13),
      I2 => low_reg(12),
      I3 => \low8__0_n_102\,
      I4 => low5_3(0),
      O => \low6__38_carry__2_i_2_n_0\
    );
\low6__38_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => low5_3(0),
      I1 => \low8__0_n_102\,
      I2 => low_reg(12),
      I3 => low_reg(13),
      I4 => \low8__0_n_101\,
      O => \low6__38_carry__2_i_3_n_0\
    );
\low6__38_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F88080F8F880F8"
    )
        port map (
      I0 => low5_2(11),
      I1 => low5_1(2),
      I2 => \low6__38_carry__1_i_13_n_0\,
      I3 => \low8__0_n_104\,
      I4 => \p_0_in__0\(10),
      I5 => low_reg(10),
      O => \low6__38_carry__2_i_4_n_0\
    );
\low6__38_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => low_reg(15),
      I1 => \low8__0_n_99\,
      I2 => \low8__0_n_100\,
      I3 => low_reg(14),
      O => \low6__38_carry__2_i_5_n_0\
    );
\low6__38_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \low6__38_carry__2_i_10_n_0\,
      I1 => low_reg(13),
      I2 => \low8__0_n_101\,
      I3 => \low8__0_n_100\,
      I4 => low_reg(14),
      O => \low6__38_carry__2_i_6_n_0\
    );
\low6__38_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969969969669969"
    )
        port map (
      I0 => \low8__0_n_101\,
      I1 => low_reg(13),
      I2 => \low8__0_n_102\,
      I3 => low5_3(0),
      I4 => low_reg(12),
      I5 => \low6__38_carry__2_i_11_n_0\,
      O => \low6__38_carry__2_i_7_n_0\
    );
\low6__38_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B2DD24B2DB44B2D"
    )
        port map (
      I0 => \low6__38_carry__1_i_12_n_0\,
      I1 => low5_4,
      I2 => \low6__38_carry__2_i_13_n_0\,
      I3 => low_reg(11),
      I4 => \p_0_in__0\(11),
      I5 => \low8__0_n_103\,
      O => \low6__38_carry__2_i_8_n_0\
    );
\low6__38_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__2_n_0\,
      CO(3) => \low6__38_carry__3_n_0\,
      CO(2) => \low6__38_carry__3_n_1\,
      CO(1) => \low6__38_carry__3_n_2\,
      CO(0) => \low6__38_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \low6__38_carry__3_i_1_n_0\,
      DI(2) => \low6__38_carry__3_i_2_n_0\,
      DI(1) => \low6__38_carry__3_i_3_n_0\,
      DI(0) => \low6__38_carry__3_i_4_n_0\,
      O(3 downto 0) => low6(19 downto 16),
      S(3) => \low6__38_carry__3_i_5_n_0\,
      S(2) => \low6__38_carry__3_i_6_n_0\,
      S(1) => \low6__38_carry__3_i_7_n_0\,
      S(0) => \low6__38_carry__3_i_8_n_0\
    );
\low6__38_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(18),
      I1 => \low8__0_n_96\,
      I2 => \low8__0_n_97\,
      I3 => low_reg(17),
      O => \low6__38_carry__3_i_1_n_0\
    );
\low6__38_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(17),
      I1 => \low8__0_n_97\,
      I2 => \low8__0_n_98\,
      I3 => low_reg(16),
      O => \low6__38_carry__3_i_2_n_0\
    );
\low6__38_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(16),
      I1 => \low8__0_n_98\,
      I2 => \low8__0_n_99\,
      I3 => low_reg(15),
      O => \low6__38_carry__3_i_3_n_0\
    );
\low6__38_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(15),
      I1 => \low8__0_n_99\,
      I2 => \low8__0_n_100\,
      I3 => low_reg(14),
      O => \low6__38_carry__3_i_4_n_0\
    );
\low6__38_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(17),
      I1 => \low8__0_n_97\,
      I2 => low_reg(19),
      I3 => \low8__0_n_95\,
      I4 => \low8__0_n_96\,
      I5 => low_reg(18),
      O => \low6__38_carry__3_i_5_n_0\
    );
\low6__38_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(16),
      I1 => \low8__0_n_98\,
      I2 => low_reg(18),
      I3 => \low8__0_n_96\,
      I4 => \low8__0_n_97\,
      I5 => low_reg(17),
      O => \low6__38_carry__3_i_6_n_0\
    );
\low6__38_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(15),
      I1 => \low8__0_n_99\,
      I2 => low_reg(17),
      I3 => \low8__0_n_97\,
      I4 => \low8__0_n_98\,
      I5 => low_reg(16),
      O => \low6__38_carry__3_i_7_n_0\
    );
\low6__38_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(14),
      I1 => \low8__0_n_100\,
      I2 => low_reg(16),
      I3 => \low8__0_n_98\,
      I4 => \low8__0_n_99\,
      I5 => low_reg(15),
      O => \low6__38_carry__3_i_8_n_0\
    );
\low6__38_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__3_n_0\,
      CO(3) => \low6__38_carry__4_n_0\,
      CO(2) => \low6__38_carry__4_n_1\,
      CO(1) => \low6__38_carry__4_n_2\,
      CO(0) => \low6__38_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \low6__38_carry__4_i_1_n_0\,
      DI(2) => \low6__38_carry__4_i_2_n_0\,
      DI(1) => \low6__38_carry__4_i_3_n_0\,
      DI(0) => \low6__38_carry__4_i_4_n_0\,
      O(3 downto 0) => low6(23 downto 20),
      S(3) => \low6__38_carry__4_i_5_n_0\,
      S(2) => \low6__38_carry__4_i_6_n_0\,
      S(1) => \low6__38_carry__4_i_7_n_0\,
      S(0) => \low6__38_carry__4_i_8_n_0\
    );
\low6__38_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(22),
      I1 => \low8__0_n_92\,
      I2 => \low8__0_n_93\,
      I3 => low_reg(21),
      O => \low6__38_carry__4_i_1_n_0\
    );
\low6__38_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(21),
      I1 => \low8__0_n_93\,
      I2 => \low8__0_n_94\,
      I3 => low_reg(20),
      O => \low6__38_carry__4_i_2_n_0\
    );
\low6__38_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(20),
      I1 => \low8__0_n_94\,
      I2 => \low8__0_n_95\,
      I3 => low_reg(19),
      O => \low6__38_carry__4_i_3_n_0\
    );
\low6__38_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0999"
    )
        port map (
      I0 => low_reg(19),
      I1 => \low8__0_n_95\,
      I2 => \low8__0_n_96\,
      I3 => low_reg(18),
      O => \low6__38_carry__4_i_4_n_0\
    );
\low6__38_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80077FF87FF88007"
    )
        port map (
      I0 => low_reg(21),
      I1 => \low8__0_n_93\,
      I2 => low_reg(22),
      I3 => \low8__0_n_92\,
      I4 => low_reg(23),
      I5 => \low8__0_n_91\,
      O => \low6__38_carry__4_i_5_n_0\
    );
\low6__38_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(20),
      I1 => \low8__0_n_94\,
      I2 => low_reg(22),
      I3 => \low8__0_n_92\,
      I4 => \low8__0_n_93\,
      I5 => low_reg(21),
      O => \low6__38_carry__4_i_6_n_0\
    );
\low6__38_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(19),
      I1 => \low8__0_n_95\,
      I2 => low_reg(21),
      I3 => \low8__0_n_93\,
      I4 => \low8__0_n_94\,
      I5 => low_reg(20),
      O => \low6__38_carry__4_i_7_n_0\
    );
\low6__38_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87780FF00FF07887"
    )
        port map (
      I0 => low_reg(18),
      I1 => \low8__0_n_96\,
      I2 => low_reg(20),
      I3 => \low8__0_n_94\,
      I4 => \low8__0_n_95\,
      I5 => low_reg(19),
      O => \low6__38_carry__4_i_8_n_0\
    );
\low6__38_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__4_n_0\,
      CO(3) => \low6__38_carry__5_n_0\,
      CO(2) => \low6__38_carry__5_n_1\,
      CO(1) => \low6__38_carry__5_n_2\,
      CO(0) => \low6__38_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => low_reg(27 downto 24),
      O(3 downto 0) => low6(27 downto 24),
      S(3) => \low6__38_carry__5_i_1_n_0\,
      S(2) => \low6__38_carry__5_i_2_n_0\,
      S(1) => \low6__38_carry__5_i_3_n_0\,
      S(0) => \low6__38_carry__5_i_4_n_0\
    );
\low6__38_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(26),
      I1 => low_reg(27),
      O => \low6__38_carry__5_i_1_n_0\
    );
\low6__38_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(25),
      I1 => low_reg(26),
      O => \low6__38_carry__5_i_2_n_0\
    );
\low6__38_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(24),
      I1 => low_reg(25),
      O => \low6__38_carry__5_i_3_n_0\
    );
\low6__38_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2224DDD"
    )
        port map (
      I0 => low_reg(23),
      I1 => \low8__0_n_91\,
      I2 => \low8__0_n_92\,
      I3 => low_reg(22),
      I4 => low_reg(24),
      O => \low6__38_carry__5_i_4_n_0\
    );
\low6__38_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__5_n_0\,
      CO(3) => \NLW_low6__38_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \low6__38_carry__6_n_1\,
      CO(1) => \low6__38_carry__6_n_2\,
      CO(0) => \low6__38_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => low_reg(30 downto 28),
      O(3 downto 0) => low6(31 downto 28),
      S(3) => \low6__38_carry__6_i_1_n_0\,
      S(2) => \low6__38_carry__6_i_2_n_0\,
      S(1) => \low6__38_carry__6_i_3_n_0\,
      S(0) => \low6__38_carry__6_i_4_n_0\
    );
\low6__38_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(31),
      I1 => low_reg(30),
      O => \low6__38_carry__6_i_1_n_0\
    );
\low6__38_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(29),
      I1 => low_reg(30),
      O => \low6__38_carry__6_i_2_n_0\
    );
\low6__38_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(28),
      I1 => low_reg(29),
      O => \low6__38_carry__6_i_3_n_0\
    );
\low6__38_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => low_reg(27),
      I1 => low_reg(28),
      O => \low6__38_carry__6_i_4_n_0\
    );
\low6__38_carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^p\(0),
      I1 => \^o\(1),
      I2 => \^low_reg[2]_0\(1),
      O => \low6__38_carry_i_10_n_0\
    );
\low6__38_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => low_reg(3),
      I2 => low8_n_94,
      O => \low6__38_carry_i_11_n_0\
    );
\low6__38_carry_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^low_reg[2]_0\(1),
      I2 => \^p\(0),
      O => \low6__38_carry_i_12_n_0\
    );
\low6__38_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F060606"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^low_reg[2]_0\(0),
      I2 => low8_n_96,
      I3 => low5_1(2),
      I4 => low5_2(1),
      O => \low6__38_carry_i_2_n_0\
    );
\low6__38_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696969"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^low_reg[2]_0\(0),
      I2 => low8_n_96,
      I3 => low5_1(2),
      I4 => low5_2(1),
      O => \low6__38_carry_i_3_n_0\
    );
\low6__38_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => low8_n_97,
      I1 => low_reg(0),
      I2 => \p_0_in__0\(0),
      O => \low6__38_carry_i_4_n_0\
    );
\low6__38_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => low5_0(0),
      I1 => low5_2(3),
      I2 => low5_1(2),
      I3 => \low6__38_carry_i_10_n_0\,
      I4 => \low6__38_carry_i_11_n_0\,
      O => \low6__38_carry_i_5_n_0\
    );
\low6__38_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999699996666999"
    )
        port map (
      I0 => \low6__38_carry_i_2_n_0\,
      I1 => \low6__38_carry_i_12_n_0\,
      I2 => low5_1(2),
      I3 => low5_2(2),
      I4 => \^low_reg[2]_0\(0),
      I5 => \^o\(0),
      O => \low6__38_carry_i_6_n_0\
    );
\low6__38_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A665"
    )
        port map (
      I0 => \low6__38_carry_i_3_n_0\,
      I1 => \p_0_in__0\(0),
      I2 => low_reg(0),
      I3 => low8_n_97,
      O => \low6__38_carry_i_7_n_0\
    );
\low6__38_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => low_reg(0),
      I2 => low8_n_97,
      I3 => low5_2(0),
      I4 => low5_1(2),
      O => \low6__38_carry_i_8_n_0\
    );
low6_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => low6_carry_n_0,
      CO(2) => low6_carry_n_1,
      CO(1) => low6_carry_n_2,
      CO(0) => low6_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3) => \p_0_in__0\(3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \p_0_in__0\(0),
      S(3 downto 0) => S(3 downto 0)
    );
\low6_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => low6_carry_n_0,
      CO(3) => \low6_carry__0_n_0\,
      CO(2) => \low6_carry__0_n_1\,
      CO(1) => \low6_carry__0_n_2\,
      CO(0) => \low6_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \low6__38_carry__0_i_11_0\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      S(3 downto 0) => \low6__38_carry__0_i_11_1\(3 downto 0)
    );
\low6_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6_carry__0_n_0\,
      CO(3) => CO(0),
      CO(2) => \low6_carry__1_n_1\,
      CO(1) => \low6_carry__1_n_2\,
      CO(0) => \low6_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \low6__38_carry__1_i_11_0\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(11 downto 8),
      S(3 downto 0) => \low6__38_carry__1_i_11_1\(3 downto 0)
    );
low8: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => band_next(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_low8_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8) => low8_i_1_n_0,
      B(7) => low8_i_2_n_0,
      B(6) => low8_i_3_n_0,
      B(5) => low8_i_4_n_0,
      B(4) => low8_i_5_n_0,
      B(3) => low8_i_6_n_0,
      B(2) => low8_i_7_n_0,
      B(1) => Q(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_low8_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_low8_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_low8_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_1_mhz,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_low8_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_low8_OVERFLOW_UNCONNECTED,
      P(47) => low8_n_58,
      P(46) => low8_n_59,
      P(45) => low8_n_60,
      P(44) => low8_n_61,
      P(43) => low8_n_62,
      P(42) => low8_n_63,
      P(41) => low8_n_64,
      P(40) => low8_n_65,
      P(39) => low8_n_66,
      P(38) => low8_n_67,
      P(37) => low8_n_68,
      P(36) => low8_n_69,
      P(35) => low8_n_70,
      P(34) => low8_n_71,
      P(33) => low8_n_72,
      P(32) => low8_n_73,
      P(31) => low8_n_74,
      P(30) => low8_n_75,
      P(29) => low8_n_76,
      P(28) => low8_n_77,
      P(27) => low8_n_78,
      P(26) => low8_n_79,
      P(25) => low8_n_80,
      P(24) => low8_n_81,
      P(23) => low8_n_82,
      P(22) => low8_n_83,
      P(21) => low8_n_84,
      P(20) => low8_n_85,
      P(19) => low8_n_86,
      P(18) => low8_n_87,
      P(17) => low8_n_88,
      P(16) => low8_n_89,
      P(15) => low8_n_90,
      P(14) => low8_n_91,
      P(13) => low8_n_92,
      P(12) => low8_n_93,
      P(11) => low8_n_94,
      P(10) => \^p\(0),
      P(9) => low8_n_96,
      P(8) => low8_n_97,
      P(7) => low8_n_98,
      P(6) => low8_n_99,
      P(5) => low8_n_100,
      P(4) => low8_n_101,
      P(3) => low8_n_102,
      P(2) => low8_n_103,
      P(1) => low8_n_104,
      P(0) => low8_n_105,
      PATTERNBDETECT => NLW_low8_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_low8_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => low8_n_106,
      PCOUT(46) => low8_n_107,
      PCOUT(45) => low8_n_108,
      PCOUT(44) => low8_n_109,
      PCOUT(43) => low8_n_110,
      PCOUT(42) => low8_n_111,
      PCOUT(41) => low8_n_112,
      PCOUT(40) => low8_n_113,
      PCOUT(39) => low8_n_114,
      PCOUT(38) => low8_n_115,
      PCOUT(37) => low8_n_116,
      PCOUT(36) => low8_n_117,
      PCOUT(35) => low8_n_118,
      PCOUT(34) => low8_n_119,
      PCOUT(33) => low8_n_120,
      PCOUT(32) => low8_n_121,
      PCOUT(31) => low8_n_122,
      PCOUT(30) => low8_n_123,
      PCOUT(29) => low8_n_124,
      PCOUT(28) => low8_n_125,
      PCOUT(27) => low8_n_126,
      PCOUT(26) => low8_n_127,
      PCOUT(25) => low8_n_128,
      PCOUT(24) => low8_n_129,
      PCOUT(23) => low8_n_130,
      PCOUT(22) => low8_n_131,
      PCOUT(21) => low8_n_132,
      PCOUT(20) => low8_n_133,
      PCOUT(19) => low8_n_134,
      PCOUT(18) => low8_n_135,
      PCOUT(17) => low8_n_136,
      PCOUT(16) => low8_n_137,
      PCOUT(15) => low8_n_138,
      PCOUT(14) => low8_n_139,
      PCOUT(13) => low8_n_140,
      PCOUT(12) => low8_n_141,
      PCOUT(11) => low8_n_142,
      PCOUT(10) => low8_n_143,
      PCOUT(9) => low8_n_144,
      PCOUT(8) => low8_n_145,
      PCOUT(7) => low8_n_146,
      PCOUT(6) => low8_n_147,
      PCOUT(5) => low8_n_148,
      PCOUT(4) => low8_n_149,
      PCOUT(3) => low8_n_150,
      PCOUT(2) => low8_n_151,
      PCOUT(1) => low8_n_152,
      PCOUT(0) => low8_n_153,
      RSTA => c64_reset,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_low8_UNDERFLOW_UNCONNECTED
    );
\low8__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => band_next(31),
      A(28) => band_next(31),
      A(27) => band_next(31),
      A(26) => band_next(31),
      A(25) => band_next(31),
      A(24) => band_next(31),
      A(23) => band_next(31),
      A(22) => band_next(31),
      A(21) => band_next(31),
      A(20) => band_next(31),
      A(19) => band_next(31),
      A(18) => band_next(31),
      A(17) => band_next(31),
      A(16) => band_next(31),
      A(15) => band_next(31),
      A(14 downto 0) => band_next(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_low8__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8) => low8_i_1_n_0,
      B(7) => low8_i_2_n_0,
      B(6) => low8_i_3_n_0,
      B(5) => low8_i_4_n_0,
      B(4) => low8_i_5_n_0,
      B(3) => low8_i_6_n_0,
      B(2) => low8_i_7_n_0,
      B(1) => Q(0),
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_low8__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_low8__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_low8__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_1_mhz,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_low8__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_low8__0_OVERFLOW_UNCONNECTED\,
      P(47) => \low8__0_n_58\,
      P(46) => \low8__0_n_59\,
      P(45) => \low8__0_n_60\,
      P(44) => \low8__0_n_61\,
      P(43) => \low8__0_n_62\,
      P(42) => \low8__0_n_63\,
      P(41) => \low8__0_n_64\,
      P(40) => \low8__0_n_65\,
      P(39) => \low8__0_n_66\,
      P(38) => \low8__0_n_67\,
      P(37) => \low8__0_n_68\,
      P(36) => \low8__0_n_69\,
      P(35) => \low8__0_n_70\,
      P(34) => \low8__0_n_71\,
      P(33) => \low8__0_n_72\,
      P(32) => \low8__0_n_73\,
      P(31) => \low8__0_n_74\,
      P(30) => \low8__0_n_75\,
      P(29) => \low8__0_n_76\,
      P(28) => \low8__0_n_77\,
      P(27) => \low8__0_n_78\,
      P(26) => \low8__0_n_79\,
      P(25) => \low8__0_n_80\,
      P(24) => \low8__0_n_81\,
      P(23) => \low8__0_n_82\,
      P(22) => \low8__0_n_83\,
      P(21) => \low8__0_n_84\,
      P(20) => \low8__0_n_85\,
      P(19) => \low8__0_n_86\,
      P(18) => \low8__0_n_87\,
      P(17) => \low8__0_n_88\,
      P(16) => \low8__0_n_89\,
      P(15) => \low8__0_n_90\,
      P(14) => \low8__0_n_91\,
      P(13) => \low8__0_n_92\,
      P(12) => \low8__0_n_93\,
      P(11) => \low8__0_n_94\,
      P(10) => \low8__0_n_95\,
      P(9) => \low8__0_n_96\,
      P(8) => \low8__0_n_97\,
      P(7) => \low8__0_n_98\,
      P(6) => \low8__0_n_99\,
      P(5) => \low8__0_n_100\,
      P(4) => \low8__0_n_101\,
      P(3) => \low8__0_n_102\,
      P(2) => \low8__0_n_103\,
      P(1) => \low8__0_n_104\,
      P(0) => \low8__0_n_105\,
      PATTERNBDETECT => \NLW_low8__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_low8__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => low8_n_106,
      PCIN(46) => low8_n_107,
      PCIN(45) => low8_n_108,
      PCIN(44) => low8_n_109,
      PCIN(43) => low8_n_110,
      PCIN(42) => low8_n_111,
      PCIN(41) => low8_n_112,
      PCIN(40) => low8_n_113,
      PCIN(39) => low8_n_114,
      PCIN(38) => low8_n_115,
      PCIN(37) => low8_n_116,
      PCIN(36) => low8_n_117,
      PCIN(35) => low8_n_118,
      PCIN(34) => low8_n_119,
      PCIN(33) => low8_n_120,
      PCIN(32) => low8_n_121,
      PCIN(31) => low8_n_122,
      PCIN(30) => low8_n_123,
      PCIN(29) => low8_n_124,
      PCIN(28) => low8_n_125,
      PCIN(27) => low8_n_126,
      PCIN(26) => low8_n_127,
      PCIN(25) => low8_n_128,
      PCIN(24) => low8_n_129,
      PCIN(23) => low8_n_130,
      PCIN(22) => low8_n_131,
      PCIN(21) => low8_n_132,
      PCIN(20) => low8_n_133,
      PCIN(19) => low8_n_134,
      PCIN(18) => low8_n_135,
      PCIN(17) => low8_n_136,
      PCIN(16) => low8_n_137,
      PCIN(15) => low8_n_138,
      PCIN(14) => low8_n_139,
      PCIN(13) => low8_n_140,
      PCIN(12) => low8_n_141,
      PCIN(11) => low8_n_142,
      PCIN(10) => low8_n_143,
      PCIN(9) => low8_n_144,
      PCIN(8) => low8_n_145,
      PCIN(7) => low8_n_146,
      PCIN(6) => low8_n_147,
      PCIN(5) => low8_n_148,
      PCIN(4) => low8_n_149,
      PCIN(3) => low8_n_150,
      PCIN(2) => low8_n_151,
      PCIN(1) => low8_n_152,
      PCIN(0) => low8_n_153,
      PCOUT(47 downto 0) => \NLW_low8__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => c64_reset,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_low8__0_UNDERFLOW_UNCONNECTED\
    );
low8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      O => low8_i_1_n_0
    );
low8_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(1),
      O => low8_i_2_n_0
    );
low8_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B5D4"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => low8_i_3_n_0
    );
low8_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD94"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      O => low8_i_4_n_0
    );
low8_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"699A"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => low8_i_5_n_0
    );
low8_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => low8_i_6_n_0
    );
low8_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => low8_i_7_n_0
    );
\low[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_103\,
      I1 => low_reg(3),
      O => \low[0]_i_2_n_0\
    );
\low[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_104\,
      I1 => \^low_reg[2]_0\(1),
      O => \low[0]_i_3_n_0\
    );
\low[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_105\,
      I1 => \^low_reg[2]_0\(0),
      O => \low[0]_i_4_n_0\
    );
\low[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => low2_n_89,
      I1 => low_reg(0),
      O => \low[0]_i_5_n_0\
    );
\low[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(15),
      O => \low[12]_i_2_n_0\
    );
\low[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_92\,
      I1 => low_reg(14),
      O => \low[12]_i_3_n_0\
    );
\low[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_93\,
      I1 => low_reg(13),
      O => \low[12]_i_4_n_0\
    );
\low[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_94\,
      I1 => low_reg(12),
      O => \low[12]_i_5_n_0\
    );
\low[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(19),
      O => \low[16]_i_2_n_0\
    );
\low[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(18),
      O => \low[16]_i_3_n_0\
    );
\low[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(17),
      O => \low[16]_i_4_n_0\
    );
\low[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(16),
      O => \low[16]_i_5_n_0\
    );
\low[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(23),
      O => \low[20]_i_2_n_0\
    );
\low[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(22),
      O => \low[20]_i_3_n_0\
    );
\low[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(21),
      O => \low[20]_i_4_n_0\
    );
\low[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(20),
      O => \low[20]_i_5_n_0\
    );
\low[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(27),
      O => \low[24]_i_2_n_0\
    );
\low[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(26),
      O => \low[24]_i_3_n_0\
    );
\low[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(25),
      O => \low[24]_i_4_n_0\
    );
\low[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(24),
      O => \low[24]_i_5_n_0\
    );
\low[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(31),
      O => \low[28]_i_2_n_0\
    );
\low[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(30),
      O => \low[28]_i_3_n_0\
    );
\low[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(29),
      O => \low[28]_i_4_n_0\
    );
\low[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in0,
      I1 => low_reg(28),
      O => \low[28]_i_5_n_0\
    );
\low[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_99\,
      I1 => low_reg(7),
      O => \low[4]_i_2_n_0\
    );
\low[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_100\,
      I1 => low_reg(6),
      O => \low[4]_i_3_n_0\
    );
\low[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_101\,
      I1 => low_reg(5),
      O => \low[4]_i_4_n_0\
    );
\low[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_102\,
      I1 => low_reg(4),
      O => \low[4]_i_5_n_0\
    );
\low[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_95\,
      I1 => low_reg(11),
      O => \low[8]_i_2_n_0\
    );
\low[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_96\,
      I1 => low_reg(10),
      O => \low[8]_i_3_n_0\
    );
\low[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_97\,
      I1 => low_reg(9),
      O => \low[8]_i_4_n_0\
    );
\low[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \low2__0_n_98\,
      I1 => low_reg(8),
      O => \low[8]_i_5_n_0\
    );
\low_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[0]_i_1_n_7\,
      Q => low_reg(0),
      R => c64_reset
    );
\low_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \low_reg[0]_i_1_n_0\,
      CO(2) => \low_reg[0]_i_1_n_1\,
      CO(1) => \low_reg[0]_i_1_n_2\,
      CO(0) => \low_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low2__0_n_103\,
      DI(2) => \low2__0_n_104\,
      DI(1) => \low2__0_n_105\,
      DI(0) => low2_n_89,
      O(3) => \low_reg[0]_i_1_n_4\,
      O(2) => \low_reg[0]_i_1_n_5\,
      O(1) => \low_reg[0]_i_1_n_6\,
      O(0) => \low_reg[0]_i_1_n_7\,
      S(3) => \low[0]_i_2_n_0\,
      S(2) => \low[0]_i_3_n_0\,
      S(1) => \low[0]_i_4_n_0\,
      S(0) => \low[0]_i_5_n_0\
    );
\low_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[8]_i_1_n_5\,
      Q => low_reg(10),
      R => c64_reset
    );
\low_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[8]_i_1_n_4\,
      Q => low_reg(11),
      R => c64_reset
    );
\low_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[12]_i_1_n_7\,
      Q => low_reg(12),
      R => c64_reset
    );
\low_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[8]_i_1_n_0\,
      CO(3) => \low_reg[12]_i_1_n_0\,
      CO(2) => \low_reg[12]_i_1_n_1\,
      CO(1) => \low_reg[12]_i_1_n_2\,
      CO(0) => \low_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => in0,
      DI(2) => \low2__0_n_92\,
      DI(1) => \low2__0_n_93\,
      DI(0) => \low2__0_n_94\,
      O(3) => \low_reg[12]_i_1_n_4\,
      O(2) => \low_reg[12]_i_1_n_5\,
      O(1) => \low_reg[12]_i_1_n_6\,
      O(0) => \low_reg[12]_i_1_n_7\,
      S(3) => \low[12]_i_2_n_0\,
      S(2) => \low[12]_i_3_n_0\,
      S(1) => \low[12]_i_4_n_0\,
      S(0) => \low[12]_i_5_n_0\
    );
\low_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[12]_i_1_n_6\,
      Q => low_reg(13),
      R => c64_reset
    );
\low_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[12]_i_1_n_5\,
      Q => low_reg(14),
      R => c64_reset
    );
\low_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[12]_i_1_n_4\,
      Q => low_reg(15),
      R => c64_reset
    );
\low_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[16]_i_1_n_7\,
      Q => low_reg(16),
      R => c64_reset
    );
\low_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[12]_i_1_n_0\,
      CO(3) => \low_reg[16]_i_1_n_0\,
      CO(2) => \low_reg[16]_i_1_n_1\,
      CO(1) => \low_reg[16]_i_1_n_2\,
      CO(0) => \low_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => in0,
      DI(2) => in0,
      DI(1) => in0,
      DI(0) => in0,
      O(3) => \low_reg[16]_i_1_n_4\,
      O(2) => \low_reg[16]_i_1_n_5\,
      O(1) => \low_reg[16]_i_1_n_6\,
      O(0) => \low_reg[16]_i_1_n_7\,
      S(3) => \low[16]_i_2_n_0\,
      S(2) => \low[16]_i_3_n_0\,
      S(1) => \low[16]_i_4_n_0\,
      S(0) => \low[16]_i_5_n_0\
    );
\low_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[16]_i_1_n_6\,
      Q => low_reg(17),
      R => c64_reset
    );
\low_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[16]_i_1_n_5\,
      Q => low_reg(18),
      R => c64_reset
    );
\low_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[16]_i_1_n_4\,
      Q => low_reg(19),
      R => c64_reset
    );
\low_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[0]_i_1_n_6\,
      Q => \^low_reg[2]_0\(0),
      R => c64_reset
    );
\low_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[20]_i_1_n_7\,
      Q => low_reg(20),
      R => c64_reset
    );
\low_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[16]_i_1_n_0\,
      CO(3) => \low_reg[20]_i_1_n_0\,
      CO(2) => \low_reg[20]_i_1_n_1\,
      CO(1) => \low_reg[20]_i_1_n_2\,
      CO(0) => \low_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => in0,
      DI(2) => in0,
      DI(1) => in0,
      DI(0) => in0,
      O(3) => \low_reg[20]_i_1_n_4\,
      O(2) => \low_reg[20]_i_1_n_5\,
      O(1) => \low_reg[20]_i_1_n_6\,
      O(0) => \low_reg[20]_i_1_n_7\,
      S(3) => \low[20]_i_2_n_0\,
      S(2) => \low[20]_i_3_n_0\,
      S(1) => \low[20]_i_4_n_0\,
      S(0) => \low[20]_i_5_n_0\
    );
\low_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[20]_i_1_n_6\,
      Q => low_reg(21),
      R => c64_reset
    );
\low_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[20]_i_1_n_5\,
      Q => low_reg(22),
      R => c64_reset
    );
\low_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[20]_i_1_n_4\,
      Q => low_reg(23),
      R => c64_reset
    );
\low_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[24]_i_1_n_7\,
      Q => low_reg(24),
      R => c64_reset
    );
\low_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[20]_i_1_n_0\,
      CO(3) => \low_reg[24]_i_1_n_0\,
      CO(2) => \low_reg[24]_i_1_n_1\,
      CO(1) => \low_reg[24]_i_1_n_2\,
      CO(0) => \low_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => in0,
      DI(2) => in0,
      DI(1) => in0,
      DI(0) => in0,
      O(3) => \low_reg[24]_i_1_n_4\,
      O(2) => \low_reg[24]_i_1_n_5\,
      O(1) => \low_reg[24]_i_1_n_6\,
      O(0) => \low_reg[24]_i_1_n_7\,
      S(3) => \low[24]_i_2_n_0\,
      S(2) => \low[24]_i_3_n_0\,
      S(1) => \low[24]_i_4_n_0\,
      S(0) => \low[24]_i_5_n_0\
    );
\low_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[24]_i_1_n_6\,
      Q => low_reg(25),
      R => c64_reset
    );
\low_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[24]_i_1_n_5\,
      Q => low_reg(26),
      R => c64_reset
    );
\low_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[24]_i_1_n_4\,
      Q => low_reg(27),
      R => c64_reset
    );
\low_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[28]_i_1_n_7\,
      Q => low_reg(28),
      R => c64_reset
    );
\low_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[24]_i_1_n_0\,
      CO(3) => \NLW_low_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \low_reg[28]_i_1_n_1\,
      CO(1) => \low_reg[28]_i_1_n_2\,
      CO(0) => \low_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => in0,
      DI(1) => in0,
      DI(0) => in0,
      O(3) => \low_reg[28]_i_1_n_4\,
      O(2) => \low_reg[28]_i_1_n_5\,
      O(1) => \low_reg[28]_i_1_n_6\,
      O(0) => \low_reg[28]_i_1_n_7\,
      S(3) => \low[28]_i_2_n_0\,
      S(2) => \low[28]_i_3_n_0\,
      S(1) => \low[28]_i_4_n_0\,
      S(0) => \low[28]_i_5_n_0\
    );
\low_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[28]_i_1_n_6\,
      Q => low_reg(29),
      R => c64_reset
    );
\low_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[0]_i_1_n_5\,
      Q => \^low_reg[2]_0\(1),
      R => c64_reset
    );
\low_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[28]_i_1_n_5\,
      Q => low_reg(30),
      R => c64_reset
    );
\low_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[28]_i_1_n_4\,
      Q => low_reg(31),
      R => c64_reset
    );
\low_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[0]_i_1_n_4\,
      Q => low_reg(3),
      R => c64_reset
    );
\low_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[4]_i_1_n_7\,
      Q => low_reg(4),
      R => c64_reset
    );
\low_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[0]_i_1_n_0\,
      CO(3) => \low_reg[4]_i_1_n_0\,
      CO(2) => \low_reg[4]_i_1_n_1\,
      CO(1) => \low_reg[4]_i_1_n_2\,
      CO(0) => \low_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low2__0_n_99\,
      DI(2) => \low2__0_n_100\,
      DI(1) => \low2__0_n_101\,
      DI(0) => \low2__0_n_102\,
      O(3) => \low_reg[4]_i_1_n_4\,
      O(2) => \low_reg[4]_i_1_n_5\,
      O(1) => \low_reg[4]_i_1_n_6\,
      O(0) => \low_reg[4]_i_1_n_7\,
      S(3) => \low[4]_i_2_n_0\,
      S(2) => \low[4]_i_3_n_0\,
      S(1) => \low[4]_i_4_n_0\,
      S(0) => \low[4]_i_5_n_0\
    );
\low_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[4]_i_1_n_6\,
      Q => low_reg(5),
      R => c64_reset
    );
\low_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[4]_i_1_n_5\,
      Q => low_reg(6),
      R => c64_reset
    );
\low_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[4]_i_1_n_4\,
      Q => low_reg(7),
      R => c64_reset
    );
\low_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[8]_i_1_n_7\,
      Q => low_reg(8),
      R => c64_reset
    );
\low_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \low_reg[4]_i_1_n_0\,
      CO(3) => \low_reg[8]_i_1_n_0\,
      CO(2) => \low_reg[8]_i_1_n_1\,
      CO(1) => \low_reg[8]_i_1_n_2\,
      CO(0) => \low_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \low2__0_n_95\,
      DI(2) => \low2__0_n_96\,
      DI(1) => \low2__0_n_97\,
      DI(0) => \low2__0_n_98\,
      O(3) => \low_reg[8]_i_1_n_4\,
      O(2) => \low_reg[8]_i_1_n_5\,
      O(1) => \low_reg[8]_i_1_n_6\,
      O(0) => \low_reg[8]_i_1_n_7\,
      S(3) => \low[8]_i_2_n_0\,
      S(2) => \low[8]_i_3_n_0\,
      S(1) => \low[8]_i_4_n_0\,
      S(0) => \low[8]_i_5_n_0\
    );
\low_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \low_reg[8]_i_1_n_6\,
      Q => low_reg(9),
      R => c64_reset
    );
\out_next0_inferred__0/i___2_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_next0_inferred__0/i___2_carry_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry_i_1_n_0\,
      DI(2) => \i___2_carry_i_2_n_0\,
      DI(1) => \i___2_carry_i_3_n_0\,
      DI(0) => \i___2_carry_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry_n_7\,
      S(3) => \i___2_carry_i_5_n_0\,
      S(2) => \i___2_carry_i_6_n_0\,
      S(1) => \i___2_carry_i_7_n_0\,
      S(0) => \i___2_carry_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__0_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__0_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__0_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__0_i_1_n_0\,
      DI(2) => \i___2_carry__0_i_2_n_0\,
      DI(1) => \i___2_carry__0_i_3_n_0\,
      DI(0) => \i___2_carry__0_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__0_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__0_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__0_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__0_n_7\,
      S(3) => \i___2_carry__0_i_5_n_0\,
      S(2) => \i___2_carry__0_i_6_n_0\,
      S(1) => \i___2_carry__0_i_7_n_0\,
      S(0) => \i___2_carry__0_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__0_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__1_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__1_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__1_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__1_i_1_n_0\,
      DI(2) => \i___2_carry__1_i_2_n_0\,
      DI(1) => \i___2_carry__1_i_3_n_0\,
      DI(0) => \i___2_carry__1_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__1_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__1_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__1_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__1_n_7\,
      S(3) => \i___2_carry__1_i_5_n_0\,
      S(2) => \i___2_carry__1_i_6_n_0\,
      S(1) => \i___2_carry__1_i_7_n_0\,
      S(0) => \i___2_carry__1_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__1_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__2_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__2_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__2_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__2_i_1_n_0\,
      DI(2) => \i___2_carry__2_i_2_n_0\,
      DI(1) => \i___2_carry__2_i_3_n_0\,
      DI(0) => \i___2_carry__2_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__2_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__2_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__2_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__2_n_7\,
      S(3) => \i___2_carry__2_i_5_n_0\,
      S(2) => \i___2_carry__2_i_6_n_0\,
      S(1) => \i___2_carry__2_i_7_n_0\,
      S(0) => \i___2_carry__2_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__2_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__3_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__3_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__3_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__3_i_1_n_0\,
      DI(2) => \i___2_carry__3_i_2_n_0\,
      DI(1) => \i___2_carry__3_i_3_n_0\,
      DI(0) => \i___2_carry__3_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__3_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__3_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__3_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__3_n_7\,
      S(3) => \i___2_carry__3_i_5_n_0\,
      S(2) => \i___2_carry__3_i_6_n_0\,
      S(1) => \i___2_carry__3_i_7_n_0\,
      S(0) => \i___2_carry__3_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__3_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__4_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__4_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__4_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__4_i_1_n_0\,
      DI(2) => \i___2_carry__4_i_2_n_0\,
      DI(1) => \i___2_carry__4_i_3_n_0\,
      DI(0) => \i___2_carry__4_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__4_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__4_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__4_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__4_n_7\,
      S(3) => \i___2_carry__4_i_5_n_0\,
      S(2) => \i___2_carry__4_i_6_n_0\,
      S(1) => \i___2_carry__4_i_7_n_0\,
      S(0) => \i___2_carry__4_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__4_n_0\,
      CO(3) => \out_next0_inferred__0/i___2_carry__5_n_0\,
      CO(2) => \out_next0_inferred__0/i___2_carry__5_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__5_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \i___2_carry__5_i_1_n_0\,
      DI(2) => \i___2_carry__5_i_2_n_0\,
      DI(1) => \i___2_carry__5_i_3_n_0\,
      DI(0) => \i___2_carry__5_i_4_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__5_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__5_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__5_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__5_n_7\,
      S(3) => \i___2_carry__5_i_5_n_0\,
      S(2) => \i___2_carry__5_i_6_n_0\,
      S(1) => \i___2_carry__5_i_7_n_0\,
      S(0) => \i___2_carry__5_i_8_n_0\
    );
\out_next0_inferred__0/i___2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next0_inferred__0/i___2_carry__5_n_0\,
      CO(3) => \NLW_out_next0_inferred__0/i___2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \out_next0_inferred__0/i___2_carry__6_n_1\,
      CO(1) => \out_next0_inferred__0/i___2_carry__6_n_2\,
      CO(0) => \out_next0_inferred__0/i___2_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___2_carry__6_i_1_n_0\,
      DI(1) => \i___2_carry__6_i_2_n_0\,
      DI(0) => \i___2_carry__6_i_3_n_0\,
      O(3) => \out_next0_inferred__0/i___2_carry__6_n_4\,
      O(2) => \out_next0_inferred__0/i___2_carry__6_n_5\,
      O(1) => \out_next0_inferred__0/i___2_carry__6_n_6\,
      O(0) => \out_next0_inferred__0/i___2_carry__6_n_7\,
      S(3) => \i___2_carry__6_i_4_n_0\,
      S(2) => \i___2_carry__6_i_5_n_0\,
      S(1) => \i___2_carry__6_i_6_n_0\,
      S(0) => \i___2_carry__6_i_7_n_0\
    );
\out_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_next1_inferred__0/i__carry_n_0\,
      CO(2) => \out_next1_inferred__0/i__carry_n_1\,
      CO(1) => \out_next1_inferred__0/i__carry_n_2\,
      CO(0) => \out_next1_inferred__0/i__carry_n_3\,
      CYINIT => \i__carry_i_1__6_n_0\,
      DI(3) => \i__carry_i_2__6_n_0\,
      DI(2) => \i__carry_i_3__6_n_0\,
      DI(1) => \i__carry_i_4__6_n_0\,
      DI(0) => \i__carry_i_5__2_n_0\,
      O(3 downto 0) => \NLW_out_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_6__2_n_0\,
      S(2) => \i__carry_i_7__2_n_0\,
      S(1) => \i__carry_i_8__2_n_0\,
      S(0) => \i__carry_i_9_n_0\
    );
\out_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_next1_inferred__0/i__carry_n_0\,
      CO(3) => \NLW_out_next1_inferred__0/i__carry__0_CO_UNCONNECTED\(3),
      CO(2) => out_next1,
      CO(1) => \out_next1_inferred__0/i__carry__0_n_2\,
      CO(0) => \out_next1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i__carry__0_i_1__3_n_0\,
      DI(1) => \i__carry__0_i_2__6_n_0\,
      DI(0) => \i__carry__0_i_3__3_n_0\,
      O(3 downto 0) => \NLW_out_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__0_i_4__3_n_0\,
      S(1) => \i__carry__0_i_5_n_0\,
      S(0) => \i__carry__0_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_wave is
  port (
    out1_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    out0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1_mhz : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_i_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out1_i_17_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out1_1 : in STD_LOGIC;
    out1_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_wave : entity is "sid_wave";
end design_1_block_test_0_1_sid_wave;

architecture STRUCTURE of design_1_block_test_0_1_sid_wave is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out1_carry__0_n_3\ : STD_LOGIC;
  signal out1_carry_n_0 : STD_LOGIC;
  signal out1_carry_n_1 : STD_LOGIC;
  signal out1_carry_n_2 : STD_LOGIC;
  signal out1_carry_n_3 : STD_LOGIC;
  signal out1_n_100 : STD_LOGIC;
  signal out1_n_101 : STD_LOGIC;
  signal out1_n_102 : STD_LOGIC;
  signal out1_n_103 : STD_LOGIC;
  signal out1_n_104 : STD_LOGIC;
  signal out1_n_105 : STD_LOGIC;
  signal out1_n_98 : STD_LOGIC;
  signal out1_n_99 : STD_LOGIC;
  signal NLW_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of out1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of out1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \out1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_1_mhz,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_out1_P_UNCONNECTED(47 downto 20),
      P(19 downto 8) => out1_0(11 downto 0),
      P(7) => out1_n_98,
      P(6) => out1_n_99,
      P(5) => out1_n_100,
      P(4) => out1_n_101,
      P(3) => out1_n_102,
      P(2) => out1_n_103,
      P(1) => out1_n_104,
      P(0) => out1_n_105,
      PATTERNBDETECT => NLW_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => c64_reset,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_out1_UNDERFLOW_UNCONNECTED
    );
out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out1_carry_n_0,
      CO(2) => out1_carry_n_1,
      CO(1) => out1_carry_n_2,
      CO(0) => out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out1_carry_n_0,
      CO(3 downto 2) => \NLW_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => out1_i_17(1 downto 0),
      O(3 downto 0) => \NLW_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => out1_i_17_0(1 downto 0)
    );
out1_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => out1_1,
      I1 => \^co\(0),
      I2 => out1_2,
      O => out0_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_wave_10 is
  port (
    out1_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    out1_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \filter_reg[filt][1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \filter_reg[filt][1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \filter_reg[filt][1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out0_in__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \low6_carry__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 12 downto 0 );
    out1_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out1_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1_mhz : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out1_i_17__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out1_i_17__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    low5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    low5_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_5 : in STD_LOGIC;
    out1_6 : in STD_LOGIC;
    \low6__38_carry__2_i_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i___2_carry_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___2_carry__0_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___2_carry__1_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \low6_carry__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_wave_10 : entity is "sid_wave";
end design_1_block_test_0_1_sid_wave_10;

architecture STRUCTURE of design_1_block_test_0_1_sid_wave_10 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \filt/p_0_out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i___2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_12_n_1\ : STD_LOGIC;
  signal \i___2_carry__0_i_12_n_2\ : STD_LOGIC;
  signal \i___2_carry__0_i_12_n_3\ : STD_LOGIC;
  signal \i___2_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_12_n_1\ : STD_LOGIC;
  signal \i___2_carry__1_i_12_n_2\ : STD_LOGIC;
  signal \i___2_carry__1_i_12_n_3\ : STD_LOGIC;
  signal \i___2_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_10_n_1\ : STD_LOGIC;
  signal \i___2_carry_i_10_n_2\ : STD_LOGIC;
  signal \i___2_carry_i_10_n_3\ : STD_LOGIC;
  signal \low6__38_carry_i_9_n_0\ : STD_LOGIC;
  signal \^out1_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \out1_carry__0_n_3\ : STD_LOGIC;
  signal out1_carry_n_0 : STD_LOGIC;
  signal out1_carry_n_1 : STD_LOGIC;
  signal out1_carry_n_2 : STD_LOGIC;
  signal out1_carry_n_3 : STD_LOGIC;
  signal out1_n_100 : STD_LOGIC;
  signal out1_n_101 : STD_LOGIC;
  signal out1_n_102 : STD_LOGIC;
  signal out1_n_103 : STD_LOGIC;
  signal out1_n_104 : STD_LOGIC;
  signal out1_n_105 : STD_LOGIC;
  signal out1_n_98 : STD_LOGIC;
  signal out1_n_99 : STD_LOGIC;
  signal \NLW_i___2_carry__2_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___2_carry__2_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_low6__38_carry__2_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_low6__38_carry__2_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of out1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of out1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \out1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  out1_0(11 downto 0) <= \^out1_0\(11 downto 0);
\i___2_carry__0_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry_i_10_n_0\,
      CO(3) => \i___2_carry__0_i_12_n_0\,
      CO(2) => \i___2_carry__0_i_12_n_1\,
      CO(1) => \i___2_carry__0_i_12_n_2\,
      CO(0) => \i___2_carry__0_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \filt/p_0_out\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3 downto 0) => \i___2_carry__0_i_3\(3 downto 0)
    );
\i___2_carry__0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(7),
      I1 => Q(1),
      O => \filt/p_0_out\(7)
    );
\i___2_carry__0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(6),
      I1 => Q(1),
      O => \filt/p_0_out\(6)
    );
\i___2_carry__0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(5),
      I1 => Q(1),
      O => \filt/p_0_out\(5)
    );
\i___2_carry__0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(4),
      I1 => Q(1),
      O => \filt/p_0_out\(4)
    );
\i___2_carry__1_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry__0_i_12_n_0\,
      CO(3) => \i___2_carry__1_i_12_n_0\,
      CO(2) => \i___2_carry__1_i_12_n_1\,
      CO(1) => \i___2_carry__1_i_12_n_2\,
      CO(0) => \i___2_carry__1_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \filt/p_0_out\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3 downto 0) => \i___2_carry__1_i_3\(3 downto 0)
    );
\i___2_carry__1_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(11),
      I1 => Q(1),
      O => \filt/p_0_out\(11)
    );
\i___2_carry__1_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(10),
      I1 => Q(1),
      O => \filt/p_0_out\(10)
    );
\i___2_carry__1_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(9),
      I1 => Q(1),
      O => \filt/p_0_out\(9)
    );
\i___2_carry__1_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(8),
      I1 => Q(1),
      O => \filt/p_0_out\(8)
    );
\i___2_carry__2_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry__1_i_12_n_0\,
      CO(3 downto 1) => \NLW_i___2_carry__2_i_16_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___2_carry__2_i_16_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___2_carry_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___2_carry_i_10_n_0\,
      CO(2) => \i___2_carry_i_10_n_1\,
      CO(1) => \i___2_carry_i_10_n_2\,
      CO(0) => \i___2_carry_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \filt/p_0_out\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3 downto 0) => \i___2_carry_i_8\(3 downto 0)
    );
\i___2_carry_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(3),
      I1 => Q(1),
      O => \filt/p_0_out\(3)
    );
\i___2_carry_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(2),
      I1 => Q(1),
      O => \filt/p_0_out\(2)
    );
\i___2_carry_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(1),
      I1 => Q(1),
      O => \filt/p_0_out\(1)
    );
\i___2_carry_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out1_0\(0),
      I1 => Q(1),
      O => \filt/p_0_out\(0)
    );
\low6__38_carry__2_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \low6__38_carry__2_i_10\(0),
      CO(3 downto 1) => \NLW_low6__38_carry__2_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \low6_carry__1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_low6__38_carry__2_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\low6__38_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF880080880"
    )
        port map (
      I0 => low5(0),
      I1 => Q(2),
      I2 => O(1),
      I3 => low5_0(1),
      I4 => P(0),
      I5 => \low6__38_carry_i_9_n_0\,
      O => out1_1(0)
    );
\low6__38_carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => O(0),
      I1 => low5_0(0),
      O => \low6__38_carry_i_9_n_0\
    );
\low6_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(7),
      O => \filter_reg[filt][1]_0\(3)
    );
\low6_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(6),
      O => \filter_reg[filt][1]_0\(2)
    );
\low6_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(5),
      O => \filter_reg[filt][1]_0\(1)
    );
\low6_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(4),
      O => \filter_reg[filt][1]_0\(0)
    );
\low6_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(7),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(7),
      I3 => Q(0),
      O => out1_3(3)
    );
\low6_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(6),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(6),
      I3 => Q(0),
      O => out1_3(2)
    );
\low6_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(5),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(5),
      I3 => Q(0),
      O => out1_3(1)
    );
\low6_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(4),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(4),
      I3 => Q(0),
      O => out1_3(0)
    );
\low6_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(11),
      O => \filter_reg[filt][1]\(3)
    );
\low6_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(10),
      O => \filter_reg[filt][1]\(2)
    );
\low6_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(9),
      O => \filter_reg[filt][1]\(1)
    );
\low6_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(8),
      O => \filter_reg[filt][1]\(0)
    );
\low6_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(11),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(11),
      I3 => Q(0),
      O => out1_4(3)
    );
\low6_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(10),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(10),
      I3 => Q(0),
      O => out1_4(2)
    );
\low6_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(9),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(9),
      I3 => Q(0),
      O => out1_4(1)
    );
\low6_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(8),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(8),
      I3 => Q(0),
      O => out1_4(0)
    );
low6_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(3),
      O => \filter_reg[filt][1]_1\(3)
    );
low6_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(2),
      O => \filter_reg[filt][1]_1\(2)
    );
low6_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(1),
      O => \filter_reg[filt][1]_1\(1)
    );
low6_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \^out1_0\(0),
      O => \filter_reg[filt][1]_1\(0)
    );
low6_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(3),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(3),
      I3 => Q(0),
      O => out1_2(3)
    );
low6_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(2),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(2),
      I3 => Q(0),
      O => out1_2(2)
    );
low6_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(1),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(1),
      I3 => Q(0),
      O => out1_2(1)
    );
low6_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^out1_0\(0),
      I1 => Q(1),
      I2 => \low6_carry__1_0\(0),
      I3 => Q(0),
      O => out1_2(0)
    );
out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_1_mhz,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_out1_P_UNCONNECTED(47 downto 20),
      P(19 downto 8) => \^out1_0\(11 downto 0),
      P(7) => out1_n_98,
      P(6) => out1_n_99,
      P(5) => out1_n_100,
      P(4) => out1_n_101,
      P(3) => out1_n_102,
      P(2) => out1_n_103,
      P(1) => out1_n_104,
      P(0) => out1_n_105,
      PATTERNBDETECT => NLW_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => c64_reset,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_out1_UNDERFLOW_UNCONNECTED
    );
out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out1_carry_n_0,
      CO(2) => out1_carry_n_1,
      CO(1) => out1_carry_n_2,
      CO(0) => out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out1_carry_n_0,
      CO(3 downto 2) => \NLW_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \out1_i_17__0\(1 downto 0),
      O(3 downto 0) => \NLW_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out1_i_17__0_0\(1 downto 0)
    );
\out1_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => out1_5,
      I1 => \^co\(0),
      I2 => out1_6,
      O => \out0_in__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sid_wave_13 is
  port (
    out1_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    out1_1 : out STD_LOGIC;
    \out0_in__1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_next0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_1_mhz : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out1_i_17__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out1_i_17__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    out1_2 : in STD_LOGIC;
    out1_3 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \i___2_carry_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___2_carry__0_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___2_carry__1_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sid_wave_13 : entity is "sid_wave";
end design_1_block_test_0_1_sid_wave_13;

architecture STRUCTURE of design_1_block_test_0_1_sid_wave_13 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__0_i_11_n_1\ : STD_LOGIC;
  signal \i___2_carry__0_i_11_n_2\ : STD_LOGIC;
  signal \i___2_carry__0_i_11_n_3\ : STD_LOGIC;
  signal \i___2_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry__1_i_11_n_1\ : STD_LOGIC;
  signal \i___2_carry__1_i_11_n_2\ : STD_LOGIC;
  signal \i___2_carry__1_i_11_n_3\ : STD_LOGIC;
  signal \i___2_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___2_carry_i_11_n_1\ : STD_LOGIC;
  signal \i___2_carry_i_11_n_2\ : STD_LOGIC;
  signal \i___2_carry_i_11_n_3\ : STD_LOGIC;
  signal \^out1_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \out1_carry__0_n_3\ : STD_LOGIC;
  signal out1_carry_n_0 : STD_LOGIC;
  signal out1_carry_n_1 : STD_LOGIC;
  signal out1_carry_n_2 : STD_LOGIC;
  signal out1_carry_n_3 : STD_LOGIC;
  signal out1_n_100 : STD_LOGIC;
  signal out1_n_101 : STD_LOGIC;
  signal out1_n_102 : STD_LOGIC;
  signal out1_n_103 : STD_LOGIC;
  signal out1_n_104 : STD_LOGIC;
  signal out1_n_105 : STD_LOGIC;
  signal out1_n_98 : STD_LOGIC;
  signal out1_n_99 : STD_LOGIC;
  signal \NLW_i___2_carry__2_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___2_carry__2_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_out1_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_out1_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_out1_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out1_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_out1_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_out1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of out1 : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of out1_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \out1_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  out1_0(11 downto 0) <= \^out1_0\(11 downto 0);
\i___2_carry__0_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry_i_11_n_0\,
      CO(3) => \i___2_carry__0_i_11_n_0\,
      CO(2) => \i___2_carry__0_i_11_n_1\,
      CO(1) => \i___2_carry__0_i_11_n_2\,
      CO(0) => \i___2_carry__0_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(7 downto 4),
      O(3 downto 0) => out_next0(7 downto 4),
      S(3 downto 0) => \i___2_carry__0_i_3\(3 downto 0)
    );
\i___2_carry__1_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry__0_i_11_n_0\,
      CO(3) => \i___2_carry__1_i_11_n_0\,
      CO(2) => \i___2_carry__1_i_11_n_1\,
      CO(1) => \i___2_carry__1_i_11_n_2\,
      CO(0) => \i___2_carry__1_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(11 downto 8),
      O(3 downto 0) => out_next0(11 downto 8),
      S(3 downto 0) => \i___2_carry__1_i_3\(3 downto 0)
    );
\i___2_carry__2_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___2_carry__1_i_11_n_0\,
      CO(3 downto 2) => \NLW_i___2_carry__2_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => out_next0(13),
      CO(0) => \NLW_i___2_carry__2_i_11_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i___2_carry__2_i_11_O_UNCONNECTED\(3 downto 1),
      O(0) => out_next0(12),
      S(3 downto 1) => B"001",
      S(0) => p_0_in(12)
    );
\i___2_carry_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___2_carry_i_11_n_0\,
      CO(2) => \i___2_carry_i_11_n_1\,
      CO(1) => \i___2_carry_i_11_n_2\,
      CO(0) => \i___2_carry_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(3 downto 0),
      O(3 downto 0) => out_next0(3 downto 0),
      S(3 downto 0) => \i___2_carry_i_8\(3 downto 0)
    );
\low6__38_carry__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^out1_0\(11),
      I1 => Q(0),
      O => out1_1
    );
out1: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 12) => B"000000000000000000",
      A(11 downto 0) => A(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_out1_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => D(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_out1_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_out1_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_out1_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk_1_mhz,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_out1_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_out1_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_out1_P_UNCONNECTED(47 downto 20),
      P(19 downto 8) => \^out1_0\(11 downto 0),
      P(7) => out1_n_98,
      P(6) => out1_n_99,
      P(5) => out1_n_100,
      P(4) => out1_n_101,
      P(3) => out1_n_102,
      P(2) => out1_n_103,
      P(1) => out1_n_104,
      P(0) => out1_n_105,
      PATTERNBDETECT => NLW_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_out1_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_out1_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => c64_reset,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_out1_UNDERFLOW_UNCONNECTED
    );
out1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out1_carry_n_0,
      CO(2) => out1_carry_n_1,
      CO(1) => out1_carry_n_2,
      CO(0) => out1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_out1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\out1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out1_carry_n_0,
      CO(3 downto 2) => \NLW_out1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \out1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \out1_i_17__1\(1 downto 0),
      O(3 downto 0) => \NLW_out1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \out1_i_17__1_0\(1 downto 0)
    );
\out1_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => out1_2,
      I1 => \^co\(0),
      I2 => out1_3,
      O => \out0_in__1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator is
  port (
    \sprite_priority_reg[0]\ : out STD_LOGIC;
    \y_pos_reg[5]\ : out STD_LOGIC;
    \y_pos_reg[6]\ : out STD_LOGIC;
    \y_pos_reg[4]\ : out STD_LOGIC;
    y_pos_minus_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_pos_reg[5]_0\ : out STD_LOGIC;
    out_rgb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_pos_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    show_pixel_sprite_2 : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_5_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_15_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_45_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12_2\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_0\ : in STD_LOGIC;
    out_pixel_sprite_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    show_pixel_sprite_1 : in STD_LOGIC;
    out_pixel_sprite_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_2_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_2_1\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_4_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_4_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_2\ : in STD_LOGIC;
    ram_reg_0_0 : in STD_LOGIC;
    ram_reg_0_1 : in STD_LOGIC;
    ram_reg_0_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_1_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_1_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_1_2\ : in STD_LOGIC;
    ram_reg_0_3 : in STD_LOGIC;
    ram_reg_0_4 : in STD_LOGIC;
    ram_reg_0_5 : in STD_LOGIC;
    \sprite_data[23]_i_3__5\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_7_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_7_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_45_1\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator is
  signal out_pixel_sprite_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_rgb[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_39_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_48_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal show_pixel_sprite_0 : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal sprite_display_region15_in : STD_LOGIC;
  signal store_byte029_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_14_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_32_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_39_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_60_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_61_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_62_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_63_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_64_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_65_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_66_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_67_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_35_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_35_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_35_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_45_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_45_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_45_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \^x_pos_reg[0]\ : STD_LOGIC;
  signal \^y_pos_minus_7\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^y_pos_reg[4]\ : STD_LOGIC;
  signal \^y_pos_reg[5]\ : STD_LOGIC;
  signal \^y_pos_reg[5]_0\ : STD_LOGIC;
  signal \^y_pos_reg[6]\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of is_equal_raster_delayed_i_14 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_22\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_30\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \toggle[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \toggle[1]_i_44\ : label is "soft_lutpair222";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_48\ : label is "lutpair1";
  attribute HLUTNM of \toggle[1]_i_53\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \toggle[1]_i_54__6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \toggle[1]_i_60\ : label is "soft_lutpair222";
  attribute HLUTNM of \toggle[1]_i_62\ : label is "lutpair0";
  attribute HLUTNM of \toggle[1]_i_63\ : label is "lutpair16";
  attribute HLUTNM of \toggle[1]_i_66\ : label is "lutpair0";
  attribute HLUTNM of \toggle[1]_i_67\ : label is "lutpair16";
begin
  \x_pos_reg[0]\ <= \^x_pos_reg[0]\;
  y_pos_minus_7(1 downto 0) <= \^y_pos_minus_7\(1 downto 0);
  \y_pos_reg[4]\ <= \^y_pos_reg[4]\;
  \y_pos_reg[5]\ <= \^y_pos_reg[5]\;
  \y_pos_reg[5]_0\ <= \^y_pos_reg[5]_0\;
  \y_pos_reg[6]\ <= \^y_pos_reg[6]\;
is_equal_raster_delayed_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(6),
      I1 => \^y_pos_reg[5]_0\,
      O => \^y_pos_reg[6]\
    );
is_equal_raster_delayed_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA99999"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(5),
      I1 => \toggle_reg[1]_i_3_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      I5 => \toggle_reg[1]_i_3_0\(4),
      O => \^y_pos_reg[5]\
    );
\out_rgb[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E5E1"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_4_n_0\,
      I1 => \out_rgb[19]_INST_0_i_3_n_0\,
      I2 => \out_rgb[19]_INST_0_i_1_n_0\,
      I3 => \out_rgb[19]_INST_0_i_2_n_0\,
      O => out_rgb(0)
    );
\out_rgb[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5973"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_3_n_0\,
      I1 => \out_rgb[19]_INST_0_i_4_n_0\,
      I2 => \out_rgb[19]_INST_0_i_2_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(6)
    );
\out_rgb[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B433"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_3_n_0\,
      I1 => \out_rgb[19]_INST_0_i_4_n_0\,
      I2 => \out_rgb[19]_INST_0_i_2_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(7)
    );
\out_rgb[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6E01"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_4_n_0\,
      I1 => \out_rgb[19]_INST_0_i_3_n_0\,
      I2 => \out_rgb[19]_INST_0_i_2_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(8)
    );
\out_rgb[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28FB"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_1_n_0\,
      I1 => \out_rgb[19]_INST_0_i_2_n_0\,
      I2 => \out_rgb[19]_INST_0_i_3_n_0\,
      I3 => \out_rgb[19]_INST_0_i_4_n_0\,
      O => out_rgb(9)
    );
\out_rgb[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"24E3"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_1_n_0\,
      I1 => \out_rgb[19]_INST_0_i_2_n_0\,
      I2 => \out_rgb[19]_INST_0_i_4_n_0\,
      I3 => \out_rgb[19]_INST_0_i_3_n_0\,
      O => out_rgb(10)
    );
\out_rgb[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36D9"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_1_n_0\,
      I1 => \out_rgb[19]_INST_0_i_2_n_0\,
      I2 => \out_rgb[19]_INST_0_i_3_n_0\,
      I3 => \out_rgb[19]_INST_0_i_4_n_0\,
      O => out_rgb(11)
    );
\out_rgb[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEE0000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5_n_0\,
      I1 => ram_reg_0_0,
      I2 => \out_rgb[19]_INST_0_i_7_n_0\,
      I3 => ram_reg_0,
      I4 => ram_reg_0_1,
      I5 => ram_reg_0_2(3),
      O => \out_rgb[19]_INST_0_i_1_n_0\
    );
\out_rgb[19]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => \out_rgb[19]_INST_0_i_2_0\,
      I3 => \out_rgb[19]_INST_0_i_2_1\,
      I4 => \out_rgb[19]_INST_0_i_39_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_10_n_0\
    );
\out_rgb[19]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => out_pixel_sprite_1(2),
      I1 => \out_rgb[19]_INST_0_i_5_0\,
      I2 => out_pixel_sprite_2(2),
      I3 => \out_rgb[19]_INST_0_i_22_n_0\,
      I4 => \out_rgb[19]_INST_0_i_23_n_0\,
      I5 => out_pixel_sprite_0(2),
      O => \out_rgb[19]_INST_0_i_12_n_0\
    );
\out_rgb[19]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => \out_rgb[19]_INST_0_i_3_1\,
      I3 => \out_rgb[19]_INST_0_i_3_2\,
      I4 => \out_rgb[19]_INST_0_i_48_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_13_n_0\
    );
\out_rgb[19]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => out_pixel_sprite_1(1),
      I1 => \out_rgb[19]_INST_0_i_5_0\,
      I2 => out_pixel_sprite_2(1),
      I3 => \out_rgb[19]_INST_0_i_22_n_0\,
      I4 => \out_rgb[19]_INST_0_i_23_n_0\,
      I5 => out_pixel_sprite_0(1),
      O => \out_rgb[19]_INST_0_i_15_n_0\
    );
\out_rgb[19]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB000000000000"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => \out_rgb[19]_INST_0_i_4_0\,
      I3 => \out_rgb[19]_INST_0_i_4_1\,
      I4 => \out_rgb[19]_INST_0_i_57_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_16_n_0\
    );
\out_rgb[19]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => out_pixel_sprite_1(0),
      I1 => \out_rgb[19]_INST_0_i_5_0\,
      I2 => out_pixel_sprite_2(0),
      I3 => \out_rgb[19]_INST_0_i_22_n_0\,
      I4 => \out_rgb[19]_INST_0_i_23_n_0\,
      I5 => out_pixel_sprite_0(0),
      O => \out_rgb[19]_INST_0_i_18_n_0\
    );
\out_rgb[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A3A3A3A3A3A0A"
    )
        port map (
      I0 => ram_reg_0_2(2),
      I1 => \out_rgb[19]_INST_0_i_10_n_0\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_5,
      I4 => \out_rgb[19]_INST_0_i_12_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_2_n_0\
    );
\out_rgb[19]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB00B0"
    )
        port map (
      I0 => Q(0),
      I1 => show_pixel_sprite_0,
      I2 => show_pixel_sprite_2,
      I3 => Q(1),
      I4 => \out_rgb[19]_INST_0_i_5_0\,
      O => \out_rgb[19]_INST_0_i_22_n_0\
    );
\out_rgb[19]_INST_0_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => Q(0),
      O => \out_rgb[19]_INST_0_i_23_n_0\
    );
\out_rgb[19]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_7_1\(3),
      I1 => \out_rgb[19]_INST_0_i_7_2\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_7_3\(3),
      O => out_pixel_sprite_0(3)
    );
\out_rgb[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A3A3A3A3A3A3A0A"
    )
        port map (
      I0 => ram_reg_0_2(1),
      I1 => \out_rgb[19]_INST_0_i_13_n_0\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_3,
      I4 => \out_rgb[19]_INST_0_i_15_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_3_n_0\
    );
\out_rgb[19]_INST_0_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => Q(0),
      I1 => show_pixel_sprite_0,
      I2 => show_pixel_sprite_2,
      I3 => Q(1),
      I4 => \out_rgb[19]_INST_0_i_5_0\,
      O => \sprite_priority_reg[0]\
    );
\out_rgb[19]_INST_0_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_7_0\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_1\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => show_pixel_sprite_0
    );
\out_rgb[19]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E5F4E4E4E5F5F5F"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => out_pixel_sprite_0(2),
      I3 => out_pixel_sprite_1(2),
      I4 => show_pixel_sprite_1,
      I5 => out_pixel_sprite_2(2),
      O => \out_rgb[19]_INST_0_i_39_n_0\
    );
\out_rgb[19]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5C5C5C5C5F5"
    )
        port map (
      I0 => ram_reg_0_2(0),
      I1 => \out_rgb[19]_INST_0_i_16_n_0\,
      I2 => ram_reg_0_1,
      I3 => ram_reg_0_4,
      I4 => \out_rgb[19]_INST_0_i_18_n_0\,
      I5 => ram_reg_0,
      O => \out_rgb[19]_INST_0_i_4_n_0\
    );
\out_rgb[19]_INST_0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_7_1\(2),
      I1 => \out_rgb[19]_INST_0_i_7_2\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_7_3\(2),
      O => out_pixel_sprite_0(2)
    );
\out_rgb[19]_INST_0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E5F4E4E4E5F5F5F"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => out_pixel_sprite_0(1),
      I3 => out_pixel_sprite_1(1),
      I4 => show_pixel_sprite_1,
      I5 => out_pixel_sprite_2(1),
      O => \out_rgb[19]_INST_0_i_48_n_0\
    );
\out_rgb[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => out_pixel_sprite_1(3),
      I1 => \out_rgb[19]_INST_0_i_5_0\,
      I2 => out_pixel_sprite_2(3),
      I3 => \out_rgb[19]_INST_0_i_22_n_0\,
      I4 => \out_rgb[19]_INST_0_i_23_n_0\,
      I5 => out_pixel_sprite_0(3),
      O => \out_rgb[19]_INST_0_i_5_n_0\
    );
\out_rgb[19]_INST_0_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_7_1\(1),
      I1 => \out_rgb[19]_INST_0_i_7_2\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_7_3\(1),
      O => out_pixel_sprite_0(1)
    );
\out_rgb[19]_INST_0_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E5F4E4E4E5F5F5F"
    )
        port map (
      I0 => show_pixel_sprite_0,
      I1 => \out_rgb[19]_INST_0_i_3_0\,
      I2 => out_pixel_sprite_0(0),
      I3 => out_pixel_sprite_1(0),
      I4 => show_pixel_sprite_1,
      I5 => out_pixel_sprite_2(0),
      O => \out_rgb[19]_INST_0_i_57_n_0\
    );
\out_rgb[19]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_7_1\(0),
      I1 => \out_rgb[19]_INST_0_i_7_2\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_7_3\(0),
      O => out_pixel_sprite_0(0)
    );
\out_rgb[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFE0EFE00F00FFF"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_1_0\,
      I1 => \out_rgb[19]_INST_0_i_1_1\,
      I2 => show_pixel_sprite_0,
      I3 => out_pixel_sprite_0(3),
      I4 => \out_rgb[19]_INST_0_i_1_2\,
      I5 => \out_rgb[19]_INST_0_i_3_0\,
      O => \out_rgb[19]_INST_0_i_7_n_0\
    );
\out_rgb[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAB1"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_2_n_0\,
      I1 => \out_rgb[19]_INST_0_i_4_n_0\,
      I2 => \out_rgb[19]_INST_0_i_3_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(1)
    );
\out_rgb[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F22F"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_2_n_0\,
      I1 => \out_rgb[19]_INST_0_i_3_n_0\,
      I2 => \out_rgb[19]_INST_0_i_1_n_0\,
      I3 => \out_rgb[19]_INST_0_i_4_n_0\,
      O => out_rgb(2)
    );
\out_rgb[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A099"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_2_n_0\,
      I1 => \out_rgb[19]_INST_0_i_4_n_0\,
      I2 => \out_rgb[19]_INST_0_i_3_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(3)
    );
\out_rgb[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48CB"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_3_n_0\,
      I1 => \out_rgb[19]_INST_0_i_1_n_0\,
      I2 => \out_rgb[19]_INST_0_i_2_n_0\,
      I3 => \out_rgb[19]_INST_0_i_4_n_0\,
      O => out_rgb(4)
    );
\out_rgb[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C45"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_4_n_0\,
      I1 => \out_rgb[19]_INST_0_i_3_n_0\,
      I2 => \out_rgb[19]_INST_0_i_2_n_0\,
      I3 => \out_rgb[19]_INST_0_i_1_n_0\,
      O => out_rgb(5)
    );
\sprite_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte029_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1_n_0\
    );
\sprite_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1_n_0\
    );
\sprite_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1_n_0\
    );
\sprite_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1_n_0\
    );
\sprite_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1_n_0\
    );
\sprite_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1_n_0\
    );
\sprite_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1_n_0\
    );
\sprite_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1_n_0\
    );
\sprite_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1_n_0\
    );
\sprite_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1_n_0\
    );
\sprite_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1_n_0\
    );
\sprite_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte029_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1_n_0\
    );
\sprite_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1_n_0\
    );
\sprite_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1_n_0\
    );
\sprite_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1_n_0\
    );
\sprite_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte029_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_1\(0),
      O => \sprite_data[23]_i_1_n_0\
    );
\sprite_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte029_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2_n_0\
    );
\sprite_data[23]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(6),
      I1 => \toggle_reg[1]_i_2_0\(4),
      I2 => \toggle_reg[1]_i_2_0\(5),
      I3 => \^x_pos_reg[0]\,
      O => store_byte029_out
    );
\sprite_data[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => sprite_display_region15_in,
      I2 => \toggle_reg[1]_i_4_n_3\,
      I3 => \toggle_reg[1]_i_5_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_1\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(0),
      I1 => \toggle_reg[1]_i_2_0\(1),
      I2 => \toggle_reg[1]_i_2_0\(2),
      I3 => \toggle_reg[1]_i_2_0\(3),
      I4 => \sprite_data[23]_i_3__5\,
      O => \^x_pos_reg[0]\
    );
\sprite_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1_n_0\
    );
\sprite_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1_n_0\
    );
\sprite_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1_n_0\
    );
\sprite_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1_n_0\
    );
\sprite_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1_n_0\
    );
\sprite_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1_n_0\
    );
\sprite_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1_n_0\
    );
\sprite_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte029_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[0]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[10]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[11]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[12]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[13]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[14]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[15]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[16]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[17]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[18]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[19]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[1]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[20]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[21]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[22]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[23]_i_2_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[2]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[3]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[4]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[5]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[6]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[7]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[8]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1_n_0\,
      D => \sprite_data[9]_i_1_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => sprite_display_region15_in,
      I3 => \toggle_reg[1]_i_4_n_3\,
      I4 => \toggle_reg[1]_i_5_n_3\,
      O => \toggle[0]_i_1_n_0\
    );
\toggle[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => sprite_display_region15_in,
      I4 => \toggle_reg[1]_i_4_n_3\,
      I5 => \toggle_reg[1]_i_5_n_3\,
      O => \toggle[1]_i_1_n_0\
    );
\toggle[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(8),
      I1 => \^y_pos_reg[5]_0\,
      I2 => \toggle_reg[1]_i_3_0\(6),
      I3 => \toggle_reg[1]_i_3_0\(7),
      O => \toggle[1]_i_10_n_0\
    );
\toggle[1]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_pos_minus_7\(1),
      O => \toggle[1]_i_11__0_n_0\
    );
\toggle[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2_1\(0),
      I2 => \toggle_reg[1]_i_12_0\(7),
      I3 => \toggle[1]_i_44_n_0\,
      O => \toggle[1]_i_14_n_0\
    );
\toggle[1]_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(8),
      I1 => \^y_pos_reg[5]_0\,
      I2 => \toggle_reg[1]_i_3_0\(6),
      I3 => \toggle_reg[1]_i_3_0\(7),
      O => \^y_pos_minus_7\(1)
    );
\toggle[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(7),
      I1 => \^y_pos_minus_7\(0),
      I2 => \^y_pos_minus_7\(1),
      O => \toggle[1]_i_17_n_0\
    );
\toggle[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_0\(6),
      I1 => \toggle_reg[1]_i_12_0\(7),
      I2 => \toggle_reg[1]_i_2_0\(7),
      I3 => \toggle_reg[1]_i_2_0\(4),
      I4 => \toggle_reg[1]_i_2_0\(5),
      I5 => \toggle_reg[1]_i_2_0\(6),
      O => \toggle[1]_i_18_n_0\
    );
\toggle[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_0\(4),
      I1 => \toggle_reg[1]_i_2_0\(4),
      I2 => \toggle_reg[1]_i_2_0\(5),
      I3 => \toggle_reg[1]_i_12_0\(5),
      O => \toggle[1]_i_19_n_0\
    );
\toggle[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(2),
      I1 => \toggle_reg[1]_i_12_0\(2),
      I2 => \toggle_reg[1]_i_12_0\(3),
      I3 => \toggle_reg[1]_i_2_0\(3),
      O => \toggle[1]_i_20_n_0\
    );
\toggle[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(0),
      I1 => \toggle_reg[1]_i_12_0\(0),
      I2 => \toggle_reg[1]_i_12_0\(1),
      I3 => \toggle_reg[1]_i_2_0\(1),
      O => \toggle[1]_i_21_n_0\
    );
\toggle[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_0\(6),
      I1 => \toggle_reg[1]_i_2_0\(7),
      I2 => \toggle_reg[1]_i_2_0\(4),
      I3 => \toggle_reg[1]_i_2_0\(5),
      I4 => \toggle_reg[1]_i_2_0\(6),
      I5 => \toggle_reg[1]_i_12_0\(7),
      O => \toggle[1]_i_22_n_0\
    );
\toggle[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_0\(4),
      I1 => \toggle_reg[1]_i_2_0\(4),
      I2 => \toggle_reg[1]_i_2_0\(5),
      I3 => \toggle_reg[1]_i_12_0\(5),
      O => \toggle[1]_i_23_n_0\
    );
\toggle[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(2),
      I1 => \toggle_reg[1]_i_12_0\(2),
      I2 => \toggle_reg[1]_i_2_0\(3),
      I3 => \toggle_reg[1]_i_12_0\(3),
      O => \toggle[1]_i_24_n_0\
    );
\toggle[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(0),
      I1 => \toggle_reg[1]_i_12_0\(0),
      I2 => \toggle_reg[1]_i_2_0\(1),
      I3 => \toggle_reg[1]_i_12_0\(1),
      O => \toggle[1]_i_25_n_0\
    );
\toggle[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(6),
      I1 => \^y_pos_reg[6]\,
      I2 => \toggle_reg[1]_i_15_0\(7),
      I3 => \^y_pos_minus_7\(0),
      O => \toggle[1]_i_26_n_0\
    );
\toggle[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(4),
      I1 => \^y_pos_reg[4]\,
      I2 => \^y_pos_reg[5]\,
      I3 => \toggle_reg[1]_i_15_0\(5),
      O => \toggle[1]_i_27_n_0\
    );
\toggle[1]_i_28__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(2),
      I1 => \toggle_reg[1]_i_3_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      I5 => \toggle_reg[1]_i_15_0\(3),
      O => \toggle[1]_i_28__6_n_0\
    );
\toggle[1]_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(0),
      I1 => \toggle_reg[1]_i_3_0\(0),
      I2 => \toggle_reg[1]_i_3_0\(1),
      I3 => \toggle_reg[1]_i_15_0\(1),
      O => \toggle[1]_i_29__6_n_0\
    );
\toggle[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^y_pos_reg[6]\,
      I1 => \toggle_reg[1]_i_15_0\(6),
      I2 => \^y_pos_minus_7\(0),
      I3 => \toggle_reg[1]_i_15_0\(7),
      O => \toggle[1]_i_30_n_0\
    );
\toggle[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^y_pos_reg[4]\,
      I1 => \toggle_reg[1]_i_15_0\(4),
      I2 => \^y_pos_reg[5]\,
      I3 => \toggle_reg[1]_i_15_0\(5),
      O => \toggle[1]_i_31_n_0\
    );
\toggle[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(2),
      I1 => \toggle_reg[1]_i_3_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      I5 => \toggle_reg[1]_i_15_0\(3),
      O => \toggle[1]_i_32_n_0\
    );
\toggle[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(0),
      I1 => \toggle_reg[1]_i_3_0\(0),
      I2 => \toggle_reg[1]_i_3_0\(1),
      I3 => \toggle_reg[1]_i_15_0\(1),
      O => \toggle[1]_i_33_n_0\
    );
\toggle[1]_i_34__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000011111"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(5),
      I1 => \toggle_reg[1]_i_3_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      I5 => \toggle_reg[1]_i_3_0\(4),
      O => \^y_pos_reg[5]_0\
    );
\toggle[1]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(4),
      O => \toggle[1]_i_39_n_0\
    );
\toggle[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_1\,
      I1 => \toggle_reg[1]_i_12_0\(7),
      I2 => \toggle_reg[1]_i_12_0\(6),
      I3 => \toggle[1]_i_60_n_0\,
      I4 => \toggle_reg[1]_i_12_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_40_n_0\
    );
\toggle[1]_i_41__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_2\,
      I1 => \toggle_reg[1]_i_12_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12_0\(5),
      I4 => \toggle_reg[1]_i_12_0\(4),
      I5 => \toggle_reg[1]_i_12_0\(3),
      O => \toggle[1]_i_41__6_n_0\
    );
\toggle[1]_i_42__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(5),
      I1 => \toggle_reg[1]_i_2_0\(4),
      I2 => \toggle_reg[1]_i_12_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12_0\(3),
      I5 => \toggle_reg[1]_i_12_0\(4),
      O => \toggle[1]_i_42__6_n_0\
    );
\toggle[1]_i_43__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(4),
      I1 => \toggle_reg[1]_i_12_0\(4),
      I2 => \toggle_reg[1]_i_12_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_43__6_n_0\
    );
\toggle[1]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12_0\(6),
      I1 => \toggle_reg[1]_i_12_0\(3),
      I2 => \toggle_reg[1]_i_12_0\(4),
      I3 => \toggle_reg[1]_i_12_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_44_n_0\
    );
\toggle[1]_i_46__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^y_pos_reg[6]\,
      I1 => \toggle_reg[1]_i_15_0\(6),
      O => \toggle[1]_i_46__6_n_0\
    );
\toggle[1]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_45_0\(0),
      I1 => \toggle_reg[1]_i_15_0\(5),
      I2 => \^y_pos_reg[5]\,
      O => \toggle[1]_i_47_n_0\
    );
\toggle[1]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(4),
      I1 => \toggle_reg[1]_i_45_0\(0),
      I2 => \^y_pos_reg[4]\,
      O => \toggle[1]_i_48_n_0\
    );
\toggle[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_45_0\(0),
      I1 => \toggle_reg[1]_i_15_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(2),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(0),
      I5 => \toggle_reg[1]_i_3_0\(3),
      O => \toggle[1]_i_49_n_0\
    );
\toggle[1]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(6),
      I1 => \^y_pos_reg[6]\,
      I2 => \toggle_reg[1]_i_15_0\(7),
      I3 => \^y_pos_minus_7\(0),
      O => \toggle[1]_i_50_n_0\
    );
\toggle[1]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^y_pos_reg[5]\,
      I1 => \toggle_reg[1]_i_15_0\(5),
      I2 => \toggle_reg[1]_i_45_0\(0),
      I3 => \toggle_reg[1]_i_15_0\(6),
      I4 => \^y_pos_reg[6]\,
      O => \toggle[1]_i_51_n_0\
    );
\toggle[1]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_48_n_0\,
      I1 => \toggle_reg[1]_i_15_0\(5),
      I2 => \toggle_reg[1]_i_45_0\(0),
      I3 => \^y_pos_reg[5]\,
      O => \toggle[1]_i_52_n_0\
    );
\toggle[1]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(4),
      I1 => \toggle_reg[1]_i_45_0\(0),
      I2 => \^y_pos_reg[4]\,
      I3 => \toggle[1]_i_49_n_0\,
      O => \toggle[1]_i_53_n_0\
    );
\toggle[1]_i_54__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(7),
      I1 => \^y_pos_reg[5]_0\,
      I2 => \toggle_reg[1]_i_3_0\(6),
      O => \^y_pos_minus_7\(0)
    );
\toggle[1]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55566666"
    )
        port map (
      I0 => \toggle_reg[1]_i_3_0\(4),
      I1 => \toggle_reg[1]_i_3_0\(3),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      O => \^y_pos_reg[4]\
    );
\toggle[1]_i_56__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12_0\(3),
      O => \toggle[1]_i_56__6_n_0\
    );
\toggle[1]_i_57__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(2),
      I1 => \toggle_reg[1]_i_12_0\(2),
      O => \toggle[1]_i_57__6_n_0\
    );
\toggle[1]_i_58__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(1),
      I1 => \toggle_reg[1]_i_12_0\(1),
      O => \toggle[1]_i_58__6_n_0\
    );
\toggle[1]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(0),
      I1 => \toggle_reg[1]_i_12_0\(0),
      O => \toggle[1]_i_59_n_0\
    );
\toggle[1]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12_0\(3),
      I2 => \toggle_reg[1]_i_12_0\(4),
      O => \toggle[1]_i_60_n_0\
    );
\toggle[1]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(2),
      I1 => \toggle_reg[1]_i_45_0\(0),
      I2 => \toggle_reg[1]_i_3_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(1),
      I4 => \toggle_reg[1]_i_3_0\(2),
      O => \toggle[1]_i_61_n_0\
    );
\toggle[1]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_45_0\(0),
      I1 => \toggle_reg[1]_i_15_0\(1),
      I2 => \toggle_reg[1]_i_3_0\(1),
      I3 => \toggle_reg[1]_i_3_0\(0),
      O => \toggle[1]_i_62_n_0\
    );
\toggle[1]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(0),
      I1 => \toggle_reg[1]_i_45_0\(0),
      I2 => \toggle_reg[1]_i_3_0\(0),
      O => \toggle[1]_i_63_n_0\
    );
\toggle[1]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_61_n_0\,
      I1 => \toggle_reg[1]_i_15_0\(3),
      I2 => \toggle_reg[1]_i_45_0\(0),
      I3 => \toggle_reg[1]_i_45_1\,
      O => \toggle[1]_i_64_n_0\
    );
\toggle[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_62_n_0\,
      I1 => \toggle_reg[1]_i_15_0\(2),
      I2 => \toggle_reg[1]_i_45_0\(0),
      I3 => \toggle_reg[1]_i_3_0\(2),
      I4 => \toggle_reg[1]_i_3_0\(1),
      I5 => \toggle_reg[1]_i_3_0\(0),
      O => \toggle[1]_i_65_n_0\
    );
\toggle[1]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_45_0\(0),
      I1 => \toggle_reg[1]_i_15_0\(1),
      I2 => \toggle_reg[1]_i_3_0\(1),
      I3 => \toggle_reg[1]_i_3_0\(0),
      I4 => \toggle[1]_i_63_n_0\,
      O => \toggle[1]_i_66_n_0\
    );
\toggle[1]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \toggle_reg[1]_i_15_0\(0),
      I1 => \toggle_reg[1]_i_45_0\(0),
      I2 => \toggle_reg[1]_i_3_0\(0),
      O => \toggle[1]_i_67_n_0\
    );
\toggle[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_0\(4),
      I1 => \toggle_reg[1]_i_2_0\(5),
      I2 => \toggle_reg[1]_i_2_0\(6),
      I3 => \toggle_reg[1]_i_2_0\(7),
      I4 => \toggle_reg[1]_i_2_0\(8),
      I5 => \toggle_reg[1]_i_2_1\(0),
      O => \toggle[1]_i_7__6_n_0\
    );
\toggle[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2_1\(0),
      I1 => \toggle_reg[1]_i_2_0\(4),
      I2 => \toggle_reg[1]_i_2_0\(5),
      I3 => \toggle_reg[1]_i_2_0\(6),
      I4 => \toggle_reg[1]_i_2_0\(7),
      I5 => \toggle_reg[1]_i_2_0\(8),
      O => \toggle[1]_i_8_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_35_n_0\,
      CO(3) => \toggle_reg[1]_i_12_n_0\,
      CO(2) => \toggle_reg[1]_i_12_n_1\,
      CO(1) => \toggle_reg[1]_i_12_n_2\,
      CO(0) => \toggle_reg[1]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12_1\,
      DI(2) => \toggle_reg[1]_i_12_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_39_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_40_n_0\,
      S(2) => \toggle[1]_i_41__6_n_0\,
      S(1) => \toggle[1]_i_42__6_n_0\,
      S(0) => \toggle[1]_i_43__6_n_0\
    );
\toggle_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_45_n_0\,
      CO(3) => \toggle_reg[1]_i_15_n_0\,
      CO(2) => \toggle_reg[1]_i_15_n_1\,
      CO(1) => \toggle_reg[1]_i_15_n_2\,
      CO(0) => \toggle_reg[1]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_46__6_n_0\,
      DI(2) => \toggle[1]_i_47_n_0\,
      DI(1) => \toggle[1]_i_48_n_0\,
      DI(0) => \toggle[1]_i_49_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_50_n_0\,
      S(2) => \toggle[1]_i_51_n_0\,
      S(1) => \toggle[1]_i_52_n_0\,
      S(0) => \toggle[1]_i_53_n_0\
    );
\toggle_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8_n_0\
    );
\toggle_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__0_n_0\
    );
\toggle_reg[1]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_35_n_0\,
      CO(2) => \toggle_reg[1]_i_35_n_1\,
      CO(1) => \toggle_reg[1]_i_35_n_2\,
      CO(0) => \toggle_reg[1]_i_35_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__6_n_0\,
      S(2) => \toggle[1]_i_57__6_n_0\,
      S(1) => \toggle[1]_i_58__6_n_0\,
      S(0) => \toggle[1]_i_59_n_0\
    );
\toggle_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_14_n_0\
    );
\toggle_reg[1]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_45_n_0\,
      CO(2) => \toggle_reg[1]_i_45_n_1\,
      CO(1) => \toggle_reg[1]_i_45_n_2\,
      CO(0) => \toggle_reg[1]_i_45_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_61_n_0\,
      DI(2) => \toggle[1]_i_62_n_0\,
      DI(1) => \toggle[1]_i_63_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_64_n_0\,
      S(2) => \toggle[1]_i_65_n_0\,
      S(1) => \toggle[1]_i_66_n_0\,
      S(0) => \toggle[1]_i_67_n_0\
    );
\toggle_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_15_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^y_pos_minus_7\(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_17_n_0\
    );
\toggle_reg[1]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6_n_0\,
      CO(2) => \toggle_reg[1]_i_6_n_1\,
      CO(1) => \toggle_reg[1]_i_6_n_2\,
      CO(0) => \toggle_reg[1]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_18_n_0\,
      DI(2) => \toggle[1]_i_19_n_0\,
      DI(1) => \toggle[1]_i_20_n_0\,
      DI(0) => \toggle[1]_i_21_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_22_n_0\,
      S(2) => \toggle[1]_i_23_n_0\,
      S(1) => \toggle[1]_i_24_n_0\,
      S(0) => \toggle[1]_i_25_n_0\
    );
\toggle_reg[1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9_n_0\,
      CO(2) => \toggle_reg[1]_i_9_n_1\,
      CO(1) => \toggle_reg[1]_i_9_n_2\,
      CO(0) => \toggle_reg[1]_i_9_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_26_n_0\,
      DI(2) => \toggle[1]_i_27_n_0\,
      DI(1) => \toggle[1]_i_28__6_n_0\,
      DI(0) => \toggle[1]_i_29__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_30_n_0\,
      S(2) => \toggle[1]_i_31_n_0\,
      S(1) => \toggle[1]_i_32_n_0\,
      S(0) => \toggle[1]_i_33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_1 is
  port (
    \sprite_multi_color_1_reg[3]\ : out STD_LOGIC;
    out_pixel_sprite_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    show_pixel_sprite_1 : out STD_LOGIC;
    \sprite_priority_reg[1]\ : out STD_LOGIC;
    \toggle_reg[1]_i_14_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__0_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__0_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \toggle_reg[1]_i_14_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_pixel_sprite_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_48\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_1 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_1;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_1 is
  signal \^out_pixel_sprite_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^show_pixel_sprite_1\ : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal store_byte027_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__0_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_20\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_34\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \toggle[1]_i_38\ : label is "soft_lutpair225";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42\ : label is "lutpair3";
  attribute HLUTNM of \toggle[1]_i_47__0\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__0\ : label is "soft_lutpair225";
  attribute HLUTNM of \toggle[1]_i_54\ : label is "lutpair2";
  attribute HLUTNM of \toggle[1]_i_55__0\ : label is "lutpair17";
  attribute HLUTNM of \toggle[1]_i_58\ : label is "lutpair2";
  attribute HLUTNM of \toggle[1]_i_59__0\ : label is "lutpair17";
begin
  out_pixel_sprite_1(3 downto 0) <= \^out_pixel_sprite_1\(3 downto 0);
  show_pixel_sprite_1 <= \^show_pixel_sprite_1\;
\out_rgb[19]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(3),
      I1 => \out_rgb[19]_INST_0_i_5_0\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(3),
      O => \^out_pixel_sprite_1\(3)
    );
\out_rgb[19]_INST_0_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^show_pixel_sprite_1\,
      I1 => \out_rgb[19]_INST_0_i_22\(0),
      O => \sprite_priority_reg[1]\
    );
\out_rgb[19]_INST_0_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out_pixel_sprite_1\(3),
      I1 => \^show_pixel_sprite_1\,
      I2 => out_pixel_sprite_2(0),
      O => \sprite_multi_color_1_reg[3]\
    );
\out_rgb[19]_INST_0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(2),
      I1 => \out_rgb[19]_INST_0_i_5_0\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(2),
      O => \^out_pixel_sprite_1\(2)
    );
\out_rgb[19]_INST_0_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(1),
      I1 => \out_rgb[19]_INST_0_i_5_0\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(1),
      O => \^out_pixel_sprite_1\(1)
    );
\out_rgb[19]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(0),
      I1 => \out_rgb[19]_INST_0_i_5_0\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(0),
      O => \^out_pixel_sprite_1\(0)
    );
\out_rgb[19]_INST_0_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_48\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => \^show_pixel_sprite_1\
    );
\sprite_data[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte027_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__0_n_0\
    );
\sprite_data[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__0_n_0\
    );
\sprite_data[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__0_n_0\
    );
\sprite_data[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__0_n_0\
    );
\sprite_data[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__0_n_0\
    );
\sprite_data[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__0_n_0\
    );
\sprite_data[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__0_n_0\
    );
\sprite_data[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__0_n_0\
    );
\sprite_data[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__0_n_0\
    );
\sprite_data[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__0_n_0\
    );
\sprite_data[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__0_n_0\
    );
\sprite_data[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte027_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__0_n_0\
    );
\sprite_data[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__0_n_0\
    );
\sprite_data[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__0_n_0\
    );
\sprite_data[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__0_n_0\
    );
\sprite_data[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte027_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__0_n_0\
    );
\sprite_data[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte027_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__0_n_0\
    );
\sprite_data[23]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(4),
      I1 => \toggle_reg[1]_i_2__0_0\(5),
      I2 => \toggle_reg[1]_i_2__0_0\(6),
      I3 => \sprite_data_reg[0]_1\,
      O => store_byte027_out
    );
\sprite_data[23]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__0_n_3\,
      I3 => \toggle_reg[1]_i_5__0_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__0_n_0\
    );
\sprite_data[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__0_n_0\
    );
\sprite_data[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__0_n_0\
    );
\sprite_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__0_n_0\
    );
\sprite_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__0_n_0\
    );
\sprite_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__0_n_0\
    );
\sprite_data[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__0_n_0\
    );
\sprite_data[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte027_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__0_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[0]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[10]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[11]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[12]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[13]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[14]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[15]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[16]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[17]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[18]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[19]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[1]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[20]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[21]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[22]_i_1__0_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[23]_i_2__0_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[2]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[3]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[4]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[5]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[6]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[7]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[8]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__0_n_0\,
      D => \sprite_data[9]_i_1__0_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__0_n_3\,
      I4 => \toggle_reg[1]_i_5__0_n_3\,
      O => \toggle[0]_i_1__0_n_0\
    );
\toggle[1]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__0_1\(0),
      I2 => \toggle_reg[1]_i_12__0_0\(7),
      I3 => \toggle[1]_i_38_n_0\,
      O => \toggle[1]_i_13__0_n_0\
    );
\toggle[1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15_n_0\
    );
\toggle[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_0\(6),
      I1 => \toggle_reg[1]_i_12__0_0\(7),
      I2 => \toggle_reg[1]_i_2__0_0\(7),
      I3 => \toggle_reg[1]_i_2__0_0\(4),
      I4 => \toggle_reg[1]_i_2__0_0\(5),
      I5 => \toggle_reg[1]_i_2__0_0\(6),
      O => \toggle[1]_i_16_n_0\
    );
\toggle[1]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_0\(4),
      I1 => \toggle_reg[1]_i_2__0_0\(4),
      I2 => \toggle_reg[1]_i_2__0_0\(5),
      I3 => \toggle_reg[1]_i_12__0_0\(5),
      O => \toggle[1]_i_17__0_n_0\
    );
\toggle[1]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(2),
      I1 => \toggle_reg[1]_i_12__0_0\(2),
      I2 => \toggle_reg[1]_i_12__0_0\(3),
      I3 => \toggle_reg[1]_i_2__0_0\(3),
      O => \toggle[1]_i_18__0_n_0\
    );
\toggle[1]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(0),
      I1 => \toggle_reg[1]_i_12__0_0\(0),
      I2 => \toggle_reg[1]_i_12__0_0\(1),
      I3 => \toggle_reg[1]_i_2__0_0\(1),
      O => \toggle[1]_i_19__0_n_0\
    );
\toggle[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__0_n_3\,
      I5 => \toggle_reg[1]_i_5__0_n_3\,
      O => \toggle[1]_i_1__0_n_0\
    );
\toggle[1]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_0\(6),
      I1 => \toggle_reg[1]_i_2__0_0\(7),
      I2 => \toggle_reg[1]_i_2__0_0\(4),
      I3 => \toggle_reg[1]_i_2__0_0\(5),
      I4 => \toggle_reg[1]_i_2__0_0\(6),
      I5 => \toggle_reg[1]_i_12__0_0\(7),
      O => \toggle[1]_i_20__0_n_0\
    );
\toggle[1]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_0\(4),
      I1 => \toggle_reg[1]_i_2__0_0\(4),
      I2 => \toggle_reg[1]_i_2__0_0\(5),
      I3 => \toggle_reg[1]_i_12__0_0\(5),
      O => \toggle[1]_i_21__0_n_0\
    );
\toggle[1]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(2),
      I1 => \toggle_reg[1]_i_12__0_0\(2),
      I2 => \toggle_reg[1]_i_2__0_0\(3),
      I3 => \toggle_reg[1]_i_12__0_0\(3),
      O => \toggle[1]_i_22__0_n_0\
    );
\toggle[1]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(0),
      I1 => \toggle_reg[1]_i_12__0_0\(0),
      I2 => \toggle_reg[1]_i_2__0_0\(1),
      I3 => \toggle_reg[1]_i_12__0_0\(1),
      O => \toggle[1]_i_23__0_n_0\
    );
\toggle[1]_i_33__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(4),
      O => \toggle[1]_i_33__1_n_0\
    );
\toggle[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_1\,
      I1 => \toggle_reg[1]_i_12__0_0\(7),
      I2 => \toggle_reg[1]_i_12__0_0\(6),
      I3 => \toggle[1]_i_52__0_n_0\,
      I4 => \toggle_reg[1]_i_12__0_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34_n_0\
    );
\toggle[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_2\,
      I1 => \toggle_reg[1]_i_12__0_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__0_0\(5),
      I4 => \toggle_reg[1]_i_12__0_0\(4),
      I5 => \toggle_reg[1]_i_12__0_0\(3),
      O => \toggle[1]_i_35_n_0\
    );
\toggle[1]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(5),
      I1 => \toggle_reg[1]_i_2__0_0\(4),
      I2 => \toggle_reg[1]_i_12__0_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__0_0\(3),
      I5 => \toggle_reg[1]_i_12__0_0\(4),
      O => \toggle[1]_i_36__0_n_0\
    );
\toggle[1]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(4),
      I1 => \toggle_reg[1]_i_12__0_0\(4),
      I2 => \toggle_reg[1]_i_12__0_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__0_n_0\
    );
\toggle[1]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__0_0\(6),
      I1 => \toggle_reg[1]_i_12__0_0\(3),
      I2 => \toggle_reg[1]_i_12__0_0\(4),
      I3 => \toggle_reg[1]_i_12__0_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38_n_0\
    );
\toggle[1]_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__0_n_0\
    );
\toggle[1]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14_0\,
      O => \toggle[1]_i_41_n_0\
    );
\toggle[1]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39_0\(0),
      I2 => \toggle_reg[1]_i_14_3\,
      O => \toggle[1]_i_42_n_0\
    );
\toggle[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14_2\(2),
      I3 => \toggle_reg[1]_i_14_2\(1),
      I4 => \toggle_reg[1]_i_14_2\(0),
      I5 => \toggle_reg[1]_i_14_2\(3),
      O => \toggle[1]_i_43_n_0\
    );
\toggle[1]_i_44__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__6_n_0\
    );
\toggle[1]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14_1\,
      O => \toggle[1]_i_45_n_0\
    );
\toggle[1]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39_0\(0),
      I3 => \toggle_reg[1]_i_14_0\,
      O => \toggle[1]_i_46_n_0\
    );
\toggle[1]_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39_0\(0),
      I2 => \toggle_reg[1]_i_14_3\,
      I3 => \toggle[1]_i_43_n_0\,
      O => \toggle[1]_i_47__0_n_0\
    );
\toggle[1]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__0_0\(3),
      O => \toggle[1]_i_48__0_n_0\
    );
\toggle[1]_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(2),
      I1 => \toggle_reg[1]_i_12__0_0\(2),
      O => \toggle[1]_i_49__0_n_0\
    );
\toggle[1]_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(1),
      I1 => \toggle_reg[1]_i_12__0_0\(1),
      O => \toggle[1]_i_50__0_n_0\
    );
\toggle[1]_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(0),
      I1 => \toggle_reg[1]_i_12__0_0\(0),
      O => \toggle[1]_i_51__0_n_0\
    );
\toggle[1]_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__0_0\(3),
      I2 => \toggle_reg[1]_i_12__0_0\(4),
      O => \toggle[1]_i_52__0_n_0\
    );
\toggle[1]_i_53__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39_0\(0),
      I2 => \toggle_reg[1]_i_14_2\(0),
      I3 => \toggle_reg[1]_i_14_2\(1),
      I4 => \toggle_reg[1]_i_14_2\(2),
      O => \toggle[1]_i_53__0_n_0\
    );
\toggle[1]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14_2\(1),
      I3 => \toggle_reg[1]_i_14_2\(0),
      O => \toggle[1]_i_54_n_0\
    );
\toggle[1]_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39_0\(0),
      I2 => \toggle_reg[1]_i_14_2\(0),
      O => \toggle[1]_i_55__0_n_0\
    );
\toggle[1]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__0_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39_0\(0),
      I3 => \toggle_reg[1]_i_39_1\,
      O => \toggle[1]_i_56_n_0\
    );
\toggle[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39_0\(0),
      I3 => \toggle_reg[1]_i_14_2\(2),
      I4 => \toggle_reg[1]_i_14_2\(1),
      I5 => \toggle_reg[1]_i_14_2\(0),
      O => \toggle[1]_i_57_n_0\
    );
\toggle[1]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14_2\(1),
      I3 => \toggle_reg[1]_i_14_2\(0),
      I4 => \toggle[1]_i_55__0_n_0\,
      O => \toggle[1]_i_58_n_0\
    );
\toggle[1]_i_59__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39_0\(0),
      I2 => \toggle_reg[1]_i_14_2\(0),
      O => \toggle[1]_i_59__0_n_0\
    );
\toggle[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_0\(4),
      I1 => \toggle_reg[1]_i_2__0_0\(5),
      I2 => \toggle_reg[1]_i_2__0_0\(6),
      I3 => \toggle_reg[1]_i_2__0_0\(7),
      I4 => \toggle_reg[1]_i_2__0_0\(8),
      I5 => \toggle_reg[1]_i_2__0_1\(0),
      O => \toggle[1]_i_7__5_n_0\
    );
\toggle[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__0_1\(0),
      I1 => \toggle_reg[1]_i_2__0_0\(4),
      I2 => \toggle_reg[1]_i_2__0_0\(5),
      I3 => \toggle_reg[1]_i_2__0_0\(6),
      I4 => \toggle_reg[1]_i_2__0_0\(7),
      I5 => \toggle_reg[1]_i_2__0_0\(8),
      O => \toggle[1]_i_8__0_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__0_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__0_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32_n_0\,
      CO(3) => \toggle_reg[1]_i_12__0_n_0\,
      CO(2) => \toggle_reg[1]_i_12__0_n_1\,
      CO(1) => \toggle_reg[1]_i_12__0_n_2\,
      CO(0) => \toggle_reg[1]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__0_1\,
      DI(2) => \toggle_reg[1]_i_12__0_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34_n_0\,
      S(2) => \toggle[1]_i_35_n_0\,
      S(1) => \toggle[1]_i_36__0_n_0\,
      S(0) => \toggle[1]_i_37__0_n_0\
    );
\toggle_reg[1]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39_n_0\,
      CO(3) => \toggle_reg[1]_i_14_n_0\,
      CO(2) => \toggle_reg[1]_i_14_n_1\,
      CO(1) => \toggle_reg[1]_i_14_n_2\,
      CO(0) => \toggle_reg[1]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__0_n_0\,
      DI(2) => \toggle[1]_i_41_n_0\,
      DI(1) => \toggle[1]_i_42_n_0\,
      DI(0) => \toggle[1]_i_43_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__6_n_0\,
      S(2) => \toggle[1]_i_45_n_0\,
      S(1) => \toggle[1]_i_46_n_0\,
      S(0) => \toggle[1]_i_47__0_n_0\
    );
\toggle_reg[1]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__0_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__0_n_0\
    );
\toggle_reg[1]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32_n_0\,
      CO(2) => \toggle_reg[1]_i_32_n_1\,
      CO(1) => \toggle_reg[1]_i_32_n_2\,
      CO(0) => \toggle_reg[1]_i_32_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__0_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__0_n_0\,
      S(2) => \toggle[1]_i_49__0_n_0\,
      S(1) => \toggle[1]_i_50__0_n_0\,
      S(0) => \toggle[1]_i_51__0_n_0\
    );
\toggle_reg[1]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39_n_0\,
      CO(2) => \toggle_reg[1]_i_39_n_1\,
      CO(1) => \toggle_reg[1]_i_39_n_2\,
      CO(0) => \toggle_reg[1]_i_39_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__0_n_0\,
      DI(2) => \toggle[1]_i_54_n_0\,
      DI(1) => \toggle[1]_i_55__0_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56_n_0\,
      S(2) => \toggle[1]_i_57_n_0\,
      S(1) => \toggle[1]_i_58_n_0\,
      S(0) => \toggle[1]_i_59__0_n_0\
    );
\toggle_reg[1]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__0_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__0_n_0\
    );
\toggle_reg[1]_i_5__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15_n_0\
    );
\toggle_reg[1]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__0_n_0\,
      CO(2) => \toggle_reg[1]_i_6__0_n_1\,
      CO(1) => \toggle_reg[1]_i_6__0_n_2\,
      CO(0) => \toggle_reg[1]_i_6__0_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16_n_0\,
      DI(2) => \toggle[1]_i_17__0_n_0\,
      DI(1) => \toggle[1]_i_18__0_n_0\,
      DI(0) => \toggle[1]_i_19__0_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__0_n_0\,
      S(2) => \toggle[1]_i_21__0_n_0\,
      S(1) => \toggle[1]_i_22__0_n_0\,
      S(0) => \toggle[1]_i_23__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_2 is
  port (
    \sprite_data_reg[23]_0\ : out STD_LOGIC;
    show_pixel_sprite_2 : out STD_LOGIC;
    out_pixel_sprite_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \toggle_reg[1]_i_14__0_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__0_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__1_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__1_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__1_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \toggle_reg[1]_i_14__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    show_pixel_sprite_1 : in STD_LOGIC;
    \sprite_data_reg[0]_2\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39__0_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14__0_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_2 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_2;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_2 is
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal store_byte025_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__1_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__0\ : label is "soft_lutpair230";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__0\ : label is "lutpair5";
  attribute HLUTNM of \toggle[1]_i_47__1\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__1\ : label is "soft_lutpair230";
  attribute HLUTNM of \toggle[1]_i_54__0\ : label is "lutpair4";
  attribute HLUTNM of \toggle[1]_i_55__1\ : label is "lutpair18";
  attribute HLUTNM of \toggle[1]_i_58__0\ : label is "lutpair4";
  attribute HLUTNM of \toggle[1]_i_59__1\ : label is "lutpair18";
begin
\out_rgb[19]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(3),
      I1 => \out_rgb[19]_INST_0_i_5_0\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(3),
      O => out_pixel_sprite_2(3)
    );
\out_rgb[19]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005777FFFF"
    )
        port map (
      I0 => p_6_in,
      I1 => p_0_in(1),
      I2 => \sprite_data_reg[0]_1\(0),
      I3 => p_0_in(0),
      I4 => \out_rgb[19]_INST_0_i_22\(0),
      I5 => show_pixel_sprite_1,
      O => \sprite_data_reg[23]_0\
    );
\out_rgb[19]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(2),
      I1 => \out_rgb[19]_INST_0_i_5_0\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(2),
      O => out_pixel_sprite_2(2)
    );
\out_rgb[19]_INST_0_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(1),
      I1 => \out_rgb[19]_INST_0_i_5_0\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(1),
      O => out_pixel_sprite_2(1)
    );
\out_rgb[19]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_5\(0),
      I1 => \out_rgb[19]_INST_0_i_5_0\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_1\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_5_1\(0),
      O => out_pixel_sprite_2(0)
    );
\out_rgb[19]_INST_0_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_22\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_1\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => show_pixel_sprite_2
    );
\sprite_data[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte025_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__1_n_0\
    );
\sprite_data[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__1_n_0\
    );
\sprite_data[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__1_n_0\
    );
\sprite_data[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__1_n_0\
    );
\sprite_data[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__1_n_0\
    );
\sprite_data[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__1_n_0\
    );
\sprite_data[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__1_n_0\
    );
\sprite_data[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__1_n_0\
    );
\sprite_data[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__1_n_0\
    );
\sprite_data[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__1_n_0\
    );
\sprite_data[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__1_n_0\
    );
\sprite_data[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte025_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__1_n_0\
    );
\sprite_data[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__1_n_0\
    );
\sprite_data[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__1_n_0\
    );
\sprite_data[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__1_n_0\
    );
\sprite_data[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte025_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_1\(0),
      O => \sprite_data[23]_i_1__1_n_0\
    );
\sprite_data[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte025_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__1_n_0\
    );
\sprite_data[23]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(5),
      I1 => \toggle_reg[1]_i_2__1_0\(4),
      I2 => \sprite_data_reg[0]_2\,
      I3 => \toggle_reg[1]_i_2__1_0\(6),
      O => store_byte025_out
    );
\sprite_data[23]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__1_n_3\,
      I3 => \toggle_reg[1]_i_5__1_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_1\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__1_n_0\
    );
\sprite_data[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__1_n_0\
    );
\sprite_data[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__1_n_0\
    );
\sprite_data[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__1_n_0\
    );
\sprite_data[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__1_n_0\
    );
\sprite_data[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__1_n_0\
    );
\sprite_data[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__1_n_0\
    );
\sprite_data[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte025_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__1_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[0]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[10]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[11]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[12]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[13]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[14]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[15]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[16]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[17]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[18]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[19]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[1]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[20]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[21]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[22]_i_1__1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[23]_i_2__1_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[2]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[3]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[4]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[5]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[6]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[7]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[8]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__1_n_0\,
      D => \sprite_data[9]_i_1__1_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__1_n_3\,
      I4 => \toggle_reg[1]_i_5__1_n_3\,
      O => \toggle[0]_i_1__1_n_0\
    );
\toggle[1]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__1_1\(0),
      I2 => \toggle_reg[1]_i_12__1_0\(7),
      I3 => \toggle[1]_i_38__0_n_0\,
      O => \toggle[1]_i_13__1_n_0\
    );
\toggle[1]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__0_n_0\
    );
\toggle[1]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_0\(6),
      I1 => \toggle_reg[1]_i_12__1_0\(7),
      I2 => \toggle_reg[1]_i_2__1_0\(7),
      I3 => \toggle_reg[1]_i_2__1_0\(4),
      I4 => \toggle_reg[1]_i_2__1_0\(5),
      I5 => \toggle_reg[1]_i_2__1_0\(6),
      O => \toggle[1]_i_16__0_n_0\
    );
\toggle[1]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_0\(4),
      I1 => \toggle_reg[1]_i_2__1_0\(4),
      I2 => \toggle_reg[1]_i_2__1_0\(5),
      I3 => \toggle_reg[1]_i_12__1_0\(5),
      O => \toggle[1]_i_17__1_n_0\
    );
\toggle[1]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(2),
      I1 => \toggle_reg[1]_i_12__1_0\(2),
      I2 => \toggle_reg[1]_i_12__1_0\(3),
      I3 => \toggle_reg[1]_i_2__1_0\(3),
      O => \toggle[1]_i_18__1_n_0\
    );
\toggle[1]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(0),
      I1 => \toggle_reg[1]_i_12__1_0\(0),
      I2 => \toggle_reg[1]_i_12__1_0\(1),
      I3 => \toggle_reg[1]_i_2__1_0\(1),
      O => \toggle[1]_i_19__1_n_0\
    );
\toggle[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__1_n_3\,
      I5 => \toggle_reg[1]_i_5__1_n_3\,
      O => \toggle[1]_i_1__1_n_0\
    );
\toggle[1]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_0\(6),
      I1 => \toggle_reg[1]_i_2__1_0\(7),
      I2 => \toggle_reg[1]_i_2__1_0\(4),
      I3 => \toggle_reg[1]_i_2__1_0\(5),
      I4 => \toggle_reg[1]_i_2__1_0\(6),
      I5 => \toggle_reg[1]_i_12__1_0\(7),
      O => \toggle[1]_i_20__1_n_0\
    );
\toggle[1]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_0\(4),
      I1 => \toggle_reg[1]_i_2__1_0\(4),
      I2 => \toggle_reg[1]_i_2__1_0\(5),
      I3 => \toggle_reg[1]_i_12__1_0\(5),
      O => \toggle[1]_i_21__1_n_0\
    );
\toggle[1]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(2),
      I1 => \toggle_reg[1]_i_12__1_0\(2),
      I2 => \toggle_reg[1]_i_2__1_0\(3),
      I3 => \toggle_reg[1]_i_12__1_0\(3),
      O => \toggle[1]_i_22__1_n_0\
    );
\toggle[1]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(0),
      I1 => \toggle_reg[1]_i_12__1_0\(0),
      I2 => \toggle_reg[1]_i_2__1_0\(1),
      I3 => \toggle_reg[1]_i_12__1_0\(1),
      O => \toggle[1]_i_23__1_n_0\
    );
\toggle[1]_i_33__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(4),
      O => \toggle[1]_i_33__2_n_0\
    );
\toggle[1]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_1\,
      I1 => \toggle_reg[1]_i_12__1_0\(7),
      I2 => \toggle_reg[1]_i_12__1_0\(6),
      I3 => \toggle[1]_i_52__1_n_0\,
      I4 => \toggle_reg[1]_i_12__1_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__0_n_0\
    );
\toggle[1]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_2\,
      I1 => \toggle_reg[1]_i_12__1_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__1_0\(5),
      I4 => \toggle_reg[1]_i_12__1_0\(4),
      I5 => \toggle_reg[1]_i_12__1_0\(3),
      O => \toggle[1]_i_35__0_n_0\
    );
\toggle[1]_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(5),
      I1 => \toggle_reg[1]_i_2__1_0\(4),
      I2 => \toggle_reg[1]_i_12__1_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__1_0\(3),
      I5 => \toggle_reg[1]_i_12__1_0\(4),
      O => \toggle[1]_i_36__1_n_0\
    );
\toggle[1]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(4),
      I1 => \toggle_reg[1]_i_12__1_0\(4),
      I2 => \toggle_reg[1]_i_12__1_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__1_n_0\
    );
\toggle[1]_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__1_0\(6),
      I1 => \toggle_reg[1]_i_12__1_0\(3),
      I2 => \toggle_reg[1]_i_12__1_0\(4),
      I3 => \toggle_reg[1]_i_12__1_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__0_n_0\
    );
\toggle[1]_i_40__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__0_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__1_n_0\
    );
\toggle[1]_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__0_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__0_0\,
      O => \toggle[1]_i_41__0_n_0\
    );
\toggle[1]_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__0_0\(0),
      I2 => \toggle_reg[1]_i_14__0_3\,
      O => \toggle[1]_i_42__0_n_0\
    );
\toggle[1]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__0_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14__0_2\(2),
      I3 => \toggle_reg[1]_i_14__0_2\(1),
      I4 => \toggle_reg[1]_i_14__0_2\(0),
      I5 => \toggle_reg[1]_i_14__0_2\(3),
      O => \toggle[1]_i_43__0_n_0\
    );
\toggle[1]_i_44__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__0_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__5_n_0\
    );
\toggle[1]_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__0_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__0_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__0_1\,
      O => \toggle[1]_i_45__0_n_0\
    );
\toggle[1]_i_46__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__0_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__0_0\(0),
      I3 => \toggle_reg[1]_i_14__0_0\,
      O => \toggle[1]_i_46__0_n_0\
    );
\toggle[1]_i_47__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__0_0\(0),
      I2 => \toggle_reg[1]_i_14__0_3\,
      I3 => \toggle[1]_i_43__0_n_0\,
      O => \toggle[1]_i_47__1_n_0\
    );
\toggle[1]_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__1_0\(3),
      O => \toggle[1]_i_48__1_n_0\
    );
\toggle[1]_i_49__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(2),
      I1 => \toggle_reg[1]_i_12__1_0\(2),
      O => \toggle[1]_i_49__1_n_0\
    );
\toggle[1]_i_50__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(1),
      I1 => \toggle_reg[1]_i_12__1_0\(1),
      O => \toggle[1]_i_50__1_n_0\
    );
\toggle[1]_i_51__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(0),
      I1 => \toggle_reg[1]_i_12__1_0\(0),
      O => \toggle[1]_i_51__1_n_0\
    );
\toggle[1]_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__1_0\(3),
      I2 => \toggle_reg[1]_i_12__1_0\(4),
      O => \toggle[1]_i_52__1_n_0\
    );
\toggle[1]_i_53__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__0_0\(0),
      I2 => \toggle_reg[1]_i_14__0_2\(0),
      I3 => \toggle_reg[1]_i_14__0_2\(1),
      I4 => \toggle_reg[1]_i_14__0_2\(2),
      O => \toggle[1]_i_53__1_n_0\
    );
\toggle[1]_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__0_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__0_2\(1),
      I3 => \toggle_reg[1]_i_14__0_2\(0),
      O => \toggle[1]_i_54__0_n_0\
    );
\toggle[1]_i_55__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__0_0\(0),
      I2 => \toggle_reg[1]_i_14__0_2\(0),
      O => \toggle[1]_i_55__1_n_0\
    );
\toggle[1]_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__1_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__0_0\(0),
      I3 => \toggle_reg[1]_i_39__0_1\,
      O => \toggle[1]_i_56__0_n_0\
    );
\toggle[1]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__0_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__0_0\(0),
      I3 => \toggle_reg[1]_i_14__0_2\(2),
      I4 => \toggle_reg[1]_i_14__0_2\(1),
      I5 => \toggle_reg[1]_i_14__0_2\(0),
      O => \toggle[1]_i_57__0_n_0\
    );
\toggle[1]_i_58__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__0_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__0_2\(1),
      I3 => \toggle_reg[1]_i_14__0_2\(0),
      I4 => \toggle[1]_i_55__1_n_0\,
      O => \toggle[1]_i_58__0_n_0\
    );
\toggle[1]_i_59__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__0_0\(0),
      I2 => \toggle_reg[1]_i_14__0_2\(0),
      O => \toggle[1]_i_59__1_n_0\
    );
\toggle[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_0\(4),
      I1 => \toggle_reg[1]_i_2__1_0\(5),
      I2 => \toggle_reg[1]_i_2__1_0\(6),
      I3 => \toggle_reg[1]_i_2__1_0\(7),
      I4 => \toggle_reg[1]_i_2__1_0\(8),
      I5 => \toggle_reg[1]_i_2__1_1\(0),
      O => \toggle[1]_i_7__4_n_0\
    );
\toggle[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__1_1\(0),
      I1 => \toggle_reg[1]_i_2__1_0\(4),
      I2 => \toggle_reg[1]_i_2__1_0\(5),
      I3 => \toggle_reg[1]_i_2__1_0\(6),
      I4 => \toggle_reg[1]_i_2__1_0\(7),
      I5 => \toggle_reg[1]_i_2__1_0\(8),
      O => \toggle[1]_i_8__1_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__1_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__1_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__0_n_0\,
      CO(3) => \toggle_reg[1]_i_12__1_n_0\,
      CO(2) => \toggle_reg[1]_i_12__1_n_1\,
      CO(1) => \toggle_reg[1]_i_12__1_n_2\,
      CO(0) => \toggle_reg[1]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__1_1\,
      DI(2) => \toggle_reg[1]_i_12__1_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__0_n_0\,
      S(2) => \toggle[1]_i_35__0_n_0\,
      S(1) => \toggle[1]_i_36__1_n_0\,
      S(0) => \toggle[1]_i_37__1_n_0\
    );
\toggle_reg[1]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__0_n_0\,
      CO(3) => \toggle_reg[1]_i_14__0_n_0\,
      CO(2) => \toggle_reg[1]_i_14__0_n_1\,
      CO(1) => \toggle_reg[1]_i_14__0_n_2\,
      CO(0) => \toggle_reg[1]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__1_n_0\,
      DI(2) => \toggle[1]_i_41__0_n_0\,
      DI(1) => \toggle[1]_i_42__0_n_0\,
      DI(0) => \toggle[1]_i_43__0_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__5_n_0\,
      S(2) => \toggle[1]_i_45__0_n_0\,
      S(1) => \toggle[1]_i_46__0_n_0\,
      S(0) => \toggle[1]_i_47__1_n_0\
    );
\toggle_reg[1]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__1_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__1_n_0\
    );
\toggle_reg[1]_i_32__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__0_n_0\,
      CO(2) => \toggle_reg[1]_i_32__0_n_1\,
      CO(1) => \toggle_reg[1]_i_32__0_n_2\,
      CO(0) => \toggle_reg[1]_i_32__0_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__1_n_0\,
      S(2) => \toggle[1]_i_49__1_n_0\,
      S(1) => \toggle[1]_i_50__1_n_0\,
      S(0) => \toggle[1]_i_51__1_n_0\
    );
\toggle_reg[1]_i_39__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__0_n_0\,
      CO(2) => \toggle_reg[1]_i_39__0_n_1\,
      CO(1) => \toggle_reg[1]_i_39__0_n_2\,
      CO(0) => \toggle_reg[1]_i_39__0_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__1_n_0\,
      DI(2) => \toggle[1]_i_54__0_n_0\,
      DI(1) => \toggle[1]_i_55__1_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__0_n_0\,
      S(2) => \toggle[1]_i_57__0_n_0\,
      S(1) => \toggle[1]_i_58__0_n_0\,
      S(0) => \toggle[1]_i_59__1_n_0\
    );
\toggle_reg[1]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__1_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__1_n_0\
    );
\toggle_reg[1]_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__0_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__0_n_0\
    );
\toggle_reg[1]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__1_n_0\,
      CO(2) => \toggle_reg[1]_i_6__1_n_1\,
      CO(1) => \toggle_reg[1]_i_6__1_n_2\,
      CO(0) => \toggle_reg[1]_i_6__1_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__0_n_0\,
      DI(2) => \toggle[1]_i_17__1_n_0\,
      DI(1) => \toggle[1]_i_18__1_n_0\,
      DI(0) => \toggle[1]_i_19__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__1_n_0\,
      S(2) => \toggle[1]_i_21__1_n_0\,
      S(1) => \toggle[1]_i_22__1_n_0\,
      S(0) => \toggle[1]_i_23__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_3 is
  port (
    \sprite_priority_reg[3]\ : out STD_LOGIC;
    show_pixel_sprite_3 : out STD_LOGIC;
    out_pixel_sprite_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \toggle_reg[1]_i_14__1_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__1_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__2_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__2_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \toggle_reg[1]_i_14__1_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_55\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_29_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_29_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_29_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39__1_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14__1_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_3 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_3;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_3 is
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^show_pixel_sprite_3\ : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal store_byte023_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__2_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__1\ : label is "soft_lutpair232";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__1\ : label is "lutpair7";
  attribute HLUTNM of \toggle[1]_i_47__2\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__2\ : label is "soft_lutpair232";
  attribute HLUTNM of \toggle[1]_i_54__1\ : label is "lutpair6";
  attribute HLUTNM of \toggle[1]_i_55__2\ : label is "lutpair19";
  attribute HLUTNM of \toggle[1]_i_58__1\ : label is "lutpair6";
  attribute HLUTNM of \toggle[1]_i_59__2\ : label is "lutpair19";
begin
  show_pixel_sprite_3 <= \^show_pixel_sprite_3\;
\out_rgb[19]_INST_0_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_55\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => \^show_pixel_sprite_3\
    );
\out_rgb[19]_INST_0_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^show_pixel_sprite_3\,
      I1 => \out_rgb[19]_INST_0_i_29\(0),
      O => \sprite_priority_reg[3]\
    );
\out_rgb[19]_INST_0_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_29_0\(3),
      I1 => \out_rgb[19]_INST_0_i_29_1\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_29_2\(3),
      O => out_pixel_sprite_3(3)
    );
\out_rgb[19]_INST_0_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_29_0\(2),
      I1 => \out_rgb[19]_INST_0_i_29_1\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_29_2\(2),
      O => out_pixel_sprite_3(2)
    );
\out_rgb[19]_INST_0_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_29_0\(1),
      I1 => \out_rgb[19]_INST_0_i_29_1\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_29_2\(1),
      O => out_pixel_sprite_3(1)
    );
\out_rgb[19]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_29_0\(0),
      I1 => \out_rgb[19]_INST_0_i_29_1\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_29_2\(0),
      O => out_pixel_sprite_3(0)
    );
\sprite_data[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte023_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__2_n_0\
    );
\sprite_data[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__2_n_0\
    );
\sprite_data[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__2_n_0\
    );
\sprite_data[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__2_n_0\
    );
\sprite_data[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__2_n_0\
    );
\sprite_data[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__2_n_0\
    );
\sprite_data[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__2_n_0\
    );
\sprite_data[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__2_n_0\
    );
\sprite_data[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__2_n_0\
    );
\sprite_data[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__2_n_0\
    );
\sprite_data[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__2_n_0\
    );
\sprite_data[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte023_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__2_n_0\
    );
\sprite_data[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__2_n_0\
    );
\sprite_data[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__2_n_0\
    );
\sprite_data[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__2_n_0\
    );
\sprite_data[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte023_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__2_n_0\
    );
\sprite_data[23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte023_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__2_n_0\
    );
\sprite_data[23]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(4),
      I1 => \toggle_reg[1]_i_2__2_0\(5),
      I2 => \sprite_data_reg[0]_1\,
      I3 => \toggle_reg[1]_i_2__2_0\(6),
      O => store_byte023_out
    );
\sprite_data[23]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__2_n_3\,
      I3 => \toggle_reg[1]_i_5__2_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__2_n_0\
    );
\sprite_data[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__2_n_0\
    );
\sprite_data[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__2_n_0\
    );
\sprite_data[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__2_n_0\
    );
\sprite_data[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__2_n_0\
    );
\sprite_data[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__2_n_0\
    );
\sprite_data[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__2_n_0\
    );
\sprite_data[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte023_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__2_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[0]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[10]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[11]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[12]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[13]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[14]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[15]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[16]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[17]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[18]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[19]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[1]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[20]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[21]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[22]_i_1__2_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[23]_i_2__2_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[2]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[3]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[4]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[5]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[6]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[7]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[8]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__2_n_0\,
      D => \sprite_data[9]_i_1__2_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__2_n_3\,
      I4 => \toggle_reg[1]_i_5__2_n_3\,
      O => \toggle[0]_i_1__2_n_0\
    );
\toggle[1]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__2_1\(0),
      I2 => \toggle_reg[1]_i_12__2_0\(7),
      I3 => \toggle[1]_i_38__1_n_0\,
      O => \toggle[1]_i_13__2_n_0\
    );
\toggle[1]_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__1_n_0\
    );
\toggle[1]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_0\(6),
      I1 => \toggle_reg[1]_i_12__2_0\(7),
      I2 => \toggle_reg[1]_i_2__2_0\(7),
      I3 => \toggle_reg[1]_i_2__2_0\(4),
      I4 => \toggle_reg[1]_i_2__2_0\(5),
      I5 => \toggle_reg[1]_i_2__2_0\(6),
      O => \toggle[1]_i_16__1_n_0\
    );
\toggle[1]_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_0\(4),
      I1 => \toggle_reg[1]_i_2__2_0\(4),
      I2 => \toggle_reg[1]_i_2__2_0\(5),
      I3 => \toggle_reg[1]_i_12__2_0\(5),
      O => \toggle[1]_i_17__2_n_0\
    );
\toggle[1]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(2),
      I1 => \toggle_reg[1]_i_12__2_0\(2),
      I2 => \toggle_reg[1]_i_12__2_0\(3),
      I3 => \toggle_reg[1]_i_2__2_0\(3),
      O => \toggle[1]_i_18__2_n_0\
    );
\toggle[1]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(0),
      I1 => \toggle_reg[1]_i_12__2_0\(0),
      I2 => \toggle_reg[1]_i_12__2_0\(1),
      I3 => \toggle_reg[1]_i_2__2_0\(1),
      O => \toggle[1]_i_19__2_n_0\
    );
\toggle[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__2_n_3\,
      I5 => \toggle_reg[1]_i_5__2_n_3\,
      O => \toggle[1]_i_1__2_n_0\
    );
\toggle[1]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_0\(6),
      I1 => \toggle_reg[1]_i_2__2_0\(7),
      I2 => \toggle_reg[1]_i_2__2_0\(4),
      I3 => \toggle_reg[1]_i_2__2_0\(5),
      I4 => \toggle_reg[1]_i_2__2_0\(6),
      I5 => \toggle_reg[1]_i_12__2_0\(7),
      O => \toggle[1]_i_20__2_n_0\
    );
\toggle[1]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_0\(4),
      I1 => \toggle_reg[1]_i_2__2_0\(4),
      I2 => \toggle_reg[1]_i_2__2_0\(5),
      I3 => \toggle_reg[1]_i_12__2_0\(5),
      O => \toggle[1]_i_21__2_n_0\
    );
\toggle[1]_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(2),
      I1 => \toggle_reg[1]_i_12__2_0\(2),
      I2 => \toggle_reg[1]_i_2__2_0\(3),
      I3 => \toggle_reg[1]_i_12__2_0\(3),
      O => \toggle[1]_i_22__2_n_0\
    );
\toggle[1]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(0),
      I1 => \toggle_reg[1]_i_12__2_0\(0),
      I2 => \toggle_reg[1]_i_2__2_0\(1),
      I3 => \toggle_reg[1]_i_12__2_0\(1),
      O => \toggle[1]_i_23__2_n_0\
    );
\toggle[1]_i_33__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(4),
      O => \toggle[1]_i_33__3_n_0\
    );
\toggle[1]_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_1\,
      I1 => \toggle_reg[1]_i_12__2_0\(7),
      I2 => \toggle_reg[1]_i_12__2_0\(6),
      I3 => \toggle[1]_i_52__2_n_0\,
      I4 => \toggle_reg[1]_i_12__2_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__1_n_0\
    );
\toggle[1]_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_2\,
      I1 => \toggle_reg[1]_i_12__2_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__2_0\(5),
      I4 => \toggle_reg[1]_i_12__2_0\(4),
      I5 => \toggle_reg[1]_i_12__2_0\(3),
      O => \toggle[1]_i_35__1_n_0\
    );
\toggle[1]_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(5),
      I1 => \toggle_reg[1]_i_2__2_0\(4),
      I2 => \toggle_reg[1]_i_12__2_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__2_0\(3),
      I5 => \toggle_reg[1]_i_12__2_0\(4),
      O => \toggle[1]_i_36__2_n_0\
    );
\toggle[1]_i_37__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(4),
      I1 => \toggle_reg[1]_i_12__2_0\(4),
      I2 => \toggle_reg[1]_i_12__2_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__2_n_0\
    );
\toggle[1]_i_38__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__2_0\(6),
      I1 => \toggle_reg[1]_i_12__2_0\(3),
      I2 => \toggle_reg[1]_i_12__2_0\(4),
      I3 => \toggle_reg[1]_i_12__2_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__1_n_0\
    );
\toggle[1]_i_40__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__1_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__2_n_0\
    );
\toggle[1]_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__1_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__1_0\,
      O => \toggle[1]_i_41__1_n_0\
    );
\toggle[1]_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__1_0\(0),
      I2 => \toggle_reg[1]_i_14__1_3\,
      O => \toggle[1]_i_42__1_n_0\
    );
\toggle[1]_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__1_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14__1_2\(2),
      I3 => \toggle_reg[1]_i_14__1_2\(1),
      I4 => \toggle_reg[1]_i_14__1_2\(0),
      I5 => \toggle_reg[1]_i_14__1_2\(3),
      O => \toggle[1]_i_43__1_n_0\
    );
\toggle[1]_i_44__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__1_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__4_n_0\
    );
\toggle[1]_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__1_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__1_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__1_1\,
      O => \toggle[1]_i_45__1_n_0\
    );
\toggle[1]_i_46__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__1_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__1_0\(0),
      I3 => \toggle_reg[1]_i_14__1_0\,
      O => \toggle[1]_i_46__1_n_0\
    );
\toggle[1]_i_47__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__1_0\(0),
      I2 => \toggle_reg[1]_i_14__1_3\,
      I3 => \toggle[1]_i_43__1_n_0\,
      O => \toggle[1]_i_47__2_n_0\
    );
\toggle[1]_i_48__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__2_0\(3),
      O => \toggle[1]_i_48__2_n_0\
    );
\toggle[1]_i_49__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(2),
      I1 => \toggle_reg[1]_i_12__2_0\(2),
      O => \toggle[1]_i_49__2_n_0\
    );
\toggle[1]_i_50__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(1),
      I1 => \toggle_reg[1]_i_12__2_0\(1),
      O => \toggle[1]_i_50__2_n_0\
    );
\toggle[1]_i_51__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(0),
      I1 => \toggle_reg[1]_i_12__2_0\(0),
      O => \toggle[1]_i_51__2_n_0\
    );
\toggle[1]_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__2_0\(3),
      I2 => \toggle_reg[1]_i_12__2_0\(4),
      O => \toggle[1]_i_52__2_n_0\
    );
\toggle[1]_i_53__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__1_0\(0),
      I2 => \toggle_reg[1]_i_14__1_2\(0),
      I3 => \toggle_reg[1]_i_14__1_2\(1),
      I4 => \toggle_reg[1]_i_14__1_2\(2),
      O => \toggle[1]_i_53__2_n_0\
    );
\toggle[1]_i_54__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__1_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__1_2\(1),
      I3 => \toggle_reg[1]_i_14__1_2\(0),
      O => \toggle[1]_i_54__1_n_0\
    );
\toggle[1]_i_55__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__1_0\(0),
      I2 => \toggle_reg[1]_i_14__1_2\(0),
      O => \toggle[1]_i_55__2_n_0\
    );
\toggle[1]_i_56__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__2_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__1_0\(0),
      I3 => \toggle_reg[1]_i_39__1_1\,
      O => \toggle[1]_i_56__1_n_0\
    );
\toggle[1]_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__1_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__1_0\(0),
      I3 => \toggle_reg[1]_i_14__1_2\(2),
      I4 => \toggle_reg[1]_i_14__1_2\(1),
      I5 => \toggle_reg[1]_i_14__1_2\(0),
      O => \toggle[1]_i_57__1_n_0\
    );
\toggle[1]_i_58__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__1_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__1_2\(1),
      I3 => \toggle_reg[1]_i_14__1_2\(0),
      I4 => \toggle[1]_i_55__2_n_0\,
      O => \toggle[1]_i_58__1_n_0\
    );
\toggle[1]_i_59__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__1_0\(0),
      I2 => \toggle_reg[1]_i_14__1_2\(0),
      O => \toggle[1]_i_59__2_n_0\
    );
\toggle[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_0\(4),
      I1 => \toggle_reg[1]_i_2__2_0\(5),
      I2 => \toggle_reg[1]_i_2__2_0\(6),
      I3 => \toggle_reg[1]_i_2__2_0\(7),
      I4 => \toggle_reg[1]_i_2__2_0\(8),
      I5 => \toggle_reg[1]_i_2__2_1\(0),
      O => \toggle[1]_i_7__3_n_0\
    );
\toggle[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__2_1\(0),
      I1 => \toggle_reg[1]_i_2__2_0\(4),
      I2 => \toggle_reg[1]_i_2__2_0\(5),
      I3 => \toggle_reg[1]_i_2__2_0\(6),
      I4 => \toggle_reg[1]_i_2__2_0\(7),
      I5 => \toggle_reg[1]_i_2__2_0\(8),
      O => \toggle[1]_i_8__2_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__2_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__2_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__1_n_0\,
      CO(3) => \toggle_reg[1]_i_12__2_n_0\,
      CO(2) => \toggle_reg[1]_i_12__2_n_1\,
      CO(1) => \toggle_reg[1]_i_12__2_n_2\,
      CO(0) => \toggle_reg[1]_i_12__2_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__2_1\,
      DI(2) => \toggle_reg[1]_i_12__2_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__1_n_0\,
      S(2) => \toggle[1]_i_35__1_n_0\,
      S(1) => \toggle[1]_i_36__2_n_0\,
      S(0) => \toggle[1]_i_37__2_n_0\
    );
\toggle_reg[1]_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__1_n_0\,
      CO(3) => \toggle_reg[1]_i_14__1_n_0\,
      CO(2) => \toggle_reg[1]_i_14__1_n_1\,
      CO(1) => \toggle_reg[1]_i_14__1_n_2\,
      CO(0) => \toggle_reg[1]_i_14__1_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__2_n_0\,
      DI(2) => \toggle[1]_i_41__1_n_0\,
      DI(1) => \toggle[1]_i_42__1_n_0\,
      DI(0) => \toggle[1]_i_43__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__4_n_0\,
      S(2) => \toggle[1]_i_45__1_n_0\,
      S(1) => \toggle[1]_i_46__1_n_0\,
      S(0) => \toggle[1]_i_47__2_n_0\
    );
\toggle_reg[1]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__2_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__2_n_0\
    );
\toggle_reg[1]_i_32__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__1_n_0\,
      CO(2) => \toggle_reg[1]_i_32__1_n_1\,
      CO(1) => \toggle_reg[1]_i_32__1_n_2\,
      CO(0) => \toggle_reg[1]_i_32__1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__2_n_0\,
      S(2) => \toggle[1]_i_49__2_n_0\,
      S(1) => \toggle[1]_i_50__2_n_0\,
      S(0) => \toggle[1]_i_51__2_n_0\
    );
\toggle_reg[1]_i_39__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__1_n_0\,
      CO(2) => \toggle_reg[1]_i_39__1_n_1\,
      CO(1) => \toggle_reg[1]_i_39__1_n_2\,
      CO(0) => \toggle_reg[1]_i_39__1_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__2_n_0\,
      DI(2) => \toggle[1]_i_54__1_n_0\,
      DI(1) => \toggle[1]_i_55__2_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__1_n_0\,
      S(2) => \toggle[1]_i_57__1_n_0\,
      S(1) => \toggle[1]_i_58__1_n_0\,
      S(0) => \toggle[1]_i_59__2_n_0\
    );
\toggle_reg[1]_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__2_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__2_n_0\
    );
\toggle_reg[1]_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__1_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__1_n_0\
    );
\toggle_reg[1]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__2_n_0\,
      CO(2) => \toggle_reg[1]_i_6__2_n_1\,
      CO(1) => \toggle_reg[1]_i_6__2_n_2\,
      CO(0) => \toggle_reg[1]_i_6__2_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__1_n_0\,
      DI(2) => \toggle[1]_i_17__2_n_0\,
      DI(1) => \toggle[1]_i_18__2_n_0\,
      DI(0) => \toggle[1]_i_19__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__2_n_0\,
      S(2) => \toggle[1]_i_21__2_n_0\,
      S(1) => \toggle[1]_i_22__2_n_0\,
      S(0) => \toggle[1]_i_23__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_4 is
  port (
    \sprite_multi_color_1_reg[1]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_multi_color_1_reg[0]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[2]\ : out STD_LOGIC;
    \sprite_priority_reg[4]\ : out STD_LOGIC;
    \sprite_priority_reg[3]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[0]_0\ : out STD_LOGIC;
    show_pixel_sprite_4 : out STD_LOGIC;
    \toggle_reg[1]_i_14__2_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__2_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__3_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__3_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \toggle_reg[1]_i_14__2_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_pixel_sprite_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out_rgb[19]_INST_0_i_6\ : in STD_LOGIC;
    out_pixel_sprite_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_6_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_51_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    show_pixel_sprite_3 : in STD_LOGIC;
    show_pixel_sprite_5 : in STD_LOGIC;
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_79\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_31_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_31_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39__2_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14__2_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_4 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_4;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_4 is
  signal out_pixel_sprite_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \out_rgb[19]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^show_pixel_sprite_4\ : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal \^sprite_multi_color_1_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal store_byte021_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__3_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_67\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_71\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__2\ : label is "soft_lutpair236";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__2\ : label is "lutpair9";
  attribute HLUTNM of \toggle[1]_i_47__3\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__3\ : label is "soft_lutpair236";
  attribute HLUTNM of \toggle[1]_i_54__2\ : label is "lutpair8";
  attribute HLUTNM of \toggle[1]_i_55__3\ : label is "lutpair20";
  attribute HLUTNM of \toggle[1]_i_58__2\ : label is "lutpair8";
  attribute HLUTNM of \toggle[1]_i_59__3\ : label is "lutpair20";
begin
  show_pixel_sprite_4 <= \^show_pixel_sprite_4\;
  \sprite_multi_color_1_reg[3]\(2 downto 0) <= \^sprite_multi_color_1_reg[3]\(2 downto 0);
\out_rgb[19]_INST_0_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_67_n_0\,
      I1 => \out_rgb[19]_INST_0_i_51_0\(0),
      I2 => show_pixel_sprite_3,
      O => \sprite_priority_reg[3]\
    );
\out_rgb[19]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001BFFFF001B"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_71_n_0\,
      I1 => \^sprite_multi_color_1_reg[3]\(2),
      I2 => \out_rgb[19]_INST_0_i_6_0\,
      I3 => \out_rgb[19]_INST_0_i_67_n_0\,
      I4 => \out_rgb[19]_INST_0_i_6\,
      I5 => out_pixel_sprite_3(3),
      O => \sprite_priority_reg[4]\
    );
\out_rgb[19]_INST_0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047FFFF0047"
    )
        port map (
      I0 => out_pixel_sprite_5(2),
      I1 => \out_rgb[19]_INST_0_i_71_n_0\,
      I2 => \^sprite_multi_color_1_reg[3]\(1),
      I3 => \out_rgb[19]_INST_0_i_67_n_0\,
      I4 => \out_rgb[19]_INST_0_i_6\,
      I5 => out_pixel_sprite_3(2),
      O => \sprite_multi_color_1_reg[2]\
    );
\out_rgb[19]_INST_0_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047FFFF0047"
    )
        port map (
      I0 => out_pixel_sprite_5(1),
      I1 => \out_rgb[19]_INST_0_i_71_n_0\,
      I2 => \^sprite_multi_color_1_reg[3]\(0),
      I3 => \out_rgb[19]_INST_0_i_67_n_0\,
      I4 => \out_rgb[19]_INST_0_i_6\,
      I5 => out_pixel_sprite_3(1),
      O => \sprite_multi_color_1_reg[1]\
    );
\out_rgb[19]_INST_0_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005350FFFF5350"
    )
        port map (
      I0 => out_pixel_sprite_4(0),
      I1 => out_pixel_sprite_5(0),
      I2 => \^show_pixel_sprite_4\,
      I3 => show_pixel_sprite_5,
      I4 => show_pixel_sprite_3,
      I5 => out_pixel_sprite_3(0),
      O => \sprite_multi_color_1_reg[0]_0\
    );
\out_rgb[19]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047FFFF0047"
    )
        port map (
      I0 => out_pixel_sprite_5(0),
      I1 => \out_rgb[19]_INST_0_i_71_n_0\,
      I2 => out_pixel_sprite_4(0),
      I3 => \out_rgb[19]_INST_0_i_67_n_0\,
      I4 => \out_rgb[19]_INST_0_i_6\,
      I5 => out_pixel_sprite_3(0),
      O => \sprite_multi_color_1_reg[0]\
    );
\out_rgb[19]_INST_0_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \^show_pixel_sprite_4\,
      I1 => \out_rgb[19]_INST_0_i_51_0\(1),
      I2 => \out_rgb[19]_INST_0_i_51_0\(2),
      I3 => show_pixel_sprite_5,
      O => \out_rgb[19]_INST_0_i_67_n_0\
    );
\out_rgb[19]_INST_0_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_51_0\(1),
      I1 => \^show_pixel_sprite_4\,
      O => \out_rgb[19]_INST_0_i_71_n_0\
    );
\out_rgb[19]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31\(3),
      I1 => \out_rgb[19]_INST_0_i_31_0\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_1\(3),
      O => \^sprite_multi_color_1_reg[3]\(2)
    );
\out_rgb[19]_INST_0_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_79\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => \^show_pixel_sprite_4\
    );
\out_rgb[19]_INST_0_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31\(2),
      I1 => \out_rgb[19]_INST_0_i_31_0\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_1\(2),
      O => \^sprite_multi_color_1_reg[3]\(1)
    );
\out_rgb[19]_INST_0_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31\(1),
      I1 => \out_rgb[19]_INST_0_i_31_0\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_1\(1),
      O => \^sprite_multi_color_1_reg[3]\(0)
    );
\out_rgb[19]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31\(0),
      I1 => \out_rgb[19]_INST_0_i_31_0\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_1\(0),
      O => out_pixel_sprite_4(0)
    );
\sprite_data[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte021_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__3_n_0\
    );
\sprite_data[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__3_n_0\
    );
\sprite_data[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__3_n_0\
    );
\sprite_data[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__3_n_0\
    );
\sprite_data[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__3_n_0\
    );
\sprite_data[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__3_n_0\
    );
\sprite_data[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__3_n_0\
    );
\sprite_data[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__3_n_0\
    );
\sprite_data[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__3_n_0\
    );
\sprite_data[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__3_n_0\
    );
\sprite_data[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__3_n_0\
    );
\sprite_data[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte021_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__3_n_0\
    );
\sprite_data[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__3_n_0\
    );
\sprite_data[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__3_n_0\
    );
\sprite_data[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__3_n_0\
    );
\sprite_data[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte021_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__3_n_0\
    );
\sprite_data[23]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte021_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__3_n_0\
    );
\sprite_data[23]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(5),
      I1 => \toggle_reg[1]_i_2__3_0\(4),
      I2 => \sprite_data_reg[0]_1\,
      I3 => \toggle_reg[1]_i_2__3_0\(6),
      O => store_byte021_out
    );
\sprite_data[23]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__3_n_3\,
      I3 => \toggle_reg[1]_i_5__3_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__3_n_0\
    );
\sprite_data[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__3_n_0\
    );
\sprite_data[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__3_n_0\
    );
\sprite_data[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__3_n_0\
    );
\sprite_data[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__3_n_0\
    );
\sprite_data[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__3_n_0\
    );
\sprite_data[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__3_n_0\
    );
\sprite_data[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte021_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__3_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[0]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[10]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[11]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[12]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[13]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[14]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[15]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[16]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[17]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[18]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[19]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[1]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[20]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[21]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[22]_i_1__3_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[23]_i_2__3_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[2]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[3]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[4]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[5]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[6]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[7]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[8]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__3_n_0\,
      D => \sprite_data[9]_i_1__3_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__3_n_3\,
      I4 => \toggle_reg[1]_i_5__3_n_3\,
      O => \toggle[0]_i_1__3_n_0\
    );
\toggle[1]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__3_1\(0),
      I2 => \toggle_reg[1]_i_12__3_0\(7),
      I3 => \toggle[1]_i_38__2_n_0\,
      O => \toggle[1]_i_13__3_n_0\
    );
\toggle[1]_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__2_n_0\
    );
\toggle[1]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_0\(6),
      I1 => \toggle_reg[1]_i_12__3_0\(7),
      I2 => \toggle_reg[1]_i_2__3_0\(7),
      I3 => \toggle_reg[1]_i_2__3_0\(4),
      I4 => \toggle_reg[1]_i_2__3_0\(5),
      I5 => \toggle_reg[1]_i_2__3_0\(6),
      O => \toggle[1]_i_16__2_n_0\
    );
\toggle[1]_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_0\(4),
      I1 => \toggle_reg[1]_i_2__3_0\(4),
      I2 => \toggle_reg[1]_i_2__3_0\(5),
      I3 => \toggle_reg[1]_i_12__3_0\(5),
      O => \toggle[1]_i_17__3_n_0\
    );
\toggle[1]_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(2),
      I1 => \toggle_reg[1]_i_12__3_0\(2),
      I2 => \toggle_reg[1]_i_12__3_0\(3),
      I3 => \toggle_reg[1]_i_2__3_0\(3),
      O => \toggle[1]_i_18__3_n_0\
    );
\toggle[1]_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(0),
      I1 => \toggle_reg[1]_i_12__3_0\(0),
      I2 => \toggle_reg[1]_i_12__3_0\(1),
      I3 => \toggle_reg[1]_i_2__3_0\(1),
      O => \toggle[1]_i_19__3_n_0\
    );
\toggle[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__3_n_3\,
      I5 => \toggle_reg[1]_i_5__3_n_3\,
      O => \toggle[1]_i_1__3_n_0\
    );
\toggle[1]_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_0\(6),
      I1 => \toggle_reg[1]_i_2__3_0\(7),
      I2 => \toggle_reg[1]_i_2__3_0\(4),
      I3 => \toggle_reg[1]_i_2__3_0\(5),
      I4 => \toggle_reg[1]_i_2__3_0\(6),
      I5 => \toggle_reg[1]_i_12__3_0\(7),
      O => \toggle[1]_i_20__3_n_0\
    );
\toggle[1]_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_0\(4),
      I1 => \toggle_reg[1]_i_2__3_0\(4),
      I2 => \toggle_reg[1]_i_2__3_0\(5),
      I3 => \toggle_reg[1]_i_12__3_0\(5),
      O => \toggle[1]_i_21__3_n_0\
    );
\toggle[1]_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(2),
      I1 => \toggle_reg[1]_i_12__3_0\(2),
      I2 => \toggle_reg[1]_i_2__3_0\(3),
      I3 => \toggle_reg[1]_i_12__3_0\(3),
      O => \toggle[1]_i_22__3_n_0\
    );
\toggle[1]_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(0),
      I1 => \toggle_reg[1]_i_12__3_0\(0),
      I2 => \toggle_reg[1]_i_2__3_0\(1),
      I3 => \toggle_reg[1]_i_12__3_0\(1),
      O => \toggle[1]_i_23__3_n_0\
    );
\toggle[1]_i_33__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(4),
      O => \toggle[1]_i_33__4_n_0\
    );
\toggle[1]_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_1\,
      I1 => \toggle_reg[1]_i_12__3_0\(7),
      I2 => \toggle_reg[1]_i_12__3_0\(6),
      I3 => \toggle[1]_i_52__3_n_0\,
      I4 => \toggle_reg[1]_i_12__3_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__2_n_0\
    );
\toggle[1]_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_2\,
      I1 => \toggle_reg[1]_i_12__3_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__3_0\(5),
      I4 => \toggle_reg[1]_i_12__3_0\(4),
      I5 => \toggle_reg[1]_i_12__3_0\(3),
      O => \toggle[1]_i_35__2_n_0\
    );
\toggle[1]_i_36__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(5),
      I1 => \toggle_reg[1]_i_2__3_0\(4),
      I2 => \toggle_reg[1]_i_12__3_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__3_0\(3),
      I5 => \toggle_reg[1]_i_12__3_0\(4),
      O => \toggle[1]_i_36__3_n_0\
    );
\toggle[1]_i_37__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(4),
      I1 => \toggle_reg[1]_i_12__3_0\(4),
      I2 => \toggle_reg[1]_i_12__3_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__3_n_0\
    );
\toggle[1]_i_38__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__3_0\(6),
      I1 => \toggle_reg[1]_i_12__3_0\(3),
      I2 => \toggle_reg[1]_i_12__3_0\(4),
      I3 => \toggle_reg[1]_i_12__3_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__2_n_0\
    );
\toggle[1]_i_40__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__2_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__3_n_0\
    );
\toggle[1]_i_41__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__2_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__2_0\,
      O => \toggle[1]_i_41__2_n_0\
    );
\toggle[1]_i_42__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__2_0\(0),
      I2 => \toggle_reg[1]_i_14__2_3\,
      O => \toggle[1]_i_42__2_n_0\
    );
\toggle[1]_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__2_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14__2_2\(2),
      I3 => \toggle_reg[1]_i_14__2_2\(1),
      I4 => \toggle_reg[1]_i_14__2_2\(0),
      I5 => \toggle_reg[1]_i_14__2_2\(3),
      O => \toggle[1]_i_43__2_n_0\
    );
\toggle[1]_i_44__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__2_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__3_n_0\
    );
\toggle[1]_i_45__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__2_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__2_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__2_1\,
      O => \toggle[1]_i_45__2_n_0\
    );
\toggle[1]_i_46__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__2_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__2_0\(0),
      I3 => \toggle_reg[1]_i_14__2_0\,
      O => \toggle[1]_i_46__2_n_0\
    );
\toggle[1]_i_47__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__2_0\(0),
      I2 => \toggle_reg[1]_i_14__2_3\,
      I3 => \toggle[1]_i_43__2_n_0\,
      O => \toggle[1]_i_47__3_n_0\
    );
\toggle[1]_i_48__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__3_0\(3),
      O => \toggle[1]_i_48__3_n_0\
    );
\toggle[1]_i_49__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(2),
      I1 => \toggle_reg[1]_i_12__3_0\(2),
      O => \toggle[1]_i_49__3_n_0\
    );
\toggle[1]_i_50__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(1),
      I1 => \toggle_reg[1]_i_12__3_0\(1),
      O => \toggle[1]_i_50__3_n_0\
    );
\toggle[1]_i_51__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(0),
      I1 => \toggle_reg[1]_i_12__3_0\(0),
      O => \toggle[1]_i_51__3_n_0\
    );
\toggle[1]_i_52__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__3_0\(3),
      I2 => \toggle_reg[1]_i_12__3_0\(4),
      O => \toggle[1]_i_52__3_n_0\
    );
\toggle[1]_i_53__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__2_0\(0),
      I2 => \toggle_reg[1]_i_14__2_2\(0),
      I3 => \toggle_reg[1]_i_14__2_2\(1),
      I4 => \toggle_reg[1]_i_14__2_2\(2),
      O => \toggle[1]_i_53__3_n_0\
    );
\toggle[1]_i_54__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__2_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__2_2\(1),
      I3 => \toggle_reg[1]_i_14__2_2\(0),
      O => \toggle[1]_i_54__2_n_0\
    );
\toggle[1]_i_55__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__2_0\(0),
      I2 => \toggle_reg[1]_i_14__2_2\(0),
      O => \toggle[1]_i_55__3_n_0\
    );
\toggle[1]_i_56__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__3_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__2_0\(0),
      I3 => \toggle_reg[1]_i_39__2_1\,
      O => \toggle[1]_i_56__2_n_0\
    );
\toggle[1]_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__2_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__2_0\(0),
      I3 => \toggle_reg[1]_i_14__2_2\(2),
      I4 => \toggle_reg[1]_i_14__2_2\(1),
      I5 => \toggle_reg[1]_i_14__2_2\(0),
      O => \toggle[1]_i_57__2_n_0\
    );
\toggle[1]_i_58__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__2_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__2_2\(1),
      I3 => \toggle_reg[1]_i_14__2_2\(0),
      I4 => \toggle[1]_i_55__3_n_0\,
      O => \toggle[1]_i_58__2_n_0\
    );
\toggle[1]_i_59__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__2_0\(0),
      I2 => \toggle_reg[1]_i_14__2_2\(0),
      O => \toggle[1]_i_59__3_n_0\
    );
\toggle[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_0\(4),
      I1 => \toggle_reg[1]_i_2__3_0\(5),
      I2 => \toggle_reg[1]_i_2__3_0\(6),
      I3 => \toggle_reg[1]_i_2__3_0\(7),
      I4 => \toggle_reg[1]_i_2__3_0\(8),
      I5 => \toggle_reg[1]_i_2__3_1\(0),
      O => \toggle[1]_i_7__2_n_0\
    );
\toggle[1]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__3_1\(0),
      I1 => \toggle_reg[1]_i_2__3_0\(4),
      I2 => \toggle_reg[1]_i_2__3_0\(5),
      I3 => \toggle_reg[1]_i_2__3_0\(6),
      I4 => \toggle_reg[1]_i_2__3_0\(7),
      I5 => \toggle_reg[1]_i_2__3_0\(8),
      O => \toggle[1]_i_8__3_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__3_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__3_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__2_n_0\,
      CO(3) => \toggle_reg[1]_i_12__3_n_0\,
      CO(2) => \toggle_reg[1]_i_12__3_n_1\,
      CO(1) => \toggle_reg[1]_i_12__3_n_2\,
      CO(0) => \toggle_reg[1]_i_12__3_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__3_1\,
      DI(2) => \toggle_reg[1]_i_12__3_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__2_n_0\,
      S(2) => \toggle[1]_i_35__2_n_0\,
      S(1) => \toggle[1]_i_36__3_n_0\,
      S(0) => \toggle[1]_i_37__3_n_0\
    );
\toggle_reg[1]_i_14__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__2_n_0\,
      CO(3) => \toggle_reg[1]_i_14__2_n_0\,
      CO(2) => \toggle_reg[1]_i_14__2_n_1\,
      CO(1) => \toggle_reg[1]_i_14__2_n_2\,
      CO(0) => \toggle_reg[1]_i_14__2_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__3_n_0\,
      DI(2) => \toggle[1]_i_41__2_n_0\,
      DI(1) => \toggle[1]_i_42__2_n_0\,
      DI(0) => \toggle[1]_i_43__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__3_n_0\,
      S(2) => \toggle[1]_i_45__2_n_0\,
      S(1) => \toggle[1]_i_46__2_n_0\,
      S(0) => \toggle[1]_i_47__3_n_0\
    );
\toggle_reg[1]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__3_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__3_n_0\
    );
\toggle_reg[1]_i_32__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__2_n_0\,
      CO(2) => \toggle_reg[1]_i_32__2_n_1\,
      CO(1) => \toggle_reg[1]_i_32__2_n_2\,
      CO(0) => \toggle_reg[1]_i_32__2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__3_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__3_n_0\,
      S(2) => \toggle[1]_i_49__3_n_0\,
      S(1) => \toggle[1]_i_50__3_n_0\,
      S(0) => \toggle[1]_i_51__3_n_0\
    );
\toggle_reg[1]_i_39__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__2_n_0\,
      CO(2) => \toggle_reg[1]_i_39__2_n_1\,
      CO(1) => \toggle_reg[1]_i_39__2_n_2\,
      CO(0) => \toggle_reg[1]_i_39__2_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__3_n_0\,
      DI(2) => \toggle[1]_i_54__2_n_0\,
      DI(1) => \toggle[1]_i_55__3_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__2_n_0\,
      S(2) => \toggle[1]_i_57__2_n_0\,
      S(1) => \toggle[1]_i_58__2_n_0\,
      S(0) => \toggle[1]_i_59__3_n_0\
    );
\toggle_reg[1]_i_4__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__3_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__3_n_0\
    );
\toggle_reg[1]_i_5__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__2_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__2_n_0\
    );
\toggle_reg[1]_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__3_n_0\,
      CO(2) => \toggle_reg[1]_i_6__3_n_1\,
      CO(1) => \toggle_reg[1]_i_6__3_n_2\,
      CO(0) => \toggle_reg[1]_i_6__3_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__2_n_0\,
      DI(2) => \toggle[1]_i_17__3_n_0\,
      DI(1) => \toggle[1]_i_18__3_n_0\,
      DI(0) => \toggle[1]_i_19__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__3_n_0\,
      S(2) => \toggle[1]_i_21__3_n_0\,
      S(1) => \toggle[1]_i_22__3_n_0\,
      S(0) => \toggle[1]_i_23__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_5 is
  port (
    \sprite_enabled_reg[5]\ : out STD_LOGIC;
    show_pixel_sprite_5 : out STD_LOGIC;
    \sprite_priority_reg[5]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_multi_color_1_reg[3]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[2]_0\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[1]\ : out STD_LOGIC;
    \toggle_reg[1]_i_14__3_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__3_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__4_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__4_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__4_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    show_pixel_sprite_4 : in STD_LOGIC;
    show_pixel_sprite_3 : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__3_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_pixel_sprite_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_67\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_31_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_31_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_31_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39__3_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14__3_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_5 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_5;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_5 is
  signal out_pixel_sprite_5 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^show_pixel_sprite_5\ : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__4_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal \^sprite_multi_color_1_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal store_byte019_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__4_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_73\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_79\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__3\ : label is "soft_lutpair239";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__3\ : label is "lutpair11";
  attribute HLUTNM of \toggle[1]_i_47__4\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__4\ : label is "soft_lutpair239";
  attribute HLUTNM of \toggle[1]_i_54__3\ : label is "lutpair10";
  attribute HLUTNM of \toggle[1]_i_55__4\ : label is "lutpair21";
  attribute HLUTNM of \toggle[1]_i_58__3\ : label is "lutpair10";
  attribute HLUTNM of \toggle[1]_i_59__4\ : label is "lutpair21";
begin
  show_pixel_sprite_5 <= \^show_pixel_sprite_5\;
  \sprite_multi_color_1_reg[2]\(2 downto 0) <= \^sprite_multi_color_1_reg[2]\(2 downto 0);
\out_rgb[19]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003530FFFF3530"
    )
        port map (
      I0 => out_pixel_sprite_5(3),
      I1 => \out_rgb[19]_INST_0_i_7\(2),
      I2 => show_pixel_sprite_4,
      I3 => \^show_pixel_sprite_5\,
      I4 => show_pixel_sprite_3,
      I5 => out_pixel_sprite_3(2),
      O => \sprite_multi_color_1_reg[3]\
    );
\out_rgb[19]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003530FFFF3530"
    )
        port map (
      I0 => \^sprite_multi_color_1_reg[2]\(2),
      I1 => \out_rgb[19]_INST_0_i_7\(1),
      I2 => show_pixel_sprite_4,
      I3 => \^show_pixel_sprite_5\,
      I4 => show_pixel_sprite_3,
      I5 => out_pixel_sprite_3(1),
      O => \sprite_multi_color_1_reg[2]_0\
    );
\out_rgb[19]_INST_0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003530FFFF3530"
    )
        port map (
      I0 => \^sprite_multi_color_1_reg[2]\(1),
      I1 => \out_rgb[19]_INST_0_i_7\(0),
      I2 => show_pixel_sprite_4,
      I3 => \^show_pixel_sprite_5\,
      I4 => show_pixel_sprite_3,
      I5 => out_pixel_sprite_3(0),
      O => \sprite_multi_color_1_reg[1]\
    );
\out_rgb[19]_INST_0_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^show_pixel_sprite_5\,
      I1 => out_pixel_sprite_5(3),
      I2 => \out_rgb[19]_INST_0_i_29\(0),
      O => \sprite_priority_reg[5]\
    );
\out_rgb[19]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31_0\(3),
      I1 => \out_rgb[19]_INST_0_i_31_1\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_2\(3),
      O => out_pixel_sprite_5(3)
    );
\out_rgb[19]_INST_0_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_67\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => \^show_pixel_sprite_5\
    );
\out_rgb[19]_INST_0_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^show_pixel_sprite_5\,
      I1 => show_pixel_sprite_4,
      I2 => show_pixel_sprite_3,
      O => \sprite_enabled_reg[5]\
    );
\out_rgb[19]_INST_0_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31_0\(2),
      I1 => \out_rgb[19]_INST_0_i_31_1\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_2\(2),
      O => \^sprite_multi_color_1_reg[2]\(2)
    );
\out_rgb[19]_INST_0_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31_0\(1),
      I1 => \out_rgb[19]_INST_0_i_31_1\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_2\(1),
      O => \^sprite_multi_color_1_reg[2]\(1)
    );
\out_rgb[19]_INST_0_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_31_0\(0),
      I1 => \out_rgb[19]_INST_0_i_31_1\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_31_2\(0),
      O => \^sprite_multi_color_1_reg[2]\(0)
    );
\sprite_data[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte019_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__4_n_0\
    );
\sprite_data[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__4_n_0\
    );
\sprite_data[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__4_n_0\
    );
\sprite_data[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__4_n_0\
    );
\sprite_data[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__4_n_0\
    );
\sprite_data[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__4_n_0\
    );
\sprite_data[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__4_n_0\
    );
\sprite_data[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__4_n_0\
    );
\sprite_data[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__4_n_0\
    );
\sprite_data[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__4_n_0\
    );
\sprite_data[19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__4_n_0\
    );
\sprite_data[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte019_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__4_n_0\
    );
\sprite_data[20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__4_n_0\
    );
\sprite_data[21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__4_n_0\
    );
\sprite_data[22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__4_n_0\
    );
\sprite_data[23]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte019_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__4_n_0\
    );
\sprite_data[23]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte019_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__4_n_0\
    );
\sprite_data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(5),
      I1 => \toggle_reg[1]_i_2__4_0\(4),
      I2 => \toggle_reg[1]_i_2__4_0\(6),
      I3 => \sprite_data_reg[0]_1\,
      O => store_byte019_out
    );
\sprite_data[23]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__4_n_3\,
      I3 => \toggle_reg[1]_i_5__4_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__4_n_0\
    );
\sprite_data[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__4_n_0\
    );
\sprite_data[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__4_n_0\
    );
\sprite_data[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__4_n_0\
    );
\sprite_data[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__4_n_0\
    );
\sprite_data[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__4_n_0\
    );
\sprite_data[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__4_n_0\
    );
\sprite_data[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte019_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__4_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[0]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[10]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[11]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[12]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[13]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[14]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[15]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[16]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[17]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[18]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[19]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[1]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[20]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[21]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[22]_i_1__4_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[23]_i_2__4_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[2]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[3]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[4]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[5]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[6]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[7]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[8]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__4_n_0\,
      D => \sprite_data[9]_i_1__4_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__4_n_3\,
      I4 => \toggle_reg[1]_i_5__4_n_3\,
      O => \toggle[0]_i_1__4_n_0\
    );
\toggle[1]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__4_1\(0),
      I2 => \toggle_reg[1]_i_12__4_0\(7),
      I3 => \toggle[1]_i_38__3_n_0\,
      O => \toggle[1]_i_13__4_n_0\
    );
\toggle[1]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__3_n_0\
    );
\toggle[1]_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_0\(6),
      I1 => \toggle_reg[1]_i_12__4_0\(7),
      I2 => \toggle_reg[1]_i_2__4_0\(7),
      I3 => \toggle_reg[1]_i_2__4_0\(4),
      I4 => \toggle_reg[1]_i_2__4_0\(5),
      I5 => \toggle_reg[1]_i_2__4_0\(6),
      O => \toggle[1]_i_16__3_n_0\
    );
\toggle[1]_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_0\(4),
      I1 => \toggle_reg[1]_i_2__4_0\(4),
      I2 => \toggle_reg[1]_i_2__4_0\(5),
      I3 => \toggle_reg[1]_i_12__4_0\(5),
      O => \toggle[1]_i_17__4_n_0\
    );
\toggle[1]_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(2),
      I1 => \toggle_reg[1]_i_12__4_0\(2),
      I2 => \toggle_reg[1]_i_12__4_0\(3),
      I3 => \toggle_reg[1]_i_2__4_0\(3),
      O => \toggle[1]_i_18__4_n_0\
    );
\toggle[1]_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(0),
      I1 => \toggle_reg[1]_i_12__4_0\(0),
      I2 => \toggle_reg[1]_i_12__4_0\(1),
      I3 => \toggle_reg[1]_i_2__4_0\(1),
      O => \toggle[1]_i_19__4_n_0\
    );
\toggle[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__4_n_3\,
      I5 => \toggle_reg[1]_i_5__4_n_3\,
      O => \toggle[1]_i_1__4_n_0\
    );
\toggle[1]_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_0\(6),
      I1 => \toggle_reg[1]_i_2__4_0\(7),
      I2 => \toggle_reg[1]_i_2__4_0\(4),
      I3 => \toggle_reg[1]_i_2__4_0\(5),
      I4 => \toggle_reg[1]_i_2__4_0\(6),
      I5 => \toggle_reg[1]_i_12__4_0\(7),
      O => \toggle[1]_i_20__4_n_0\
    );
\toggle[1]_i_21__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_0\(4),
      I1 => \toggle_reg[1]_i_2__4_0\(4),
      I2 => \toggle_reg[1]_i_2__4_0\(5),
      I3 => \toggle_reg[1]_i_12__4_0\(5),
      O => \toggle[1]_i_21__4_n_0\
    );
\toggle[1]_i_22__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(2),
      I1 => \toggle_reg[1]_i_12__4_0\(2),
      I2 => \toggle_reg[1]_i_2__4_0\(3),
      I3 => \toggle_reg[1]_i_12__4_0\(3),
      O => \toggle[1]_i_22__4_n_0\
    );
\toggle[1]_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(0),
      I1 => \toggle_reg[1]_i_12__4_0\(0),
      I2 => \toggle_reg[1]_i_2__4_0\(1),
      I3 => \toggle_reg[1]_i_12__4_0\(1),
      O => \toggle[1]_i_23__4_n_0\
    );
\toggle[1]_i_33__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(4),
      O => \toggle[1]_i_33__5_n_0\
    );
\toggle[1]_i_34__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_1\,
      I1 => \toggle_reg[1]_i_12__4_0\(7),
      I2 => \toggle_reg[1]_i_12__4_0\(6),
      I3 => \toggle[1]_i_52__4_n_0\,
      I4 => \toggle_reg[1]_i_12__4_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__3_n_0\
    );
\toggle[1]_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_2\,
      I1 => \toggle_reg[1]_i_12__4_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__4_0\(5),
      I4 => \toggle_reg[1]_i_12__4_0\(4),
      I5 => \toggle_reg[1]_i_12__4_0\(3),
      O => \toggle[1]_i_35__3_n_0\
    );
\toggle[1]_i_36__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(5),
      I1 => \toggle_reg[1]_i_2__4_0\(4),
      I2 => \toggle_reg[1]_i_12__4_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__4_0\(3),
      I5 => \toggle_reg[1]_i_12__4_0\(4),
      O => \toggle[1]_i_36__4_n_0\
    );
\toggle[1]_i_37__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(4),
      I1 => \toggle_reg[1]_i_12__4_0\(4),
      I2 => \toggle_reg[1]_i_12__4_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__4_n_0\
    );
\toggle[1]_i_38__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__4_0\(6),
      I1 => \toggle_reg[1]_i_12__4_0\(3),
      I2 => \toggle_reg[1]_i_12__4_0\(4),
      I3 => \toggle_reg[1]_i_12__4_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__3_n_0\
    );
\toggle[1]_i_40__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__3_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__4_n_0\
    );
\toggle[1]_i_41__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__3_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__3_0\,
      O => \toggle[1]_i_41__3_n_0\
    );
\toggle[1]_i_42__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__3_0\(0),
      I2 => \toggle_reg[1]_i_14__3_3\,
      O => \toggle[1]_i_42__3_n_0\
    );
\toggle[1]_i_43__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__3_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14__3_2\(2),
      I3 => \toggle_reg[1]_i_14__3_2\(1),
      I4 => \toggle_reg[1]_i_14__3_2\(0),
      I5 => \toggle_reg[1]_i_14__3_2\(3),
      O => \toggle[1]_i_43__3_n_0\
    );
\toggle[1]_i_44__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__3_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__2_n_0\
    );
\toggle[1]_i_45__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__3_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__3_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__3_1\,
      O => \toggle[1]_i_45__3_n_0\
    );
\toggle[1]_i_46__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__3_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__3_0\(0),
      I3 => \toggle_reg[1]_i_14__3_0\,
      O => \toggle[1]_i_46__3_n_0\
    );
\toggle[1]_i_47__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__3_0\(0),
      I2 => \toggle_reg[1]_i_14__3_3\,
      I3 => \toggle[1]_i_43__3_n_0\,
      O => \toggle[1]_i_47__4_n_0\
    );
\toggle[1]_i_48__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__4_0\(3),
      O => \toggle[1]_i_48__4_n_0\
    );
\toggle[1]_i_49__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(2),
      I1 => \toggle_reg[1]_i_12__4_0\(2),
      O => \toggle[1]_i_49__4_n_0\
    );
\toggle[1]_i_50__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(1),
      I1 => \toggle_reg[1]_i_12__4_0\(1),
      O => \toggle[1]_i_50__4_n_0\
    );
\toggle[1]_i_51__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(0),
      I1 => \toggle_reg[1]_i_12__4_0\(0),
      O => \toggle[1]_i_51__4_n_0\
    );
\toggle[1]_i_52__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__4_0\(3),
      I2 => \toggle_reg[1]_i_12__4_0\(4),
      O => \toggle[1]_i_52__4_n_0\
    );
\toggle[1]_i_53__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__3_0\(0),
      I2 => \toggle_reg[1]_i_14__3_2\(0),
      I3 => \toggle_reg[1]_i_14__3_2\(1),
      I4 => \toggle_reg[1]_i_14__3_2\(2),
      O => \toggle[1]_i_53__4_n_0\
    );
\toggle[1]_i_54__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__3_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__3_2\(1),
      I3 => \toggle_reg[1]_i_14__3_2\(0),
      O => \toggle[1]_i_54__3_n_0\
    );
\toggle[1]_i_55__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__3_0\(0),
      I2 => \toggle_reg[1]_i_14__3_2\(0),
      O => \toggle[1]_i_55__4_n_0\
    );
\toggle[1]_i_56__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__4_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__3_0\(0),
      I3 => \toggle_reg[1]_i_39__3_1\,
      O => \toggle[1]_i_56__3_n_0\
    );
\toggle[1]_i_57__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__3_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__3_0\(0),
      I3 => \toggle_reg[1]_i_14__3_2\(2),
      I4 => \toggle_reg[1]_i_14__3_2\(1),
      I5 => \toggle_reg[1]_i_14__3_2\(0),
      O => \toggle[1]_i_57__3_n_0\
    );
\toggle[1]_i_58__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__3_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__3_2\(1),
      I3 => \toggle_reg[1]_i_14__3_2\(0),
      I4 => \toggle[1]_i_55__4_n_0\,
      O => \toggle[1]_i_58__3_n_0\
    );
\toggle[1]_i_59__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__3_0\(0),
      I2 => \toggle_reg[1]_i_14__3_2\(0),
      O => \toggle[1]_i_59__4_n_0\
    );
\toggle[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_0\(4),
      I1 => \toggle_reg[1]_i_2__4_0\(5),
      I2 => \toggle_reg[1]_i_2__4_0\(6),
      I3 => \toggle_reg[1]_i_2__4_0\(7),
      I4 => \toggle_reg[1]_i_2__4_0\(8),
      I5 => \toggle_reg[1]_i_2__4_1\(0),
      O => \toggle[1]_i_7__1_n_0\
    );
\toggle[1]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__4_1\(0),
      I1 => \toggle_reg[1]_i_2__4_0\(4),
      I2 => \toggle_reg[1]_i_2__4_0\(5),
      I3 => \toggle_reg[1]_i_2__4_0\(6),
      I4 => \toggle_reg[1]_i_2__4_0\(7),
      I5 => \toggle_reg[1]_i_2__4_0\(8),
      O => \toggle[1]_i_8__4_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__4_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__4_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__3_n_0\,
      CO(3) => \toggle_reg[1]_i_12__4_n_0\,
      CO(2) => \toggle_reg[1]_i_12__4_n_1\,
      CO(1) => \toggle_reg[1]_i_12__4_n_2\,
      CO(0) => \toggle_reg[1]_i_12__4_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__4_1\,
      DI(2) => \toggle_reg[1]_i_12__4_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__3_n_0\,
      S(2) => \toggle[1]_i_35__3_n_0\,
      S(1) => \toggle[1]_i_36__4_n_0\,
      S(0) => \toggle[1]_i_37__4_n_0\
    );
\toggle_reg[1]_i_14__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__3_n_0\,
      CO(3) => \toggle_reg[1]_i_14__3_n_0\,
      CO(2) => \toggle_reg[1]_i_14__3_n_1\,
      CO(1) => \toggle_reg[1]_i_14__3_n_2\,
      CO(0) => \toggle_reg[1]_i_14__3_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__4_n_0\,
      DI(2) => \toggle[1]_i_41__3_n_0\,
      DI(1) => \toggle[1]_i_42__3_n_0\,
      DI(0) => \toggle[1]_i_43__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__2_n_0\,
      S(2) => \toggle[1]_i_45__3_n_0\,
      S(1) => \toggle[1]_i_46__3_n_0\,
      S(0) => \toggle[1]_i_47__4_n_0\
    );
\toggle_reg[1]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__4_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__4_n_0\
    );
\toggle_reg[1]_i_32__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__3_n_0\,
      CO(2) => \toggle_reg[1]_i_32__3_n_1\,
      CO(1) => \toggle_reg[1]_i_32__3_n_2\,
      CO(0) => \toggle_reg[1]_i_32__3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__4_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__4_n_0\,
      S(2) => \toggle[1]_i_49__4_n_0\,
      S(1) => \toggle[1]_i_50__4_n_0\,
      S(0) => \toggle[1]_i_51__4_n_0\
    );
\toggle_reg[1]_i_39__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__3_n_0\,
      CO(2) => \toggle_reg[1]_i_39__3_n_1\,
      CO(1) => \toggle_reg[1]_i_39__3_n_2\,
      CO(0) => \toggle_reg[1]_i_39__3_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__4_n_0\,
      DI(2) => \toggle[1]_i_54__3_n_0\,
      DI(1) => \toggle[1]_i_55__4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__3_n_0\,
      S(2) => \toggle[1]_i_57__3_n_0\,
      S(1) => \toggle[1]_i_58__3_n_0\,
      S(0) => \toggle[1]_i_59__4_n_0\
    );
\toggle_reg[1]_i_4__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__4_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__4_n_0\
    );
\toggle_reg[1]_i_5__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__3_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__3_n_0\
    );
\toggle_reg[1]_i_6__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__4_n_0\,
      CO(2) => \toggle_reg[1]_i_6__4_n_1\,
      CO(1) => \toggle_reg[1]_i_6__4_n_2\,
      CO(0) => \toggle_reg[1]_i_6__4_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__3_n_0\,
      DI(2) => \toggle[1]_i_17__4_n_0\,
      DI(1) => \toggle[1]_i_18__4_n_0\,
      DI(0) => \toggle[1]_i_19__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__4_n_0\,
      S(2) => \toggle[1]_i_21__4_n_0\,
      S(1) => \toggle[1]_i_22__4_n_0\,
      S(0) => \toggle[1]_i_23__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_6 is
  port (
    \sprite_priority_reg[6]\ : out STD_LOGIC;
    \sprite_priority_reg[6]_0\ : out STD_LOGIC;
    out_pixel_sprite_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sprite_priority_reg[6]_1\ : out STD_LOGIC;
    \sprite_priority_reg[6]_2\ : out STD_LOGIC;
    \sprite_priority_reg[6]_3\ : out STD_LOGIC;
    show_pixel_sprite_6 : out STD_LOGIC;
    \toggle_reg[1]_i_14__4_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__4_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__5_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[0]_0\ : in STD_LOGIC;
    \toggle_reg[1]_i_2__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_12__5_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_12__5_2\ : in STD_LOGIC;
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \toggle_reg[1]_i_14__4_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_3\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_1_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_2\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_2_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_4\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_4_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_3_2\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_32\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_rgb[19]_INST_0_i_32_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_32_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_32_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    raster_x_pos : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_39__4_1\ : in STD_LOGIC;
    \toggle_reg[1]_i_14__4_3\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_6 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_6;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_6 is
  signal \^out_pixel_sprite_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^show_pixel_sprite_6\ : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__5_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal \^sprite_priority_reg[6]_0\ : STD_LOGIC;
  signal store_byte017_out : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_33__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__5_n_3\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__4\ : label is "soft_lutpair243";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__4\ : label is "lutpair13";
  attribute HLUTNM of \toggle[1]_i_47__5\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__5\ : label is "soft_lutpair243";
  attribute HLUTNM of \toggle[1]_i_54__4\ : label is "lutpair12";
  attribute HLUTNM of \toggle[1]_i_55__5\ : label is "lutpair22";
  attribute HLUTNM of \toggle[1]_i_58__4\ : label is "lutpair12";
  attribute HLUTNM of \toggle[1]_i_59__5\ : label is "lutpair22";
begin
  out_pixel_sprite_6(3 downto 0) <= \^out_pixel_sprite_6\(3 downto 0);
  show_pixel_sprite_6 <= \^show_pixel_sprite_6\;
  \sprite_priority_reg[6]_0\ <= \^sprite_priority_reg[6]_0\;
\out_rgb[19]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8F"
    )
        port map (
      I0 => \^sprite_priority_reg[6]_0\,
      I1 => \^out_pixel_sprite_6\(2),
      I2 => \out_rgb[19]_INST_0_i_3\,
      I3 => \out_rgb[19]_INST_0_i_2\,
      I4 => \out_rgb[19]_INST_0_i_2_0\,
      I5 => \out_rgb[19]_INST_0_i_3_0\,
      O => \sprite_priority_reg[6]_1\
    );
\out_rgb[19]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8F"
    )
        port map (
      I0 => \^sprite_priority_reg[6]_0\,
      I1 => \^out_pixel_sprite_6\(1),
      I2 => \out_rgb[19]_INST_0_i_3\,
      I3 => \out_rgb[19]_INST_0_i_3_1\,
      I4 => \out_rgb[19]_INST_0_i_3_2\,
      I5 => \out_rgb[19]_INST_0_i_3_0\,
      O => \sprite_priority_reg[6]_3\
    );
\out_rgb[19]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8F"
    )
        port map (
      I0 => \^sprite_priority_reg[6]_0\,
      I1 => \^out_pixel_sprite_6\(0),
      I2 => \out_rgb[19]_INST_0_i_3\,
      I3 => \out_rgb[19]_INST_0_i_4\,
      I4 => \out_rgb[19]_INST_0_i_4_0\,
      I5 => \out_rgb[19]_INST_0_i_3_0\,
      O => \sprite_priority_reg[6]_2\
    );
\out_rgb[19]_INST_0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^show_pixel_sprite_6\,
      I1 => \out_rgb[19]_INST_0_i_8\(0),
      O => \^sprite_priority_reg[6]_0\
    );
\out_rgb[19]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(3),
      I1 => \out_rgb[19]_INST_0_i_32_1\(3),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(3),
      O => \^out_pixel_sprite_6\(3)
    );
\out_rgb[19]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(2),
      I1 => \out_rgb[19]_INST_0_i_32_1\(2),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(2),
      O => \^out_pixel_sprite_6\(2)
    );
\out_rgb[19]_INST_0_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(1),
      I1 => \out_rgb[19]_INST_0_i_32_1\(1),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(1),
      O => \^out_pixel_sprite_6\(1)
    );
\out_rgb[19]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(0),
      I1 => \out_rgb[19]_INST_0_i_32_1\(0),
      I2 => p_0_in(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(0),
      O => \^out_pixel_sprite_6\(0)
    );
\out_rgb[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF8F"
    )
        port map (
      I0 => \^sprite_priority_reg[6]_0\,
      I1 => \^out_pixel_sprite_6\(3),
      I2 => \out_rgb[19]_INST_0_i_3\,
      I3 => \out_rgb[19]_INST_0_i_1\,
      I4 => \out_rgb[19]_INST_0_i_1_0\,
      I5 => \out_rgb[19]_INST_0_i_3_0\,
      O => \sprite_priority_reg[6]\
    );
\out_rgb[19]_INST_0_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32\(0),
      I1 => p_0_in(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in(1),
      I4 => p_6_in,
      O => \^show_pixel_sprite_6\
    );
\sprite_data[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte017_out,
      I1 => p_0_out(0),
      O => \sprite_data[0]_i_1__5_n_0\
    );
\sprite_data[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__5_n_0\
    );
\sprite_data[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__5_n_0\
    );
\sprite_data[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__5_n_0\
    );
\sprite_data[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__5_n_0\
    );
\sprite_data[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__5_n_0\
    );
\sprite_data[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__5_n_0\
    );
\sprite_data[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__5_n_0\
    );
\sprite_data[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__5_n_0\
    );
\sprite_data[18]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__5_n_0\
    );
\sprite_data[19]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__5_n_0\
    );
\sprite_data[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => store_byte017_out,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__5_n_0\
    );
\sprite_data[20]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__5_n_0\
    );
\sprite_data[21]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__5_n_0\
    );
\sprite_data[22]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__5_n_0\
    );
\sprite_data[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte017_out,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__5_n_0\
    );
\sprite_data[23]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte017_out,
      I2 => p_0_in(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__5_n_0\
    );
\sprite_data[23]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(5),
      I1 => \toggle_reg[1]_i_2__5_0\(4),
      I2 => \toggle_reg[1]_i_2__5_0\(6),
      I3 => \sprite_data_reg[0]_1\,
      O => store_byte017_out
    );
\sprite_data[23]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__5_n_3\,
      I3 => \toggle_reg[1]_i_5__5_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__5_n_0\
    );
\sprite_data[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__5_n_0\
    );
\sprite_data[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__5_n_0\
    );
\sprite_data[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__5_n_0\
    );
\sprite_data[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__5_n_0\
    );
\sprite_data[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__5_n_0\
    );
\sprite_data[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__5_n_0\
    );
\sprite_data[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte017_out,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__5_n_0\
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[0]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[10]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[11]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[12]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[13]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[14]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[15]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[16]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[17]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[18]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[19]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[1]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[20]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[21]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[22]_i_1__5_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[23]_i_2__5_n_0\,
      Q => p_0_in(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[2]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[3]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[4]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[5]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[6]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[7]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[8]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__5_n_0\,
      D => \sprite_data[9]_i_1__5_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__5_n_3\,
      I4 => \toggle_reg[1]_i_5__5_n_3\,
      O => \toggle[0]_i_1__5_n_0\
    );
\toggle[1]_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \toggle_reg[0]_0\,
      I1 => \toggle_reg[1]_i_2__5_1\(0),
      I2 => \toggle_reg[1]_i_12__5_0\(7),
      I3 => \toggle[1]_i_38__4_n_0\,
      O => \toggle[1]_i_13__5_n_0\
    );
\toggle[1]_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__4_n_0\
    );
\toggle[1]_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_0\(6),
      I1 => \toggle_reg[1]_i_12__5_0\(7),
      I2 => \toggle_reg[1]_i_2__5_0\(7),
      I3 => \toggle_reg[1]_i_2__5_0\(4),
      I4 => \toggle_reg[1]_i_2__5_0\(5),
      I5 => \toggle_reg[1]_i_2__5_0\(6),
      O => \toggle[1]_i_16__4_n_0\
    );
\toggle[1]_i_17__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_0\(4),
      I1 => \toggle_reg[1]_i_2__5_0\(4),
      I2 => \toggle_reg[1]_i_2__5_0\(5),
      I3 => \toggle_reg[1]_i_12__5_0\(5),
      O => \toggle[1]_i_17__5_n_0\
    );
\toggle[1]_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(2),
      I1 => \toggle_reg[1]_i_12__5_0\(2),
      I2 => \toggle_reg[1]_i_12__5_0\(3),
      I3 => \toggle_reg[1]_i_2__5_0\(3),
      O => \toggle[1]_i_18__5_n_0\
    );
\toggle[1]_i_19__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(0),
      I1 => \toggle_reg[1]_i_12__5_0\(0),
      I2 => \toggle_reg[1]_i_12__5_0\(1),
      I3 => \toggle_reg[1]_i_2__5_0\(1),
      O => \toggle[1]_i_19__5_n_0\
    );
\toggle[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__5_n_3\,
      I5 => \toggle_reg[1]_i_5__5_n_3\,
      O => \toggle[1]_i_1__5_n_0\
    );
\toggle[1]_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_0\(6),
      I1 => \toggle_reg[1]_i_2__5_0\(7),
      I2 => \toggle_reg[1]_i_2__5_0\(4),
      I3 => \toggle_reg[1]_i_2__5_0\(5),
      I4 => \toggle_reg[1]_i_2__5_0\(6),
      I5 => \toggle_reg[1]_i_12__5_0\(7),
      O => \toggle[1]_i_20__5_n_0\
    );
\toggle[1]_i_21__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_0\(4),
      I1 => \toggle_reg[1]_i_2__5_0\(4),
      I2 => \toggle_reg[1]_i_2__5_0\(5),
      I3 => \toggle_reg[1]_i_12__5_0\(5),
      O => \toggle[1]_i_21__5_n_0\
    );
\toggle[1]_i_22__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(2),
      I1 => \toggle_reg[1]_i_12__5_0\(2),
      I2 => \toggle_reg[1]_i_2__5_0\(3),
      I3 => \toggle_reg[1]_i_12__5_0\(3),
      O => \toggle[1]_i_22__5_n_0\
    );
\toggle[1]_i_23__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(0),
      I1 => \toggle_reg[1]_i_12__5_0\(0),
      I2 => \toggle_reg[1]_i_2__5_0\(1),
      I3 => \toggle_reg[1]_i_12__5_0\(1),
      O => \toggle[1]_i_23__5_n_0\
    );
\toggle[1]_i_33__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(4),
      O => \toggle[1]_i_33__6_n_0\
    );
\toggle[1]_i_34__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_1\,
      I1 => \toggle_reg[1]_i_12__5_0\(7),
      I2 => \toggle_reg[1]_i_12__5_0\(6),
      I3 => \toggle[1]_i_52__5_n_0\,
      I4 => \toggle_reg[1]_i_12__5_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__4_n_0\
    );
\toggle[1]_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_2\,
      I1 => \toggle_reg[1]_i_12__5_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__5_0\(5),
      I4 => \toggle_reg[1]_i_12__5_0\(4),
      I5 => \toggle_reg[1]_i_12__5_0\(3),
      O => \toggle[1]_i_35__4_n_0\
    );
\toggle[1]_i_36__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(5),
      I1 => \toggle_reg[1]_i_2__5_0\(4),
      I2 => \toggle_reg[1]_i_12__5_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__5_0\(3),
      I5 => \toggle_reg[1]_i_12__5_0\(4),
      O => \toggle[1]_i_36__5_n_0\
    );
\toggle[1]_i_37__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(4),
      I1 => \toggle_reg[1]_i_12__5_0\(4),
      I2 => \toggle_reg[1]_i_12__5_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__5_n_0\
    );
\toggle[1]_i_38__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__5_0\(6),
      I1 => \toggle_reg[1]_i_12__5_0\(3),
      I2 => \toggle_reg[1]_i_12__5_0\(4),
      I3 => \toggle_reg[1]_i_12__5_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__4_n_0\
    );
\toggle[1]_i_40__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__4_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__5_n_0\
    );
\toggle[1]_i_41__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__4_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__4_0\,
      O => \toggle[1]_i_41__4_n_0\
    );
\toggle[1]_i_42__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__4_0\(0),
      I2 => \toggle_reg[1]_i_14__4_3\,
      O => \toggle[1]_i_42__4_n_0\
    );
\toggle[1]_i_43__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__4_0\(0),
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_14__4_2\(2),
      I3 => \toggle_reg[1]_i_14__4_2\(1),
      I4 => \toggle_reg[1]_i_14__4_2\(0),
      I5 => \toggle_reg[1]_i_14__4_2\(3),
      O => \toggle[1]_i_43__4_n_0\
    );
\toggle[1]_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__4_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__1_n_0\
    );
\toggle[1]_i_45__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__4_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__4_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__4_1\,
      O => \toggle[1]_i_45__4_n_0\
    );
\toggle[1]_i_46__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__4_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__4_0\(0),
      I3 => \toggle_reg[1]_i_14__4_0\,
      O => \toggle[1]_i_46__4_n_0\
    );
\toggle[1]_i_47__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__4_0\(0),
      I2 => \toggle_reg[1]_i_14__4_3\,
      I3 => \toggle[1]_i_43__4_n_0\,
      O => \toggle[1]_i_47__5_n_0\
    );
\toggle[1]_i_48__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__5_0\(3),
      O => \toggle[1]_i_48__5_n_0\
    );
\toggle[1]_i_49__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(2),
      I1 => \toggle_reg[1]_i_12__5_0\(2),
      O => \toggle[1]_i_49__5_n_0\
    );
\toggle[1]_i_50__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(1),
      I1 => \toggle_reg[1]_i_12__5_0\(1),
      O => \toggle[1]_i_50__5_n_0\
    );
\toggle[1]_i_51__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(0),
      I1 => \toggle_reg[1]_i_12__5_0\(0),
      O => \toggle[1]_i_51__5_n_0\
    );
\toggle[1]_i_52__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__5_0\(3),
      I2 => \toggle_reg[1]_i_12__5_0\(4),
      O => \toggle[1]_i_52__5_n_0\
    );
\toggle[1]_i_53__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__4_0\(0),
      I2 => \toggle_reg[1]_i_14__4_2\(0),
      I3 => \toggle_reg[1]_i_14__4_2\(1),
      I4 => \toggle_reg[1]_i_14__4_2\(2),
      O => \toggle[1]_i_53__5_n_0\
    );
\toggle[1]_i_54__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__4_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__4_2\(1),
      I3 => \toggle_reg[1]_i_14__4_2\(0),
      O => \toggle[1]_i_54__4_n_0\
    );
\toggle[1]_i_55__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__4_0\(0),
      I2 => \toggle_reg[1]_i_14__4_2\(0),
      O => \toggle[1]_i_55__5_n_0\
    );
\toggle[1]_i_56__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__5_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__4_0\(0),
      I3 => \toggle_reg[1]_i_39__4_1\,
      O => \toggle[1]_i_56__4_n_0\
    );
\toggle[1]_i_57__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__4_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__4_0\(0),
      I3 => \toggle_reg[1]_i_14__4_2\(2),
      I4 => \toggle_reg[1]_i_14__4_2\(1),
      I5 => \toggle_reg[1]_i_14__4_2\(0),
      O => \toggle[1]_i_57__4_n_0\
    );
\toggle[1]_i_58__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__4_0\(0),
      I1 => Q(1),
      I2 => \toggle_reg[1]_i_14__4_2\(1),
      I3 => \toggle_reg[1]_i_14__4_2\(0),
      I4 => \toggle[1]_i_55__5_n_0\,
      O => \toggle[1]_i_58__4_n_0\
    );
\toggle[1]_i_59__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__4_0\(0),
      I2 => \toggle_reg[1]_i_14__4_2\(0),
      O => \toggle[1]_i_59__5_n_0\
    );
\toggle[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_0\(4),
      I1 => \toggle_reg[1]_i_2__5_0\(5),
      I2 => \toggle_reg[1]_i_2__5_0\(6),
      I3 => \toggle_reg[1]_i_2__5_0\(7),
      I4 => \toggle_reg[1]_i_2__5_0\(8),
      I5 => \toggle_reg[1]_i_2__5_1\(0),
      O => \toggle[1]_i_7__0_n_0\
    );
\toggle[1]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__5_1\(0),
      I1 => \toggle_reg[1]_i_2__5_0\(4),
      I2 => \toggle_reg[1]_i_2__5_0\(5),
      I3 => \toggle_reg[1]_i_2__5_0\(6),
      I4 => \toggle_reg[1]_i_2__5_0\(7),
      I5 => \toggle_reg[1]_i_2__5_0\(8),
      O => \toggle[1]_i_8__5_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__5_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__5_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__4_n_0\,
      CO(3) => \toggle_reg[1]_i_12__5_n_0\,
      CO(2) => \toggle_reg[1]_i_12__5_n_1\,
      CO(1) => \toggle_reg[1]_i_12__5_n_2\,
      CO(0) => \toggle_reg[1]_i_12__5_n_3\,
      CYINIT => '0',
      DI(3) => \toggle_reg[1]_i_12__5_1\,
      DI(2) => \toggle_reg[1]_i_12__5_2\,
      DI(1) => raster_x_pos(0),
      DI(0) => \toggle[1]_i_33__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__4_n_0\,
      S(2) => \toggle[1]_i_35__4_n_0\,
      S(1) => \toggle[1]_i_36__5_n_0\,
      S(0) => \toggle[1]_i_37__5_n_0\
    );
\toggle_reg[1]_i_14__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__4_n_0\,
      CO(3) => \toggle_reg[1]_i_14__4_n_0\,
      CO(2) => \toggle_reg[1]_i_14__4_n_1\,
      CO(1) => \toggle_reg[1]_i_14__4_n_2\,
      CO(0) => \toggle_reg[1]_i_14__4_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__5_n_0\,
      DI(2) => \toggle[1]_i_41__4_n_0\,
      DI(1) => \toggle[1]_i_42__4_n_0\,
      DI(0) => \toggle[1]_i_43__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__1_n_0\,
      S(2) => \toggle[1]_i_45__4_n_0\,
      S(1) => \toggle[1]_i_46__4_n_0\,
      S(0) => \toggle[1]_i_47__5_n_0\
    );
\toggle_reg[1]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__5_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__5_n_0\
    );
\toggle_reg[1]_i_32__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__4_n_0\,
      CO(2) => \toggle_reg[1]_i_32__4_n_1\,
      CO(1) => \toggle_reg[1]_i_32__4_n_2\,
      CO(0) => \toggle_reg[1]_i_32__4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle_reg[1]_i_2__5_0\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__5_n_0\,
      S(2) => \toggle[1]_i_49__5_n_0\,
      S(1) => \toggle[1]_i_50__5_n_0\,
      S(0) => \toggle[1]_i_51__5_n_0\
    );
\toggle_reg[1]_i_39__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__4_n_0\,
      CO(2) => \toggle_reg[1]_i_39__4_n_1\,
      CO(1) => \toggle_reg[1]_i_39__4_n_2\,
      CO(0) => \toggle_reg[1]_i_39__4_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__5_n_0\,
      DI(2) => \toggle[1]_i_54__4_n_0\,
      DI(1) => \toggle[1]_i_55__5_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__4_n_0\,
      S(2) => \toggle[1]_i_57__4_n_0\,
      S(1) => \toggle[1]_i_58__4_n_0\,
      S(0) => \toggle[1]_i_59__5_n_0\
    );
\toggle_reg[1]_i_4__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__5_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle_reg[0]_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__5_n_0\
    );
\toggle_reg[1]_i_5__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__4_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__4_n_0\
    );
\toggle_reg[1]_i_6__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__5_n_0\,
      CO(2) => \toggle_reg[1]_i_6__5_n_1\,
      CO(1) => \toggle_reg[1]_i_6__5_n_2\,
      CO(0) => \toggle_reg[1]_i_6__5_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__4_n_0\,
      DI(2) => \toggle[1]_i_17__5_n_0\,
      DI(1) => \toggle[1]_i_18__5_n_0\,
      DI(0) => \toggle[1]_i_19__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__5_n_0\,
      S(2) => \toggle[1]_i_21__5_n_0\,
      S(1) => \toggle[1]_i_22__5_n_0\,
      S(0) => \toggle[1]_i_23__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sprite_generator_7 is
  port (
    \x_pos_reg[8]\ : out STD_LOGIC;
    \x_pos_reg[7]\ : out STD_LOGIC;
    \x_pos_reg[6]\ : out STD_LOGIC;
    \sprite_priority_reg[7]\ : out STD_LOGIC;
    \sprite_priority_reg[7]_0\ : out STD_LOGIC;
    \sprite_priority_reg[7]_1\ : out STD_LOGIC;
    \sprite_priority_reg[7]_2\ : out STD_LOGIC;
    \sprite_priority_reg[7]_3\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mem_pointers_reg[3]\ : out STD_LOGIC;
    \mem_pointers_reg[6]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[1]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[0]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[2]\ : out STD_LOGIC;
    \sprite_multi_color_1_reg[3]\ : out STD_LOGIC;
    \y_pos_reg[3]\ : out STD_LOGIC;
    raster_x_pos : out STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__5_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \toggle_reg[1]_i_39__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__5_1\ : in STD_LOGIC;
    \toggle[1]_i_14\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \toggle_reg[1]_i_12__6_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sprite_data_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_2__6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    y_pos_minus_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out_rgb[19]_INST_0_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_6_0\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_13\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_11\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_17\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_14\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_13_1\ : in STD_LOGIC;
    \out_rgb[19]_INST_0_i_13_2\ : in STD_LOGIC;
    cia_2_port_a : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_equal_raster_delayed_i_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    show_pixel_sprite_6 : in STD_LOGIC;
    out_pixel_sprite_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_7\ : in STD_LOGIC;
    ram_reg_1_7 : in STD_LOGIC;
    ram_reg_1_7_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1_7_1 : in STD_LOGIC;
    ram_reg_1_7_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_data_reg[0]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_7_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_47_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_data_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_rgb[19]_INST_0_i_32_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_32_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_rgb[19]_INST_0_i_32_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \toggle_reg[1]_i_14__5_2\ : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sprite_generator_7 : entity is "sprite_generator";
end design_1_block_test_0_1_sprite_generator_7;

architecture STRUCTURE of design_1_block_test_0_1_sprite_generator_7 is
  signal \addr_b[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^mem_pointers_reg[3]\ : STD_LOGIC;
  signal \^mem_pointers_reg[6]\ : STD_LOGIC;
  signal out_pixel_sprite_7 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_0_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal \^raster_x_pos\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal show_pixel_sprite_7 : STD_LOGIC;
  signal sprite_data1 : STD_LOGIC;
  signal \sprite_data[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[23]_i_2__6_n_0\ : STD_LOGIC;
  signal \sprite_data[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \sprite_data_reg_n_0_[9]\ : STD_LOGIC;
  signal sprite_display_region14_in : STD_LOGIC;
  signal store_byte0 : STD_LOGIC;
  signal toggle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \toggle[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_13__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_15__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_16__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_17__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_18__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_19__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_20__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_21__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_22__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_23__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_34__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_35__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_36__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_37__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_38__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_40__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_41__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_42__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_43__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_44__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_45__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_46__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_47__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_48__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_49__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_50__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_51__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_52__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_53__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_54__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_55__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_56__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_57__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_58__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_59__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_7_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_8__6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__6_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__6_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_12__6_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_14__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_32__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_39__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_4__6_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_5__6_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__6_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__6_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_6__6_n_3\ : STD_LOGIC;
  signal \^x_pos_reg[6]\ : STD_LOGIC;
  signal \^x_pos_reg[7]\ : STD_LOGIC;
  signal \^x_pos_reg[8]\ : STD_LOGIC;
  signal \^y_pos_reg[3]\ : STD_LOGIC;
  signal \NLW_toggle_reg[1]_i_12__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_14__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_32__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_39__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_4__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_4__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_5__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_5__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_6__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sprite_data[0]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sprite_data[1]_i_1__6\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sprite_data[23]_i_4__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \toggle[0]_i_1__6\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \toggle[1]_i_38__5\ : label is "soft_lutpair246";
  attribute HLUTNM : string;
  attribute HLUTNM of \toggle[1]_i_42__5\ : label is "lutpair15";
  attribute HLUTNM of \toggle[1]_i_47__6\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \toggle[1]_i_52__6\ : label is "soft_lutpair246";
  attribute HLUTNM of \toggle[1]_i_54__5\ : label is "lutpair14";
  attribute HLUTNM of \toggle[1]_i_55__6\ : label is "lutpair23";
  attribute HLUTNM of \toggle[1]_i_58__5\ : label is "lutpair14";
  attribute HLUTNM of \toggle[1]_i_59__6\ : label is "lutpair23";
begin
  \mem_pointers_reg[3]\ <= \^mem_pointers_reg[3]\;
  \mem_pointers_reg[6]\ <= \^mem_pointers_reg[6]\;
  p_0_out(7 downto 0) <= \^p_0_out\(7 downto 0);
  raster_x_pos(0) <= \^raster_x_pos\(0);
  \x_pos_reg[6]\ <= \^x_pos_reg[6]\;
  \x_pos_reg[7]\ <= \^x_pos_reg[7]\;
  \x_pos_reg[8]\ <= \^x_pos_reg[8]\;
  \y_pos_reg[3]\ <= \^y_pos_reg[3]\;
\addr_b[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addr_b[12]_INST_0_i_1_n_0\,
      I1 => ram_reg_1_7,
      I2 => ram_reg_1_7_0(2),
      I3 => ram_reg_1_7_1,
      I4 => ram_reg_1_7_2(0),
      O => \^mem_pointers_reg[6]\
    );
\addr_b[12]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => O(0),
      I1 => ram_reg_1_7_3(0),
      I2 => ram_reg_1_7_0(0),
      O => \addr_b[12]_INST_0_i_1_n_0\
    );
\addr_b[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_1_7_0(1),
      I1 => ram_reg_1_7,
      I2 => ram_reg_1_7_0(3),
      I3 => ram_reg_1_7_1,
      I4 => ram_reg_1_7_2(1),
      O => \^mem_pointers_reg[3]\
    );
is_equal_raster_delayed_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => is_equal_raster_delayed_i_6(3),
      I1 => is_equal_raster_delayed_i_6(0),
      I2 => is_equal_raster_delayed_i_6(1),
      I3 => is_equal_raster_delayed_i_6(2),
      O => \^y_pos_reg[3]\
    );
\out_rgb[19]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F400B000440000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_6\(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_6_0\,
      I3 => \out_rgb[19]_INST_0_i_13\,
      I4 => out_pixel_sprite_7(3),
      I5 => \out_rgb[19]_INST_0_i_13_0\(0),
      O => \sprite_priority_reg[7]\
    );
\out_rgb[19]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => out_pixel_sprite_7(3),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_6_0\,
      I3 => show_pixel_sprite_6,
      I4 => out_pixel_sprite_6(3),
      I5 => \out_rgb[19]_INST_0_i_7\,
      O => \sprite_multi_color_1_reg[3]\
    );
\out_rgb[19]_INST_0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_47_0\(0),
      I1 => p_0_in_0(0),
      I2 => \sprite_data_reg[0]_2\(0),
      I3 => p_0_in_0(1),
      I4 => p_6_in,
      O => show_pixel_sprite_7
    );
\out_rgb[19]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => out_pixel_sprite_7(2),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_11\,
      I3 => show_pixel_sprite_6,
      I4 => out_pixel_sprite_6(2),
      I5 => \out_rgb[19]_INST_0_i_7\,
      O => \sprite_multi_color_1_reg[2]\
    );
\out_rgb[19]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F400B000440000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_6\(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_11\,
      I3 => \out_rgb[19]_INST_0_i_13\,
      I4 => out_pixel_sprite_7(2),
      I5 => \out_rgb[19]_INST_0_i_13_0\(0),
      O => \sprite_priority_reg[7]_0\
    );
\out_rgb[19]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => out_pixel_sprite_7(1),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_14\,
      I3 => show_pixel_sprite_6,
      I4 => out_pixel_sprite_6(1),
      I5 => \out_rgb[19]_INST_0_i_7\,
      O => \sprite_multi_color_1_reg[1]\
    );
\out_rgb[19]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F400B000440000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_6\(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_14\,
      I3 => \out_rgb[19]_INST_0_i_13\,
      I4 => out_pixel_sprite_7(1),
      I5 => \out_rgb[19]_INST_0_i_13_0\(0),
      O => \sprite_priority_reg[7]_2\
    );
\out_rgb[19]_INST_0_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047FF4700000000"
    )
        port map (
      I0 => out_pixel_sprite_7(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_17\,
      I3 => show_pixel_sprite_6,
      I4 => out_pixel_sprite_6(0),
      I5 => \out_rgb[19]_INST_0_i_7\,
      O => \sprite_multi_color_1_reg[0]\
    );
\out_rgb[19]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F400B000440000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_6\(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_17\,
      I3 => \out_rgb[19]_INST_0_i_13\,
      I4 => out_pixel_sprite_7(0),
      I5 => \out_rgb[19]_INST_0_i_13_0\(0),
      O => \sprite_priority_reg[7]_1\
    );
\out_rgb[19]_INST_0_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(3),
      I1 => \out_rgb[19]_INST_0_i_32_1\(3),
      I2 => p_0_in_0(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in_0(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(3),
      O => out_pixel_sprite_7(3)
    );
\out_rgb[19]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_6\(0),
      I1 => show_pixel_sprite_7,
      I2 => \out_rgb[19]_INST_0_i_13_1\,
      I3 => \out_rgb[19]_INST_0_i_13\,
      I4 => \out_rgb[19]_INST_0_i_13_0\(0),
      I5 => \out_rgb[19]_INST_0_i_13_2\,
      O => \sprite_priority_reg[7]_3\
    );
\out_rgb[19]_INST_0_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(2),
      I1 => \out_rgb[19]_INST_0_i_32_1\(2),
      I2 => p_0_in_0(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in_0(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(2),
      O => out_pixel_sprite_7(2)
    );
\out_rgb[19]_INST_0_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(1),
      I1 => \out_rgb[19]_INST_0_i_32_1\(1),
      I2 => p_0_in_0(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in_0(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(1),
      O => out_pixel_sprite_7(1)
    );
\out_rgb[19]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_32_0\(0),
      I1 => \out_rgb[19]_INST_0_i_32_1\(0),
      I2 => p_0_in_0(0),
      I3 => \sprite_data_reg[0]_2\(0),
      I4 => p_0_in_0(1),
      I5 => \out_rgb[19]_INST_0_i_32_2\(0),
      O => out_pixel_sprite_7(0)
    );
\sprite_data[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => store_byte0,
      I1 => \^p_0_out\(0),
      O => \sprite_data[0]_i_1__6_n_0\
    );
\sprite_data[10]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[2]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[9]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[8]\,
      O => \sprite_data[10]_i_1__6_n_0\
    );
\sprite_data[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[3]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[10]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[9]\,
      O => \sprite_data[11]_i_1__6_n_0\
    );
\sprite_data[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[4]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[11]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[10]\,
      O => \sprite_data[12]_i_1__6_n_0\
    );
\sprite_data[13]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[5]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[12]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[11]\,
      O => \sprite_data[13]_i_1__6_n_0\
    );
\sprite_data[14]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[6]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[13]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[12]\,
      O => \sprite_data[14]_i_1__6_n_0\
    );
\sprite_data[15]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[7]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[14]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[13]\,
      O => \sprite_data[15]_i_1__6_n_0\
    );
\sprite_data[16]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[8]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[15]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[14]\,
      O => \sprite_data[16]_i_1__6_n_0\
    );
\sprite_data[17]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[9]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[16]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[15]\,
      O => \sprite_data[17]_i_1__6_n_0\
    );
\sprite_data[18]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[10]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[17]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[16]\,
      O => \sprite_data[18]_i_1__6_n_0\
    );
\sprite_data[19]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[11]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[18]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[17]\,
      O => \sprite_data[19]_i_1__6_n_0\
    );
\sprite_data[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^p_0_out\(1),
      I1 => store_byte0,
      I2 => sprite_data1,
      I3 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[1]_i_1__6_n_0\
    );
\sprite_data[20]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[12]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[19]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[18]\,
      O => \sprite_data[20]_i_1__6_n_0\
    );
\sprite_data[21]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[13]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[20]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[19]\,
      O => \sprite_data[21]_i_1__6_n_0\
    );
\sprite_data[22]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[14]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[21]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[20]\,
      O => \sprite_data[22]_i_1__6_n_0\
    );
\sprite_data[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEEEEAAEE"
    )
        port map (
      I0 => store_byte0,
      I1 => p_6_in,
      I2 => toggle(1),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => toggle(0),
      I5 => \sprite_data_reg[0]_2\(0),
      O => \sprite_data[23]_i_1__6_n_0\
    );
\sprite_data[23]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[15]\,
      I1 => store_byte0,
      I2 => p_0_in_0(0),
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[21]\,
      O => \sprite_data[23]_i_2__6_n_0\
    );
\sprite_data[23]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \toggle[1]_i_14\(4),
      I1 => \toggle[1]_i_14\(5),
      I2 => \toggle[1]_i_14\(6),
      I3 => \sprite_data_reg[0]_1\,
      O => store_byte0
    );
\sprite_data[23]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sprite_display_region14_in,
      I1 => CO(0),
      I2 => \toggle_reg[1]_i_4__6_n_3\,
      I3 => \toggle_reg[1]_i_5__6_n_3\,
      O => p_6_in
    );
\sprite_data[23]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => p_6_in,
      I1 => \sprite_data_reg[0]_2\(0),
      I2 => toggle(0),
      I3 => \sprite_data_reg[0]_0\(0),
      O => sprite_data1
    );
\sprite_data[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(2),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[1]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[0]\,
      O => \sprite_data[2]_i_1__6_n_0\
    );
\sprite_data[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(3),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[2]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[1]\,
      O => \sprite_data[3]_i_1__6_n_0\
    );
\sprite_data[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(4),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[3]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[2]\,
      O => \sprite_data[4]_i_1__6_n_0\
    );
\sprite_data[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(5),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[4]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[3]\,
      O => \sprite_data[5]_i_1__6_n_0\
    );
\sprite_data[6]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(6),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[5]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[4]\,
      O => \sprite_data[6]_i_1__6_n_0\
    );
\sprite_data[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^p_0_out\(7),
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[6]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[5]\,
      O => \sprite_data[7]_i_1__6_n_0\
    );
\sprite_data[8]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[0]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[7]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[6]\,
      O => \sprite_data[8]_i_1__6_n_0\
    );
\sprite_data[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_data_reg_n_0_[1]\,
      I1 => store_byte0,
      I2 => \sprite_data_reg_n_0_[8]\,
      I3 => sprite_data1,
      I4 => \sprite_data_reg_n_0_[7]\,
      O => \sprite_data[9]_i_1__6_n_0\
    );
\sprite_data_location[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(0),
      I4 => data_b(0),
      O => \^p_0_out\(0)
    );
\sprite_data_location[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(1),
      I4 => data_b(1),
      O => \^p_0_out\(1)
    );
\sprite_data_location[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(2),
      I4 => data_b(2),
      O => \^p_0_out\(2)
    );
\sprite_data_location[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(3),
      I4 => data_b(3),
      O => \^p_0_out\(3)
    );
\sprite_data_location[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(4),
      I4 => data_b(4),
      O => \^p_0_out\(4)
    );
\sprite_data_location[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(5),
      I4 => data_b(5),
      O => \^p_0_out\(5)
    );
\sprite_data_location[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(6),
      I4 => data_b(6),
      O => \^p_0_out\(6)
    );
\sprite_data_location[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF4000"
    )
        port map (
      I0 => \^mem_pointers_reg[3]\,
      I1 => \^mem_pointers_reg[6]\,
      I2 => cia_2_port_a(0),
      I3 => DOADO(7),
      I4 => data_b(7),
      O => \^p_0_out\(7)
    );
\sprite_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[0]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[0]\,
      R => '0'
    );
\sprite_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[10]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[10]\,
      R => '0'
    );
\sprite_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[11]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[11]\,
      R => '0'
    );
\sprite_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[12]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[12]\,
      R => '0'
    );
\sprite_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[13]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[13]\,
      R => '0'
    );
\sprite_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[14]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[14]\,
      R => '0'
    );
\sprite_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[15]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[15]\,
      R => '0'
    );
\sprite_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[16]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[16]\,
      R => '0'
    );
\sprite_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[17]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[17]\,
      R => '0'
    );
\sprite_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[18]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[18]\,
      R => '0'
    );
\sprite_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[19]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[19]\,
      R => '0'
    );
\sprite_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[1]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[1]\,
      R => '0'
    );
\sprite_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[20]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[20]\,
      R => '0'
    );
\sprite_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[21]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[21]\,
      R => '0'
    );
\sprite_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[22]_i_1__6_n_0\,
      Q => p_0_in_0(0),
      R => '0'
    );
\sprite_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[23]_i_2__6_n_0\,
      Q => p_0_in_0(1),
      R => '0'
    );
\sprite_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[2]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[2]\,
      R => '0'
    );
\sprite_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[3]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[3]\,
      R => '0'
    );
\sprite_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[4]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[4]\,
      R => '0'
    );
\sprite_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[5]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[5]\,
      R => '0'
    );
\sprite_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[6]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[6]\,
      R => '0'
    );
\sprite_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[7]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[8]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[8]\,
      R => '0'
    );
\sprite_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \sprite_data[23]_i_1__6_n_0\,
      D => \sprite_data[9]_i_1__6_n_0\,
      Q => \sprite_data_reg_n_0_[9]\,
      R => '0'
    );
\toggle[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => toggle(0),
      I1 => sprite_display_region14_in,
      I2 => CO(0),
      I3 => \toggle_reg[1]_i_4__6_n_3\,
      I4 => \toggle_reg[1]_i_5__6_n_3\,
      O => \toggle[0]_i_1__6_n_0\
    );
\toggle[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \toggle[1]_i_14\(8),
      I1 => \toggle[1]_i_14\(7),
      I2 => \toggle[1]_i_14\(6),
      I3 => \toggle[1]_i_14\(5),
      I4 => \toggle[1]_i_14\(4),
      O => \^x_pos_reg[8]\
    );
\toggle[1]_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \^x_pos_reg[8]\,
      I1 => \toggle_reg[1]_i_2__6_0\(0),
      I2 => \toggle_reg[1]_i_12__6_0\(7),
      I3 => \toggle[1]_i_38__5_n_0\,
      O => \toggle[1]_i_13__6_n_0\
    );
\toggle[1]_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => Q(7),
      I1 => y_pos_minus_7(0),
      I2 => y_pos_minus_7(1),
      O => \toggle[1]_i_15__5_n_0\
    );
\toggle[1]_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171713030303017"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__6_0\(6),
      I1 => \toggle_reg[1]_i_12__6_0\(7),
      I2 => \toggle[1]_i_14\(7),
      I3 => \toggle[1]_i_14\(4),
      I4 => \toggle[1]_i_14\(5),
      I5 => \toggle[1]_i_14\(6),
      O => \toggle[1]_i_16__5_n_0\
    );
\toggle[1]_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__6_0\(4),
      I1 => \toggle[1]_i_14\(4),
      I2 => \toggle[1]_i_14\(5),
      I3 => \toggle_reg[1]_i_12__6_0\(5),
      O => \toggle[1]_i_17__6_n_0\
    );
\toggle[1]_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle[1]_i_14\(2),
      I1 => \toggle_reg[1]_i_12__6_0\(2),
      I2 => \toggle_reg[1]_i_12__6_0\(3),
      I3 => \toggle[1]_i_14\(3),
      O => \toggle[1]_i_18__6_n_0\
    );
\toggle[1]_i_19__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \toggle[1]_i_14\(0),
      I1 => \toggle_reg[1]_i_12__6_0\(0),
      I2 => \toggle_reg[1]_i_12__6_0\(1),
      I3 => \toggle[1]_i_14\(1),
      O => \toggle[1]_i_19__6_n_0\
    );
\toggle[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => toggle(1),
      I1 => toggle(0),
      I2 => sprite_display_region14_in,
      I3 => CO(0),
      I4 => \toggle_reg[1]_i_4__6_n_3\,
      I5 => \toggle_reg[1]_i_5__6_n_3\,
      O => \toggle[1]_i_1__6_n_0\
    );
\toggle[1]_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8884444222211118"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__6_0\(6),
      I1 => \toggle[1]_i_14\(7),
      I2 => \toggle[1]_i_14\(4),
      I3 => \toggle[1]_i_14\(5),
      I4 => \toggle[1]_i_14\(6),
      I5 => \toggle_reg[1]_i_12__6_0\(7),
      O => \toggle[1]_i_20__6_n_0\
    );
\toggle[1]_i_21__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__6_0\(4),
      I1 => \toggle[1]_i_14\(4),
      I2 => \toggle[1]_i_14\(5),
      I3 => \toggle_reg[1]_i_12__6_0\(5),
      O => \toggle[1]_i_21__6_n_0\
    );
\toggle[1]_i_22__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle[1]_i_14\(2),
      I1 => \toggle_reg[1]_i_12__6_0\(2),
      I2 => \toggle[1]_i_14\(3),
      I3 => \toggle_reg[1]_i_12__6_0\(3),
      O => \toggle[1]_i_22__6_n_0\
    );
\toggle[1]_i_23__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \toggle[1]_i_14\(0),
      I1 => \toggle_reg[1]_i_12__6_0\(0),
      I2 => \toggle[1]_i_14\(1),
      I3 => \toggle_reg[1]_i_12__6_0\(1),
      O => \toggle[1]_i_23__6_n_0\
    );
\toggle[1]_i_33__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \toggle[1]_i_14\(4),
      O => p_0_in(0)
    );
\toggle[1]_i_34__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699969999999"
    )
        port map (
      I0 => \^x_pos_reg[7]\,
      I1 => \toggle_reg[1]_i_12__6_0\(7),
      I2 => \toggle_reg[1]_i_12__6_0\(6),
      I3 => \toggle[1]_i_52__6_n_0\,
      I4 => \toggle_reg[1]_i_12__6_0\(5),
      I5 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_34__5_n_0\
    );
\toggle[1]_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669669966696999"
    )
        port map (
      I0 => \^x_pos_reg[6]\,
      I1 => \toggle_reg[1]_i_12__6_0\(6),
      I2 => \sprite_data_reg[0]_0\(0),
      I3 => \toggle_reg[1]_i_12__6_0\(5),
      I4 => \toggle_reg[1]_i_12__6_0\(4),
      I5 => \toggle_reg[1]_i_12__6_0\(3),
      O => \toggle[1]_i_35__5_n_0\
    );
\toggle[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \toggle[1]_i_14\(7),
      I1 => \toggle[1]_i_14\(4),
      I2 => \toggle[1]_i_14\(5),
      I3 => \toggle[1]_i_14\(6),
      O => \^x_pos_reg[7]\
    );
\toggle[1]_i_36__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966969696996"
    )
        port map (
      I0 => \toggle[1]_i_14\(5),
      I1 => \toggle[1]_i_14\(4),
      I2 => \toggle_reg[1]_i_12__6_0\(5),
      I3 => \sprite_data_reg[0]_0\(0),
      I4 => \toggle_reg[1]_i_12__6_0\(3),
      I5 => \toggle_reg[1]_i_12__6_0\(4),
      O => \toggle[1]_i_36__6_n_0\
    );
\toggle[1]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \toggle[1]_i_14\(6),
      I1 => \toggle[1]_i_14\(5),
      I2 => \toggle[1]_i_14\(4),
      O => \^x_pos_reg[6]\
    );
\toggle[1]_i_37__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \toggle[1]_i_14\(4),
      I1 => \toggle_reg[1]_i_12__6_0\(4),
      I2 => \toggle_reg[1]_i_12__6_0\(3),
      I3 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_37__6_n_0\
    );
\toggle[1]_i_38__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA0A800"
    )
        port map (
      I0 => \toggle_reg[1]_i_12__6_0\(6),
      I1 => \toggle_reg[1]_i_12__6_0\(3),
      I2 => \toggle_reg[1]_i_12__6_0\(4),
      I3 => \toggle_reg[1]_i_12__6_0\(5),
      I4 => \sprite_data_reg[0]_0\(0),
      O => \toggle[1]_i_38__5_n_0\
    );
\toggle[1]_i_38__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle[1]_i_14\(5),
      I1 => \toggle[1]_i_14\(4),
      O => \^raster_x_pos\(0)
    );
\toggle[1]_i_40__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__5_1\,
      I1 => Q(6),
      O => \toggle[1]_i_40__6_n_0\
    );
\toggle[1]_i_41__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__5_0\(0),
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_14__5_0\,
      O => \toggle[1]_i_41__5_n_0\
    );
\toggle[1]_i_42__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__5_0\(0),
      I2 => \toggle_reg[1]_i_14__5_2\,
      O => \toggle[1]_i_42__5_n_0\
    );
\toggle[1]_i_43__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171711117171777"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__5_0\(0),
      I1 => Q(3),
      I2 => is_equal_raster_delayed_i_6(2),
      I3 => is_equal_raster_delayed_i_6(1),
      I4 => is_equal_raster_delayed_i_6(0),
      I5 => is_equal_raster_delayed_i_6(3),
      O => \toggle[1]_i_43__5_n_0\
    );
\toggle[1]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(6),
      I1 => \toggle_reg[1]_i_14__5_1\,
      I2 => Q(7),
      I3 => y_pos_minus_7(0),
      O => \toggle[1]_i_44__0_n_0\
    );
\toggle[1]_i_45__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \toggle_reg[1]_i_14__5_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__5_0\(0),
      I3 => Q(6),
      I4 => \toggle_reg[1]_i_14__5_1\,
      O => \toggle[1]_i_45__5_n_0\
    );
\toggle[1]_i_46__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \toggle[1]_i_42__5_n_0\,
      I1 => Q(5),
      I2 => \toggle_reg[1]_i_39__5_0\(0),
      I3 => \toggle_reg[1]_i_14__5_0\,
      O => \toggle[1]_i_46__5_n_0\
    );
\toggle[1]_i_47__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \toggle_reg[1]_i_39__5_0\(0),
      I2 => \toggle_reg[1]_i_14__5_2\,
      I3 => \toggle[1]_i_43__5_n_0\,
      O => \toggle[1]_i_47__6_n_0\
    );
\toggle[1]_i_48__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \toggle[1]_i_14\(3),
      I1 => \sprite_data_reg[0]_0\(0),
      I2 => \toggle_reg[1]_i_12__6_0\(3),
      O => \toggle[1]_i_48__6_n_0\
    );
\toggle[1]_i_49__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle[1]_i_14\(2),
      I1 => \toggle_reg[1]_i_12__6_0\(2),
      O => \toggle[1]_i_49__6_n_0\
    );
\toggle[1]_i_50__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle[1]_i_14\(1),
      I1 => \toggle_reg[1]_i_12__6_0\(1),
      O => \toggle[1]_i_50__6_n_0\
    );
\toggle[1]_i_51__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \toggle[1]_i_14\(0),
      I1 => \toggle_reg[1]_i_12__6_0\(0),
      O => \toggle[1]_i_51__6_n_0\
    );
\toggle[1]_i_52__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sprite_data_reg[0]_0\(0),
      I1 => \toggle_reg[1]_i_12__6_0\(3),
      I2 => \toggle_reg[1]_i_12__6_0\(4),
      O => \toggle[1]_i_52__6_n_0\
    );
\toggle[1]_i_53__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444DDDD4"
    )
        port map (
      I0 => Q(2),
      I1 => \toggle_reg[1]_i_39__5_0\(0),
      I2 => is_equal_raster_delayed_i_6(0),
      I3 => is_equal_raster_delayed_i_6(1),
      I4 => is_equal_raster_delayed_i_6(2),
      O => \toggle[1]_i_53__6_n_0\
    );
\toggle[1]_i_54__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7117"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__5_0\(0),
      I1 => Q(1),
      I2 => is_equal_raster_delayed_i_6(1),
      I3 => is_equal_raster_delayed_i_6(0),
      O => \toggle[1]_i_54__5_n_0\
    );
\toggle[1]_i_55__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__5_0\(0),
      I2 => is_equal_raster_delayed_i_6(0),
      O => \toggle[1]_i_55__6_n_0\
    );
\toggle[1]_i_56__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \toggle[1]_i_53__6_n_0\,
      I1 => Q(3),
      I2 => \toggle_reg[1]_i_39__5_0\(0),
      I3 => \^y_pos_reg[3]\,
      O => \toggle[1]_i_56__5_n_0\
    );
\toggle[1]_i_57__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \toggle[1]_i_54__5_n_0\,
      I1 => Q(2),
      I2 => \toggle_reg[1]_i_39__5_0\(0),
      I3 => is_equal_raster_delayed_i_6(2),
      I4 => is_equal_raster_delayed_i_6(1),
      I5 => is_equal_raster_delayed_i_6(0),
      O => \toggle[1]_i_57__5_n_0\
    );
\toggle[1]_i_58__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \toggle_reg[1]_i_39__5_0\(0),
      I1 => Q(1),
      I2 => is_equal_raster_delayed_i_6(1),
      I3 => is_equal_raster_delayed_i_6(0),
      I4 => \toggle[1]_i_55__6_n_0\,
      O => \toggle[1]_i_58__5_n_0\
    );
\toggle[1]_i_59__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \toggle_reg[1]_i_39__5_0\(0),
      I2 => is_equal_raster_delayed_i_6(0),
      O => \toggle[1]_i_59__6_n_0\
    );
\toggle[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => \toggle[1]_i_14\(4),
      I1 => \toggle[1]_i_14\(5),
      I2 => \toggle[1]_i_14\(6),
      I3 => \toggle[1]_i_14\(7),
      I4 => \toggle[1]_i_14\(8),
      I5 => \toggle_reg[1]_i_2__6_0\(0),
      O => \toggle[1]_i_7_n_0\
    );
\toggle[1]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \toggle_reg[1]_i_2__6_0\(0),
      I1 => \toggle[1]_i_14\(4),
      I2 => \toggle[1]_i_14\(5),
      I3 => \toggle[1]_i_14\(6),
      I4 => \toggle[1]_i_14\(7),
      I5 => \toggle[1]_i_14\(8),
      O => \toggle[1]_i_8__6_n_0\
    );
\toggle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[0]_i_1__6_n_0\,
      Q => toggle(0),
      R => '0'
    );
\toggle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \toggle[1]_i_1__6_n_0\,
      Q => toggle(1),
      R => '0'
    );
\toggle_reg[1]_i_12__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_32__5_n_0\,
      CO(3) => \toggle_reg[1]_i_12__6_n_0\,
      CO(2) => \toggle_reg[1]_i_12__6_n_1\,
      CO(1) => \toggle_reg[1]_i_12__6_n_2\,
      CO(0) => \toggle_reg[1]_i_12__6_n_3\,
      CYINIT => '0',
      DI(3) => \^x_pos_reg[7]\,
      DI(2) => \^x_pos_reg[6]\,
      DI(1) => \^raster_x_pos\(0),
      DI(0) => p_0_in(0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_12__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_34__5_n_0\,
      S(2) => \toggle[1]_i_35__5_n_0\,
      S(1) => \toggle[1]_i_36__6_n_0\,
      S(0) => \toggle[1]_i_37__6_n_0\
    );
\toggle_reg[1]_i_14__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_39__5_n_0\,
      CO(3) => \toggle_reg[1]_i_14__5_n_0\,
      CO(2) => \toggle_reg[1]_i_14__5_n_1\,
      CO(1) => \toggle_reg[1]_i_14__5_n_2\,
      CO(0) => \toggle_reg[1]_i_14__5_n_3\,
      CYINIT => '0',
      DI(3) => \toggle[1]_i_40__6_n_0\,
      DI(2) => \toggle[1]_i_41__5_n_0\,
      DI(1) => \toggle[1]_i_42__5_n_0\,
      DI(0) => \toggle[1]_i_43__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_14__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_44__0_n_0\,
      S(2) => \toggle[1]_i_45__5_n_0\,
      S(1) => \toggle[1]_i_46__5_n_0\,
      S(0) => \toggle[1]_i_47__6_n_0\
    );
\toggle_reg[1]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_6__6_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_2__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region14_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_7_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_2__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_8__6_n_0\
    );
\toggle_reg[1]_i_32__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_32__5_n_0\,
      CO(2) => \toggle_reg[1]_i_32__5_n_1\,
      CO(1) => \toggle_reg[1]_i_32__5_n_2\,
      CO(0) => \toggle_reg[1]_i_32__5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \toggle[1]_i_14\(3 downto 0),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_32__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_48__6_n_0\,
      S(2) => \toggle[1]_i_49__6_n_0\,
      S(1) => \toggle[1]_i_50__6_n_0\,
      S(0) => \toggle[1]_i_51__6_n_0\
    );
\toggle_reg[1]_i_39__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_39__5_n_0\,
      CO(2) => \toggle_reg[1]_i_39__5_n_1\,
      CO(1) => \toggle_reg[1]_i_39__5_n_2\,
      CO(0) => \toggle_reg[1]_i_39__5_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_53__6_n_0\,
      DI(2) => \toggle[1]_i_54__5_n_0\,
      DI(1) => \toggle[1]_i_55__6_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_toggle_reg[1]_i_39__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_56__5_n_0\,
      S(2) => \toggle[1]_i_57__5_n_0\,
      S(1) => \toggle[1]_i_58__5_n_0\,
      S(0) => \toggle[1]_i_59__6_n_0\
    );
\toggle_reg[1]_i_4__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_12__6_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_4__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_4__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^x_pos_reg[8]\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_4__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_13__6_n_0\
    );
\toggle_reg[1]_i_5__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_14__5_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_5__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \toggle_reg[1]_i_5__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => y_pos_minus_7(1),
      O(3 downto 0) => \NLW_toggle_reg[1]_i_5__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_15__5_n_0\
    );
\toggle_reg[1]_i_6__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_6__6_n_0\,
      CO(2) => \toggle_reg[1]_i_6__6_n_1\,
      CO(1) => \toggle_reg[1]_i_6__6_n_2\,
      CO(0) => \toggle_reg[1]_i_6__6_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_16__5_n_0\,
      DI(2) => \toggle[1]_i_17__6_n_0\,
      DI(1) => \toggle[1]_i_18__6_n_0\,
      DI(0) => \toggle[1]_i_19__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_6__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_20__6_n_0\,
      S(2) => \toggle[1]_i_21__6_n_0\,
      S(1) => \toggle[1]_i_22__6_n_0\,
      S(0) => \toggle[1]_i_23__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_sync_dual_port_ram is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    read_address_next0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ip2bus_mstwr_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 0 to 0 );
    state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3_0 : in STD_LOGIC;
    write_pin : in STD_LOGIC;
    axi_clk_in : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    write_data_in : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_sync_dual_port_ram : entity is "sync_dual_port_ram";
end design_1_block_test_0_1_sync_dual_port_ram;

architecture STRUCTURE of design_1_block_test_0_1_sync_dual_port_ram is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_reg_0_n_28 : STD_LOGIC;
  signal ram_reg_0_n_29 : STD_LOGIC;
  signal ram_reg_0_n_30 : STD_LOGIC;
  signal ram_reg_0_n_31 : STD_LOGIC;
  signal ram_reg_0_n_32 : STD_LOGIC;
  signal ram_reg_0_n_33 : STD_LOGIC;
  signal ram_reg_0_n_34 : STD_LOGIC;
  signal ram_reg_0_n_35 : STD_LOGIC;
  signal ram_reg_0_n_71 : STD_LOGIC;
  signal ram_reg_1_n_28 : STD_LOGIC;
  signal ram_reg_1_n_29 : STD_LOGIC;
  signal ram_reg_1_n_30 : STD_LOGIC;
  signal ram_reg_1_n_31 : STD_LOGIC;
  signal ram_reg_1_n_32 : STD_LOGIC;
  signal ram_reg_1_n_33 : STD_LOGIC;
  signal ram_reg_1_n_34 : STD_LOGIC;
  signal ram_reg_1_n_35 : STD_LOGIC;
  signal ram_reg_1_n_71 : STD_LOGIC;
  signal ram_reg_2_n_28 : STD_LOGIC;
  signal ram_reg_2_n_29 : STD_LOGIC;
  signal ram_reg_2_n_30 : STD_LOGIC;
  signal ram_reg_2_n_31 : STD_LOGIC;
  signal ram_reg_2_n_32 : STD_LOGIC;
  signal ram_reg_2_n_33 : STD_LOGIC;
  signal ram_reg_2_n_34 : STD_LOGIC;
  signal ram_reg_2_n_35 : STD_LOGIC;
  signal ram_reg_2_n_71 : STD_LOGIC;
  signal ram_reg_3_i_15_n_2 : STD_LOGIC;
  signal ram_reg_3_i_15_n_3 : STD_LOGIC;
  signal ram_reg_3_i_16_n_0 : STD_LOGIC;
  signal ram_reg_3_i_17_n_0 : STD_LOGIC;
  signal ram_reg_3_i_18_n_0 : STD_LOGIC;
  signal ram_reg_3_i_18_n_1 : STD_LOGIC;
  signal ram_reg_3_i_18_n_2 : STD_LOGIC;
  signal ram_reg_3_i_18_n_3 : STD_LOGIC;
  signal ram_reg_3_i_19_n_0 : STD_LOGIC;
  signal ram_reg_3_i_19_n_1 : STD_LOGIC;
  signal ram_reg_3_i_19_n_2 : STD_LOGIC;
  signal ram_reg_3_i_19_n_3 : STD_LOGIC;
  signal ram_reg_3_n_31 : STD_LOGIC;
  signal ram_reg_3_n_32 : STD_LOGIC;
  signal ram_reg_3_n_33 : STD_LOGIC;
  signal ram_reg_3_n_34 : STD_LOGIC;
  signal ram_reg_3_n_35 : STD_LOGIC;
  signal \^read_address_next0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal NLW_ram_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal NLW_ram_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_3_i_15_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_3_i_15_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 131072;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 131072;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 4095;
  attribute bram_slice_begin of ram_reg_1 : label is 9;
  attribute bram_slice_end of ram_reg_1 : label is 17;
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_2 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_2 : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_2 : label is 131072;
  attribute RTL_RAM_NAME of ram_reg_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_2 : label is 0;
  attribute bram_addr_end of ram_reg_2 : label is 4095;
  attribute bram_slice_begin of ram_reg_2 : label is 18;
  attribute bram_slice_end of ram_reg_2 : label is 26;
  attribute ram_addr_begin of ram_reg_2 : label is 0;
  attribute ram_addr_end of ram_reg_2 : label is 4095;
  attribute ram_offset of ram_reg_2 : label is 0;
  attribute ram_slice_begin of ram_reg_2 : label is 18;
  attribute ram_slice_end of ram_reg_2 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d5";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_3 : label is "p0_d5";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_3 : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_3 : label is 131072;
  attribute RTL_RAM_NAME of ram_reg_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_3 : label is 0;
  attribute bram_addr_end of ram_reg_3 : label is 4095;
  attribute bram_slice_begin of ram_reg_3 : label is 27;
  attribute bram_slice_end of ram_reg_3 : label is 31;
  attribute ram_addr_begin of ram_reg_3 : label is 0;
  attribute ram_addr_end of ram_reg_3 : label is 4095;
  attribute ram_offset of ram_reg_3 : label is 0;
  attribute ram_slice_begin of ram_reg_3 : label is 27;
  attribute ram_slice_end of ram_reg_3 : label is 31;
begin
  ADDRBWRADDR(11 downto 0) <= \^addrbwraddr\(11 downto 0);
  read_address_next0(10 downto 0) <= \^read_address_next0\(10 downto 0);
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \out\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addrbwraddr\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => axi_clk_in,
      CLKBWRCLK => axi_clk_in,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => write_data_in(4),
      DIADI(6 downto 5) => write_data_in(7 downto 6),
      DIADI(4 downto 1) => write_data_in(3 downto 0),
      DIADI(0) => write_data_in(3),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => write_data_in(5),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 8) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7) => ram_reg_0_n_28,
      DOADO(6) => ram_reg_0_n_29,
      DOADO(5) => ram_reg_0_n_30,
      DOADO(4) => ram_reg_0_n_31,
      DOADO(3) => ram_reg_0_n_32,
      DOADO(2) => ram_reg_0_n_33,
      DOADO(1) => ram_reg_0_n_34,
      DOADO(0) => ram_reg_0_n_35,
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => ip2bus_mstwr_d(7 downto 0),
      DOPADOP(3 downto 1) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => ram_reg_0_n_71,
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => ip2bus_mstwr_d(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \out\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addrbwraddr\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => axi_clk_in,
      CLKBWRCLK => axi_clk_in,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7) => write_data_in(15),
      DIADI(6 downto 3) => write_data_in(11 downto 8),
      DIADI(2) => write_data_in(11),
      DIADI(1 downto 0) => write_data_in(7 downto 6),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => write_data_in(12),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 8) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7) => ram_reg_1_n_28,
      DOADO(6) => ram_reg_1_n_29,
      DOADO(5) => ram_reg_1_n_30,
      DOADO(4) => ram_reg_1_n_31,
      DOADO(3) => ram_reg_1_n_32,
      DOADO(2) => ram_reg_1_n_33,
      DOADO(1) => ram_reg_1_n_34,
      DOADO(0) => ram_reg_1_n_35,
      DOBDO(31 downto 8) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => ip2bus_mstwr_d(16 downto 9),
      DOPADOP(3 downto 1) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => ram_reg_1_n_71,
      DOPBDOP(3 downto 1) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => ip2bus_mstwr_d(17),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \out\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addrbwraddr\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => axi_clk_in,
      CLKBWRCLK => axi_clk_in,
      DBITERR => NLW_ram_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 4) => write_data_in(19 downto 16),
      DIADI(3) => write_data_in(19),
      DIADI(2 downto 0) => write_data_in(15 downto 13),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => write_data_in(16),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 8) => NLW_ram_reg_2_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7) => ram_reg_2_n_28,
      DOADO(6) => ram_reg_2_n_29,
      DOADO(5) => ram_reg_2_n_30,
      DOADO(4) => ram_reg_2_n_31,
      DOADO(3) => ram_reg_2_n_32,
      DOADO(2) => ram_reg_2_n_33,
      DOADO(1) => ram_reg_2_n_34,
      DOADO(0) => ram_reg_2_n_35,
      DOBDO(31 downto 8) => NLW_ram_reg_2_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => ip2bus_mstwr_d(25 downto 18),
      DOPADOP(3 downto 1) => NLW_ram_reg_2_DOPADOP_UNCONNECTED(3 downto 1),
      DOPADOP(0) => ram_reg_2_n_71,
      DOPBDOP(3 downto 1) => NLW_ram_reg_2_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => ip2bus_mstwr_d(26),
      ECCPARITY(7 downto 0) => NLW_ram_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_2_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \out\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \^addrbwraddr\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => axi_clk_in,
      CLKBWRCLK => axi_clk_in,
      DBITERR => NLW_ram_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 5) => B"000000000000000000000000000",
      DIADI(4 downto 1) => write_data_in(23 downto 20),
      DIADI(0) => write_data_in(23),
      DIBDI(31 downto 0) => B"00000000000000000000000000011111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 5) => NLW_ram_reg_3_DOADO_UNCONNECTED(31 downto 5),
      DOADO(4) => ram_reg_3_n_31,
      DOADO(3) => ram_reg_3_n_32,
      DOADO(2) => ram_reg_3_n_33,
      DOADO(1) => ram_reg_3_n_34,
      DOADO(0) => ram_reg_3_n_35,
      DOBDO(31 downto 5) => NLW_ram_reg_3_DOBDO_UNCONNECTED(31 downto 5),
      DOBDO(4 downto 0) => ip2bus_mstwr_d(31 downto 27),
      DOPADOP(3 downto 0) => NLW_ram_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => WEA(0),
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_3_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_3_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(2),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(3),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(3)
    );
ram_reg_3_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(1),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(2),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(2)
    );
ram_reg_3_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(0),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(1),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(1)
    );
ram_reg_3_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_3_i_17_n_0,
      I1 => Q(0),
      I2 => ram_reg_3_i_16_n_0,
      O => \^addrbwraddr\(0)
    );
ram_reg_3_i_15: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_3_i_18_n_0,
      CO(3 downto 2) => NLW_ram_reg_3_i_15_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_3_i_15_n_2,
      CO(0) => ram_reg_3_i_15_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_3_i_15_O_UNCONNECTED(3),
      O(2 downto 0) => \^read_address_next0\(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => Q(11 downto 9)
    );
ram_reg_3_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0510051000000510"
    )
        port map (
      I0 => ip2bus_otputs(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => ram_reg_3_0,
      I5 => write_pin,
      O => ram_reg_3_i_16_n_0
    );
ram_reg_3_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEFFAEFFFFFFAEF"
    )
        port map (
      I0 => ip2bus_otputs(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => ram_reg_3_0,
      I5 => write_pin,
      O => ram_reg_3_i_17_n_0
    );
ram_reg_3_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_3_i_19_n_0,
      CO(3) => ram_reg_3_i_18_n_0,
      CO(2) => ram_reg_3_i_18_n_1,
      CO(1) => ram_reg_3_i_18_n_2,
      CO(0) => ram_reg_3_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^read_address_next0\(7 downto 4),
      S(3 downto 0) => Q(8 downto 5)
    );
ram_reg_3_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_3_i_19_n_0,
      CO(2) => ram_reg_3_i_19_n_1,
      CO(1) => ram_reg_3_i_19_n_2,
      CO(0) => ram_reg_3_i_19_n_3,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^read_address_next0\(3 downto 0),
      S(3 downto 0) => Q(4 downto 1)
    );
ram_reg_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(10),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(11),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(11)
    );
ram_reg_3_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(9),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(10),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(10)
    );
ram_reg_3_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(8),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(9),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(9)
    );
ram_reg_3_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(7),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(8),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(8)
    );
ram_reg_3_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(6),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(7),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(7)
    );
ram_reg_3_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(5),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(6),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(6)
    );
ram_reg_3_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(4),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(5),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(5)
    );
ram_reg_3_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^read_address_next0\(3),
      I1 => ram_reg_3_i_16_n_0,
      I2 => Q(4),
      I3 => ram_reg_3_i_17_n_0,
      O => \^addrbwraddr\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_timer is
  port (
    runmode_status_a : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    started_status_a : out STD_LOGIC;
    \counter_reg[8]_0\ : out STD_LOGIC;
    \int_stat_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    reload_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \counter_reg[15]_0\ : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    p_4_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_stat_reg[0]_0\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_timer : entity is "timer";
end design_1_block_test_0_1_timer;

architecture STRUCTURE of design_1_block_test_0_1_timer is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal counter0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^counter_reg[8]_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_5__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^runmode_status_a\ : STD_LOGIC;
  signal \started_i_1__1_n_0\ : STD_LOGIC;
  signal \^started_status_a\ : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[10]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[11]_i_1__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \counter[12]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \counter[13]_i_1__2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \counter[14]_i_1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[15]_i_2__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \counter[1]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \counter[2]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \counter[3]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \counter[4]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \counter[5]_i_1__2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \counter[6]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[7]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \counter[8]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \counter[9]_i_1__2\ : label is "soft_lutpair26";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \counter_reg[8]_0\ <= \^counter_reg[8]_0\;
  runmode_status_a <= \^runmode_status_a\;
  started_status_a <= \^started_status_a\;
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => counter0(4 downto 1),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3 downto 0) => counter0(8 downto 5),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(12 downto 9),
      O(3 downto 0) => counter0(12 downto 9),
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(14 downto 13),
      O(3) => \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => counter0(15 downto 13),
      S(3) => '0',
      S(2) => \i__carry__2_i_1__1_n_0\,
      S(1) => \i__carry__2_i_2__1_n_0\,
      S(0) => \i__carry__2_i_3__1_n_0\
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => reload_val(0),
      I1 => \counter_reg[15]_0\,
      I2 => \^q\(0),
      O => p_1_in(0)
    );
\counter[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(10),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(10),
      O => p_1_in(10)
    );
\counter[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(11),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(11),
      O => p_1_in(11)
    );
\counter[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(12),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(12),
      O => p_1_in(12)
    );
\counter[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(13),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(13),
      O => p_1_in(13)
    );
\counter[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(14),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(14),
      O => p_1_in(14)
    );
\counter[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(15),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(15),
      O => p_1_in(15)
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(1),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(1),
      O => p_1_in(1)
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(2),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(2),
      O => p_1_in(2)
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(3),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(3),
      O => p_1_in(3)
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(4),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(4),
      O => p_1_in(4)
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(5),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(5),
      O => p_1_in(5)
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(6),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(6),
      O => p_1_in(6)
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(7),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(7),
      O => p_1_in(7)
    );
\counter[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(8),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(8),
      O => p_1_in(8)
    );
\counter[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(9),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(9),
      O => p_1_in(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(0),
      Q => \^q\(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(10),
      Q => \^q\(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(11),
      Q => \^q\(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(12),
      Q => \^q\(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(13),
      Q => \^q\(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(14),
      Q => \^q\(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(15),
      Q => \^q\(15),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(1),
      Q => \^q\(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(2),
      Q => \^q\(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(3),
      Q => \^q\(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(4),
      Q => \^q\(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(5),
      Q => \^q\(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(6),
      Q => \^q\(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(7),
      Q => \^q\(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(8),
      Q => \^q\(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(9),
      Q => \^q\(9),
      R => '0'
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \i__carry_i_4__1_n_0\
    );
\int_stat[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^counter_reg[8]_0\,
      I1 => p_4_in(0),
      I2 => \int_stat_reg[0]_0\,
      O => \int_stat_reg[0]\
    );
\int_stat[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \int_stat[0]_i_3__0_n_0\,
      I1 => \^q\(8),
      I2 => \^q\(9),
      I3 => \^q\(13),
      I4 => \^q\(4),
      I5 => \int_stat[0]_i_4__0_n_0\,
      O => \^counter_reg[8]_0\
    );
\int_stat[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => \^q\(3),
      O => \int_stat[0]_i_3__0_n_0\
    );
\int_stat[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(15),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \int_stat[0]_i_5__0_n_0\,
      O => \int_stat[0]_i_4__0_n_0\
    );
\int_stat[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(12),
      I2 => \^q\(14),
      I3 => \^q\(0),
      O => \int_stat[0]_i_5__0_n_0\
    );
runmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(1),
      Q => \^runmode_status_a\,
      R => '0'
    );
\started_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => D(0),
      I1 => started_reg_0,
      I2 => \^started_status_a\,
      I3 => \^counter_reg[8]_0\,
      I4 => \^runmode_status_a\,
      O => \started_i_1__1_n_0\
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \started_i_1__1_n_0\,
      Q => \^started_status_a\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_timer_14 is
  port (
    started_status_b : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \OUT_reg[3]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \counter_reg[12]_0\ : out STD_LOGIC;
    \int_stat_reg[1]\ : out STD_LOGIC;
    runmode_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[15]_0\ : in STD_LOGIC;
    \counter_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    started_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_4_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]\ : in STD_LOGIC;
    \data_out_reg[3]\ : in STD_LOGIC;
    started_status_a : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_out_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[1]\ : in STD_LOGIC;
    \data_out_reg[2]_0\ : in STD_LOGIC;
    \data_out_reg[2]_1\ : in STD_LOGIC;
    runmode_status_a : in STD_LOGIC;
    \data_out_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]_1\ : in STD_LOGIC;
    \data_out[7]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_stat_reg[1]_0\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_timer_14 : entity is "timer";
end design_1_block_test_0_1_timer_14;

architecture STRUCTURE of design_1_block_test_0_1_timer_14 is
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__1_n_0\ : STD_LOGIC;
  signal counter_b_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \data_out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_6_n_0\ : STD_LOGIC;
  signal runmode_status_b : STD_LOGIC;
  signal \started_i_1__2_n_0\ : STD_LOGIC;
  signal \^started_status_b\ : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[10]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \counter[11]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[12]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[13]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \counter[14]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter[15]_i_2__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[1]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \counter[2]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \counter[3]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \counter[4]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \counter[5]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \counter[6]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \counter[7]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \counter[8]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \counter[9]_i_1__1\ : label is "soft_lutpair37";
begin
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  started_status_b <= \^started_status_b\;
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => counter_b_val(0),
      DI(3 downto 0) => counter_b_val(4 downto 1),
      O(3) => \counter0_inferred__0/i__carry_n_4\,
      O(2) => \counter0_inferred__0/i__carry_n_5\,
      O(1) => \counter0_inferred__0/i__carry_n_6\,
      O(0) => \counter0_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_b_val(8 downto 5),
      O(3) => \counter0_inferred__0/i__carry__0_n_4\,
      O(2) => \counter0_inferred__0/i__carry__0_n_5\,
      O(1) => \counter0_inferred__0/i__carry__0_n_6\,
      O(0) => \counter0_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_b_val(12 downto 9),
      O(3) => \counter0_inferred__0/i__carry__1_n_4\,
      O(2) => \counter0_inferred__0/i__carry__1_n_5\,
      O(1) => \counter0_inferred__0/i__carry__1_n_6\,
      O(0) => \counter0_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_b_val(14 downto 13),
      O(3) => \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \counter0_inferred__0/i__carry__2_n_5\,
      O(1) => \counter0_inferred__0/i__carry__2_n_6\,
      O(0) => \counter0_inferred__0/i__carry__2_n_7\,
      S(3) => '0',
      S(2) => \i__carry__2_i_1__2_n_0\,
      S(1) => \i__carry__2_i_2__2_n_0\,
      S(0) => \i__carry__2_i_3__2_n_0\
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \counter_reg[15]_0\,
      I2 => counter_b_val(0),
      O => \counter[0]_i_1__1_n_0\
    );
\counter[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(2),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_6\,
      O => \counter[10]_i_1__1_n_0\
    );
\counter[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(3),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_5\,
      O => \counter[11]_i_1__1_n_0\
    );
\counter[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(4),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_4\,
      O => \counter[12]_i_1__1_n_0\
    );
\counter[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(5),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_7\,
      O => \counter[13]_i_1__1_n_0\
    );
\counter[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(6),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_6\,
      O => \counter[14]_i_1__1_n_0\
    );
\counter[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(7),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_5\,
      O => \counter[15]_i_2__1_n_0\
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_7\,
      O => \counter[1]_i_1__1_n_0\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_6\,
      O => \counter[2]_i_1__1_n_0\
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_5\,
      O => \counter[3]_i_1__1_n_0\
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      O => \counter[4]_i_1__1_n_0\
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_7\,
      O => \counter[5]_i_1__1_n_0\
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_6\,
      O => \counter[6]_i_1__1_n_0\
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_5\,
      O => \counter[7]_i_1__1_n_0\
    );
\counter[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(0),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_4\,
      O => \counter[8]_i_1__1_n_0\
    );
\counter[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(1),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_7\,
      O => \counter[9]_i_1__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[0]_i_1__1_n_0\,
      Q => counter_b_val(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[10]_i_1__1_n_0\,
      Q => counter_b_val(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[11]_i_1__1_n_0\,
      Q => counter_b_val(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[12]_i_1__1_n_0\,
      Q => counter_b_val(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[13]_i_1__1_n_0\,
      Q => counter_b_val(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[14]_i_1__1_n_0\,
      Q => counter_b_val(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[15]_i_2__1_n_0\,
      Q => counter_b_val(15),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[1]_i_1__1_n_0\,
      Q => counter_b_val(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[2]_i_1__1_n_0\,
      Q => counter_b_val(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[3]_i_1__1_n_0\,
      Q => counter_b_val(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[4]_i_1__1_n_0\,
      Q => counter_b_val(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[5]_i_1__1_n_0\,
      Q => counter_b_val(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[6]_i_1__1_n_0\,
      Q => counter_b_val(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[7]_i_1__1_n_0\,
      Q => counter_b_val(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[8]_i_1__1_n_0\,
      Q => counter_b_val(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[9]_i_1__1_n_0\,
      Q => counter_b_val(9),
      R => '0'
    );
\data_out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(0),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(0),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[0]_i_4__0_n_0\,
      O => \data_out[0]_i_2__0_n_0\
    );
\data_out[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_4_in(0),
      I1 => \data_out_reg[6]\,
      I2 => \^started_status_b\,
      I3 => \data_out_reg[3]\,
      I4 => started_status_a,
      O => \data_out[0]_i_3__0_n_0\
    );
\data_out[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(8),
      I1 => counter_b_val(0),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(8),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(0),
      O => \data_out[0]_i_4__0_n_0\
    );
\data_out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(1),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(1),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[1]_i_4__0_n_0\,
      O => \data_out[1]_i_2__0_n_0\
    );
\data_out[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(9),
      I1 => counter_b_val(1),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(9),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(1),
      O => \data_out[1]_i_4__0_n_0\
    );
\data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAAF30000AAF3"
    )
        port map (
      I0 => \data_out[2]_i_2_n_0\,
      I1 => \data_out_reg[2]\(0),
      I2 => \data_out_reg[2]_0\,
      I3 => ADDRARDADDR(0),
      I4 => ADDRARDADDR(1),
      I5 => \data_out_reg[2]_1\,
      O => \OUT_reg[3]\(2)
    );
\data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(10),
      I1 => counter_b_val(2),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(10),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(2),
      O => \data_out[2]_i_2_n_0\
    );
\data_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => runmode_status_a,
      I1 => \data_out_reg[3]\,
      I2 => runmode_status_b,
      I3 => \data_out_reg[6]\,
      I4 => ADDRARDADDR(1),
      I5 => \data_out[3]_i_2_n_0\,
      O => \OUT_reg[3]\(3)
    );
\data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(2),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(2),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[3]_i_3__0_n_0\,
      O => \data_out[3]_i_2_n_0\
    );
\data_out[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(11),
      I1 => counter_b_val(3),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(11),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(3),
      O => \data_out[3]_i_3__0_n_0\
    );
\data_out[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(12),
      I1 => counter_b_val(4),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(12),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(4),
      O => \counter_reg[12]_0\
    );
\data_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \data_out_reg[6]_0\(0),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[6]_1\(0),
      I3 => \data_out_reg[6]\,
      I4 => ADDRARDADDR(1),
      I5 => \data_out[5]_i_2_n_0\,
      O => \OUT_reg[3]\(4)
    );
\data_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(3),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(3),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[5]_i_3__0_n_0\,
      O => \data_out[5]_i_2_n_0\
    );
\data_out[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(13),
      I1 => counter_b_val(5),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(13),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(5),
      O => \data_out[5]_i_3__0_n_0\
    );
\data_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \data_out_reg[6]_0\(1),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[6]_1\(1),
      I3 => \data_out_reg[6]\,
      I4 => ADDRARDADDR(1),
      I5 => \data_out[6]_i_3__0_n_0\,
      O => \OUT_reg[3]\(5)
    );
\data_out[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(4),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(4),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[6]_i_4__0_n_0\,
      O => \data_out[6]_i_3__0_n_0\
    );
\data_out[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(14),
      I1 => counter_b_val(6),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(14),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(6),
      O => \data_out[6]_i_4__0_n_0\
    );
\data_out[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFFFE2FF0000"
    )
        port map (
      I0 => \data_out_reg[7]\(5),
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[7]_0\(5),
      I3 => \data_out_reg[2]\(0),
      I4 => \data_out_reg[6]\,
      I5 => \data_out[7]_i_5__0_n_0\,
      O => \data_out[7]_i_3__0_n_0\
    );
\data_out[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(15),
      I1 => counter_b_val(7),
      I2 => \data_out_reg[2]\(0),
      I3 => \data_out[7]_i_3__0_0\(15),
      I4 => \data_out_reg[3]\,
      I5 => \data_out[7]_i_3__0_0\(7),
      O => \data_out[7]_i_5__0_n_0\
    );
\data_out_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[0]_i_2__0_n_0\,
      I1 => \data_out[0]_i_3__0_n_0\,
      O => \OUT_reg[3]\(0),
      S => ADDRARDADDR(1)
    );
\data_out_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[1]_i_2__0_n_0\,
      I1 => \data_out_reg[1]\,
      O => \OUT_reg[3]\(1),
      S => ADDRARDADDR(1)
    );
\data_out_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_3__0_n_0\,
      I1 => \data_out_reg[7]_1\,
      O => \OUT_reg[3]\(6),
      S => ADDRARDADDR(1)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(8),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(7),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(6),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(5),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(12),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(11),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(10),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(9),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(15),
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(14),
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(13),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(4),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(2),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(1),
      O => \i__carry_i_4__2_n_0\
    );
\int_stat[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^counter_reg[7]_0\,
      I1 => p_4_in(1),
      I2 => \int_stat_reg[1]_0\,
      O => \int_stat_reg[1]\
    );
\int_stat[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \int_stat[1]_i_4__0_n_0\,
      I1 => counter_b_val(7),
      I2 => counter_b_val(4),
      I3 => counter_b_val(12),
      I4 => counter_b_val(2),
      I5 => \int_stat[1]_i_5__0_n_0\,
      O => \^counter_reg[7]_0\
    );
\int_stat[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_b_val(9),
      I1 => counter_b_val(3),
      I2 => counter_b_val(1),
      I3 => counter_b_val(8),
      O => \int_stat[1]_i_4__0_n_0\
    );
\int_stat[1]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_b_val(11),
      I1 => counter_b_val(15),
      I2 => counter_b_val(5),
      I3 => counter_b_val(10),
      I4 => \int_stat[1]_i_6_n_0\,
      O => \int_stat[1]_i_5__0_n_0\
    );
\int_stat[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_b_val(13),
      I1 => counter_b_val(6),
      I2 => counter_b_val(14),
      I3 => counter_b_val(0),
      O => \int_stat[1]_i_6_n_0\
    );
runmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg_0(0),
      D => D(1),
      Q => runmode_status_b,
      R => '0'
    );
\started_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => D(0),
      I1 => started_reg_0,
      I2 => \^started_status_b\,
      I3 => \^counter_reg[7]_0\,
      I4 => runmode_status_b,
      O => \started_i_1__2_n_0\
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \started_i_1__2_n_0\,
      Q => \^started_status_b\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_timer_15 is
  port (
    runmode_status_a : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    started_status_a : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \int_stat_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    reload_val : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \counter_reg[15]_0\ : in STD_LOGIC;
    p_4_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_stat_reg[0]_0\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_timer_15 : entity is "timer";
end design_1_block_test_0_1_timer_15;

architecture STRUCTURE of design_1_block_test_0_1_timer_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal counter0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_3_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_4_n_0\ : STD_LOGIC;
  signal \int_stat[0]_i_5_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^runmode_status_a\ : STD_LOGIC;
  signal started_i_1_n_0 : STD_LOGIC;
  signal \^started_status_a\ : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \counter[10]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \counter[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \counter[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counter[15]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \counter[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \counter[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \counter[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \counter[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \counter[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \counter[9]_i_1\ : label is "soft_lutpair9";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  runmode_status_a <= \^runmode_status_a\;
  started_status_a <= \^started_status_a\;
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => counter0(4 downto 1),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(8 downto 5),
      O(3 downto 0) => counter0(8 downto 5),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(12 downto 9),
      O(3 downto 0) => counter0(12 downto 9),
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(14 downto 13),
      O(3) => \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => counter0(15 downto 13),
      S(3) => '0',
      S(2) => \i__carry__2_i_1__0_n_0\,
      S(1) => \i__carry__2_i_2_n_0\,
      S(0) => \i__carry__2_i_3__0_n_0\
    );
\counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => reload_val(0),
      I1 => \counter_reg[15]_0\,
      I2 => \^q\(0),
      O => p_1_in(0)
    );
\counter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(10),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(10),
      O => p_1_in(10)
    );
\counter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(11),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(11),
      O => p_1_in(11)
    );
\counter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(12),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(12),
      O => p_1_in(12)
    );
\counter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(13),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(13),
      O => p_1_in(13)
    );
\counter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(14),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(14),
      O => p_1_in(14)
    );
\counter[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(15),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(15),
      O => p_1_in(15)
    );
\counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(1),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(1),
      O => p_1_in(1)
    );
\counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(2),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(2),
      O => p_1_in(2)
    );
\counter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(3),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(3),
      O => p_1_in(3)
    );
\counter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(4),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(4),
      O => p_1_in(4)
    );
\counter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(5),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(5),
      O => p_1_in(5)
    );
\counter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(6),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(6),
      O => p_1_in(6)
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(7),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(7),
      O => p_1_in(7)
    );
\counter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(8),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(8),
      O => p_1_in(8)
    );
\counter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reload_val(9),
      I1 => \counter_reg[15]_0\,
      I2 => counter0(9),
      O => p_1_in(9)
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(0),
      Q => \^q\(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(10),
      Q => \^q\(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(11),
      Q => \^q\(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(12),
      Q => \^q\(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(13),
      Q => \^q\(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(14),
      Q => \^q\(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(15),
      Q => \^q\(15),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(1),
      Q => \^q\(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(2),
      Q => \^q\(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(3),
      Q => \^q\(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(4),
      Q => \^q\(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(5),
      Q => \^q\(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(6),
      Q => \^q\(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(7),
      Q => \^q\(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(8),
      Q => \^q\(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => p_1_in(9),
      Q => \^q\(9),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(13),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \i__carry_i_4__0_n_0\
    );
\int_stat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^counter_reg[7]_0\,
      I1 => p_4_in(0),
      I2 => \int_stat_reg[0]_0\,
      O => \int_stat_reg[0]\
    );
\int_stat[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \int_stat[0]_i_3_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(4),
      I3 => \^q\(12),
      I4 => \^q\(2),
      I5 => \int_stat[0]_i_4_n_0\,
      O => \^counter_reg[7]_0\
    );
\int_stat[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(8),
      O => \int_stat[0]_i_3_n_0\
    );
\int_stat[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(15),
      I2 => \^q\(5),
      I3 => \^q\(10),
      I4 => \int_stat[0]_i_5_n_0\,
      O => \int_stat[0]_i_4_n_0\
    );
\int_stat[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(6),
      I2 => \^q\(14),
      I3 => \^q\(0),
      O => \int_stat[0]_i_5_n_0\
    );
runmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(1),
      Q => \^runmode_status_a\,
      R => '0'
    );
started_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => D(0),
      I1 => started_reg_0,
      I2 => \^started_status_a\,
      I3 => \^counter_reg[7]_0\,
      I4 => \^runmode_status_a\,
      O => started_i_1_n_0
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => started_i_1_n_0,
      Q => \^started_status_a\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_timer_16 is
  port (
    started_status_b : out STD_LOGIC;
    \int_mask_reg[4]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[7]_0\ : out STD_LOGIC;
    \int_stat_reg[1]\ : out STD_LOGIC;
    runmode_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    p_4_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[0]_0\ : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC;
    \data_out_reg[1]\ : in STD_LOGIC;
    \data_out_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[6]\ : in STD_LOGIC;
    \data_out_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_reg[2]\ : in STD_LOGIC;
    runmode_status_a : in STD_LOGIC;
    \data_out_reg[3]\ : in STD_LOGIC;
    \data_out_reg[4]\ : in STD_LOGIC;
    \data_out_reg[5]\ : in STD_LOGIC;
    \data_out_reg[6]_1\ : in STD_LOGIC;
    irq : in STD_LOGIC;
    \data_out_reg[7]_0\ : in STD_LOGIC;
    \data_out_reg[7]_1\ : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    \counter_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \counter_reg[15]_0\ : in STD_LOGIC;
    \counter_reg[15]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out_reg[7]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    started_status_a : in STD_LOGIC;
    \int_stat_reg[1]_0\ : in STD_LOGIC;
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_timer_16 : entity is "timer";
end design_1_block_test_0_1_timer_16;

architecture STRUCTURE of design_1_block_test_0_1_timer_16 is
  signal \counter0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \counter0_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__0_n_0\ : STD_LOGIC;
  signal counter_b_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^counter_reg[7]_0\ : STD_LOGIC;
  signal \data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_4_n_0\ : STD_LOGIC;
  signal \int_stat[1]_i_5_n_0\ : STD_LOGIC;
  signal runmode_status_b : STD_LOGIC;
  signal \started_i_1__0_n_0\ : STD_LOGIC;
  signal \^started_status_b\ : STD_LOGIC;
  signal \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[10]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \counter[11]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \counter[12]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \counter[13]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \counter[14]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \counter[15]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \counter[1]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \counter[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \counter[3]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \counter[4]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \counter[5]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \counter[6]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \counter[7]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \counter[8]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \counter[9]_i_1__0\ : label is "soft_lutpair15";
begin
  \counter_reg[7]_0\ <= \^counter_reg[7]_0\;
  started_status_b <= \^started_status_b\;
\counter0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter0_inferred__0/i__carry_n_0\,
      CO(2) => \counter0_inferred__0/i__carry_n_1\,
      CO(1) => \counter0_inferred__0/i__carry_n_2\,
      CO(0) => \counter0_inferred__0/i__carry_n_3\,
      CYINIT => counter_b_val(0),
      DI(3 downto 0) => counter_b_val(4 downto 1),
      O(3) => \counter0_inferred__0/i__carry_n_4\,
      O(2) => \counter0_inferred__0/i__carry_n_5\,
      O(1) => \counter0_inferred__0/i__carry_n_6\,
      O(0) => \counter0_inferred__0/i__carry_n_7\,
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\counter0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__0_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__0_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__0_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_b_val(8 downto 5),
      O(3) => \counter0_inferred__0/i__carry__0_n_4\,
      O(2) => \counter0_inferred__0/i__carry__0_n_5\,
      O(1) => \counter0_inferred__0/i__carry__0_n_6\,
      O(0) => \counter0_inferred__0/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\counter0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__0_n_0\,
      CO(3) => \counter0_inferred__0/i__carry__1_n_0\,
      CO(2) => \counter0_inferred__0/i__carry__1_n_1\,
      CO(1) => \counter0_inferred__0/i__carry__1_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => counter_b_val(12 downto 9),
      O(3) => \counter0_inferred__0/i__carry__1_n_4\,
      O(2) => \counter0_inferred__0/i__carry__1_n_5\,
      O(1) => \counter0_inferred__0/i__carry__1_n_6\,
      O(0) => \counter0_inferred__0/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\counter0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_counter0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter0_inferred__0/i__carry__2_n_2\,
      CO(0) => \counter0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => counter_b_val(14 downto 13),
      O(3) => \NLW_counter0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \counter0_inferred__0/i__carry__2_n_5\,
      O(1) => \counter0_inferred__0/i__carry__2_n_6\,
      O(0) => \counter0_inferred__0/i__carry__2_n_7\,
      S(3) => '0',
      S(2) => \i__carry__2_i_1_n_0\,
      S(1) => \i__carry__2_i_2__0_n_0\,
      S(0) => \i__carry__2_i_3_n_0\
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \counter_reg[7]_1\(0),
      I1 => \counter_reg[15]_0\,
      I2 => counter_b_val(0),
      O => \counter[0]_i_1__0_n_0\
    );
\counter[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(2),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_6\,
      O => \counter[10]_i_1__0_n_0\
    );
\counter[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(3),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_5\,
      O => \counter[11]_i_1__0_n_0\
    );
\counter[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(4),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_4\,
      O => \counter[12]_i_1__0_n_0\
    );
\counter[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(5),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_7\,
      O => \counter[13]_i_1__0_n_0\
    );
\counter[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(6),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_6\,
      O => \counter[14]_i_1__0_n_0\
    );
\counter[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(7),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__2_n_5\,
      O => \counter[15]_i_2__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(1),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_7\,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(2),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_6\,
      O => \counter[2]_i_1__0_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(3),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_5\,
      O => \counter[3]_i_1__0_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(4),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry_n_4\,
      O => \counter[4]_i_1__0_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(5),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_7\,
      O => \counter[5]_i_1__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(6),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_6\,
      O => \counter[6]_i_1__0_n_0\
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[7]_1\(7),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_5\,
      O => \counter[7]_i_1__0_n_0\
    );
\counter[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(0),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__0_n_4\,
      O => \counter[8]_i_1__0_n_0\
    );
\counter[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \counter_reg[15]_1\(1),
      I1 => \counter_reg[15]_0\,
      I2 => \counter0_inferred__0/i__carry__1_n_7\,
      O => \counter[9]_i_1__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[0]_i_1__0_n_0\,
      Q => counter_b_val(0),
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[10]_i_1__0_n_0\,
      Q => counter_b_val(10),
      R => '0'
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[11]_i_1__0_n_0\,
      Q => counter_b_val(11),
      R => '0'
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[12]_i_1__0_n_0\,
      Q => counter_b_val(12),
      R => '0'
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[13]_i_1__0_n_0\,
      Q => counter_b_val(13),
      R => '0'
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[14]_i_1__0_n_0\,
      Q => counter_b_val(14),
      R => '0'
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[15]_i_2__0_n_0\,
      Q => counter_b_val(15),
      R => '0'
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[1]_i_1__0_n_0\,
      Q => counter_b_val(1),
      R => '0'
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[2]_i_1__0_n_0\,
      Q => counter_b_val(2),
      R => '0'
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[3]_i_1__0_n_0\,
      Q => counter_b_val(3),
      R => '0'
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[4]_i_1__0_n_0\,
      Q => counter_b_val(4),
      R => '0'
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[5]_i_1__0_n_0\,
      Q => counter_b_val(5),
      R => '0'
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[6]_i_1__0_n_0\,
      Q => counter_b_val(6),
      R => '0'
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[7]_i_1__0_n_0\,
      Q => counter_b_val(7),
      R => '0'
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[8]_i_1__0_n_0\,
      Q => counter_b_val(8),
      R => '0'
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \counter_reg[0]_0\(0),
      D => \counter[9]_i_1__0_n_0\,
      Q => counter_b_val(9),
      R => '0'
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_4_in(0),
      I1 => \data_out[0]_i_2_n_0\,
      I2 => \data_out_reg[0]\(1),
      I3 => \data_out_reg[0]_0\,
      I4 => \data_out_reg[7]\,
      I5 => \data_out[0]_i_4_n_0\,
      O => \int_mask_reg[4]\(0)
    );
\data_out[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^started_status_b\,
      I1 => \data_out_reg[6]\,
      I2 => started_status_a,
      O => \data_out[0]_i_2_n_0\
    );
\data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(8),
      I1 => counter_b_val(0),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(8),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(0),
      O => \data_out[0]_i_4_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_4_in(1),
      I1 => \data_out_reg[1]\,
      I2 => \data_out_reg[0]\(1),
      I3 => \data_out_reg[1]_0\,
      I4 => \data_out_reg[7]\,
      I5 => \data_out[1]_i_4_n_0\,
      O => \int_mask_reg[4]\(1)
    );
\data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(9),
      I1 => counter_b_val(1),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(9),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(1),
      O => \data_out[1]_i_4_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(0),
      I1 => \data_out_reg[6]\,
      I2 => \data_out_reg[6]_0\(0),
      I3 => \data_out_reg[7]\,
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[2]_i_2_n_0\,
      O => \int_mask_reg[4]\(2)
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(10),
      I1 => counter_b_val(2),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(10),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(2),
      O => \data_out[2]_i_3_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => runmode_status_a,
      I1 => \data_out_reg[6]\,
      I2 => runmode_status_b,
      I3 => \data_out_reg[7]\,
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[3]_i_2_n_0\,
      O => \int_mask_reg[4]\(3)
    );
\data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(11),
      I1 => counter_b_val(3),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(11),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(3),
      O => \data_out[3]_i_3_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => p_4_in(2),
      I1 => \data_out_reg[0]\(1),
      I2 => \data_out_reg[4]\,
      I3 => \data_out_reg[7]\,
      I4 => \data_out[4]_i_3_n_0\,
      O => \int_mask_reg[4]\(4)
    );
\data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(12),
      I1 => counter_b_val(4),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(12),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(4),
      O => \data_out[4]_i_3_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(1),
      I1 => \data_out_reg[6]\,
      I2 => \data_out_reg[6]_0\(1),
      I3 => \data_out_reg[7]\,
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[5]_i_2_n_0\,
      O => \int_mask_reg[4]\(5)
    );
\data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(13),
      I1 => counter_b_val(5),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(13),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(5),
      O => \data_out[5]_i_3_n_0\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Q(2),
      I1 => \data_out_reg[6]\,
      I2 => \data_out_reg[6]_0\(2),
      I3 => \data_out_reg[7]\,
      I4 => \data_out_reg[0]\(1),
      I5 => \data_out_reg[6]_i_2_n_0\,
      O => \int_mask_reg[4]\(6)
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(14),
      I1 => counter_b_val(6),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(14),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(6),
      O => \data_out[6]_i_3_n_0\
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => irq,
      I1 => \data_out_reg[7]_0\,
      I2 => \data_out_reg[0]\(1),
      I3 => \data_out_reg[7]_1\,
      I4 => \data_out_reg[7]\,
      I5 => \data_out[7]_i_7_n_0\,
      O => \int_mask_reg[4]\(7)
    );
\data_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_b_val(15),
      I1 => counter_b_val(7),
      I2 => \data_out_reg[0]\(0),
      I3 => \data_out_reg[7]_2\(15),
      I4 => \data_out_reg[6]\,
      I5 => \data_out_reg[7]_2\(7),
      O => \data_out[7]_i_7_n_0\
    );
\data_out_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[2]_i_3_n_0\,
      I1 => \data_out_reg[2]\,
      O => \data_out_reg[2]_i_2_n_0\,
      S => \data_out_reg[7]\
    );
\data_out_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[3]_i_3_n_0\,
      I1 => \data_out_reg[3]\,
      O => \data_out_reg[3]_i_2_n_0\,
      S => \data_out_reg[7]\
    );
\data_out_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[5]_i_3_n_0\,
      I1 => \data_out_reg[5]\,
      O => \data_out_reg[5]_i_2_n_0\,
      S => \data_out_reg[7]\
    );
\data_out_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[6]_i_3_n_0\,
      I1 => \data_out_reg[6]_1\,
      O => \data_out_reg[6]_i_2_n_0\,
      S => \data_out_reg[7]\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(8),
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(7),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(6),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(5),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(12),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(11),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(10),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(9),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(14),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(4),
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(3),
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(2),
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_b_val(1),
      O => \i__carry_i_4_n_0\
    );
\int_stat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^counter_reg[7]_0\,
      I1 => p_4_in(1),
      I2 => \int_stat_reg[1]_0\,
      O => \int_stat_reg[1]\
    );
\int_stat[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \int_stat[1]_i_3_n_0\,
      I1 => counter_b_val(7),
      I2 => counter_b_val(4),
      I3 => counter_b_val(12),
      I4 => counter_b_val(2),
      I5 => \int_stat[1]_i_4_n_0\,
      O => \^counter_reg[7]_0\
    );
\int_stat[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_b_val(9),
      I1 => counter_b_val(3),
      I2 => counter_b_val(1),
      I3 => counter_b_val(8),
      O => \int_stat[1]_i_3_n_0\
    );
\int_stat[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter_b_val(11),
      I1 => counter_b_val(15),
      I2 => counter_b_val(5),
      I3 => counter_b_val(10),
      I4 => \int_stat[1]_i_5_n_0\,
      O => \int_stat[1]_i_4_n_0\
    );
\int_stat[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_b_val(13),
      I1 => counter_b_val(6),
      I2 => counter_b_val(14),
      I3 => counter_b_val(0),
      O => \int_stat[1]_i_5_n_0\
    );
runmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg_0(0),
      D => D(1),
      Q => runmode_status_b,
      R => '0'
    );
\started_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
        port map (
      I0 => D(0),
      I1 => started_reg_0,
      I2 => \^started_status_b\,
      I3 => \^counter_reg[7]_0\,
      I4 => runmode_status_b,
      O => \started_i_1__0_n_0\
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \started_i_1__0_n_0\,
      Q => \^started_status_b\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_MOS6581 is
  port (
    B : out STD_LOGIC_VECTOR ( 2 downto 0 );
    audio_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    c64_reset : in STD_LOGIC;
    \filter_reg[fc][3]_0\ : in STD_LOGIC;
    \v_reg[2][atk][3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \filter_reg[fc][2]_0\ : in STD_LOGIC;
    \filter_reg[fc][1]_0\ : in STD_LOGIC;
    \filter_reg[fc][0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    v1_out : in STD_LOGIC;
    v7_out : in STD_LOGIC;
    v4_out : in STD_LOGIC;
    \filter_reg[res][3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[0][pw][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[1][pw][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[2][pw][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[0][freq][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[0][atk][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[0][stn][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[2][freq][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[1][freq][8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \v_reg[1][atk][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[1][stn][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[2][atk][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \v_reg[2][stn][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_MOS6581 : entity is "MOS6581";
end design_1_block_test_0_1_MOS6581;

architecture STRUCTURE of design_1_block_test_0_1_MOS6581 is
  signal A : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal A_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^b\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal acc_23_delay : STD_LOGIC;
  signal acc_next : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_next0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_next0_7 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_next_2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal filt_n_0 : STD_LOGIC;
  signal filt_n_22 : STD_LOGIC;
  signal filt_n_23 : STD_LOGIC;
  signal filt_n_24 : STD_LOGIC;
  signal filt_n_25 : STD_LOGIC;
  signal filt_n_26 : STD_LOGIC;
  signal filt_n_27 : STD_LOGIC;
  signal filt_n_28 : STD_LOGIC;
  signal filt_n_29 : STD_LOGIC;
  signal filt_n_3 : STD_LOGIC;
  signal filt_n_30 : STD_LOGIC;
  signal filt_n_31 : STD_LOGIC;
  signal filt_n_32 : STD_LOGIC;
  signal filt_n_33 : STD_LOGIC;
  signal filt_n_34 : STD_LOGIC;
  signal filt_n_35 : STD_LOGIC;
  signal filt_n_36 : STD_LOGIC;
  signal filt_n_37 : STD_LOGIC;
  signal filt_n_38 : STD_LOGIC;
  signal filt_n_39 : STD_LOGIC;
  signal filt_n_40 : STD_LOGIC;
  signal filt_n_41 : STD_LOGIC;
  signal filt_n_42 : STD_LOGIC;
  signal filt_n_43 : STD_LOGIC;
  signal filt_n_44 : STD_LOGIC;
  signal filt_n_45 : STD_LOGIC;
  signal \filter_reg[bp_n_0_]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][10]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][3]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][4]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][5]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][6]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][7]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][8]\ : STD_LOGIC;
  signal \filter_reg[fc_n_0_][9]\ : STD_LOGIC;
  signal \filter_reg[filt_n_0_][0]\ : STD_LOGIC;
  signal \filter_reg[filt_n_0_][1]\ : STD_LOGIC;
  signal \filter_reg[filt_n_0_][2]\ : STD_LOGIC;
  signal \filter_reg[hp_n_0_]\ : STD_LOGIC;
  signal \filter_reg[lp_n_0_]\ : STD_LOGIC;
  signal \filter_reg[off_n_0_3]\ : STD_LOGIC;
  signal \filter_reg[res_n_0_][0]\ : STD_LOGIC;
  signal \filter_reg[res_n_0_][1]\ : STD_LOGIC;
  signal \filter_reg[res_n_0_][2]\ : STD_LOGIC;
  signal \filter_reg[res_n_0_][3]\ : STD_LOGIC;
  signal \filter_reg[vol_n_0_][0]\ : STD_LOGIC;
  signal \filter_reg[vol_n_0_][1]\ : STD_LOGIC;
  signal \filter_reg[vol_n_0_][2]\ : STD_LOGIC;
  signal \filter_reg[vol_n_0_][3]\ : STD_LOGIC;
  signal low_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal out0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \out0_in__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \out0_in__1\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \out1__0\ : STD_LOGIC;
  signal \out1__0_5\ : STD_LOGIC;
  signal \out1__0_9\ : STD_LOGIC;
  signal out_next0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sync_2_delay : STD_LOGIC;
  signal \v[0][acc]\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \v[0][out]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v[1][acc]\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \v[1][out]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v[2][acc]\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \v[2][out]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \v[2][sync_out]\ : STD_LOGIC;
  signal \v_reg[0][atk_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][atk_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][atk_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][atk_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][dcy_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][dcy_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][dcy_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][dcy_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][12]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][13]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][14]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][15]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[0][freq_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[0][gate_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][noise_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][pulse_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[0][pw_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[0][ring_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][rls_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][rls_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][rls_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][rls_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][saw_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][stn_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[0][stn_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[0][stn_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[0][stn_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[0][sync_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][test_n_0_]\ : STD_LOGIC;
  signal \v_reg[0][triangle_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][atk_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][atk_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][atk_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][atk_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][dcy_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][dcy_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][dcy_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][dcy_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][12]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][13]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][14]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][15]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[1][freq_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[1][gate_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][noise_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][pulse_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[1][pw_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[1][ring_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][rls_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][rls_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][rls_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][rls_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][saw_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][stn_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[1][stn_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[1][stn_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[1][stn_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[1][sync_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][test_n_0_]\ : STD_LOGIC;
  signal \v_reg[1][triangle_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][atk_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][atk_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][atk_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][atk_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][dcy_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][dcy_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][dcy_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][dcy_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][12]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][13]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][14]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][15]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[2][freq_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[2][gate_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][noise_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][pulse_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][10]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][11]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][4]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][5]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][6]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][7]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][8]\ : STD_LOGIC;
  signal \v_reg[2][pw_n_0_][9]\ : STD_LOGIC;
  signal \v_reg[2][ring_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][rls_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][rls_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][rls_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][rls_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][saw_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][stn_n_0_][0]\ : STD_LOGIC;
  signal \v_reg[2][stn_n_0_][1]\ : STD_LOGIC;
  signal \v_reg[2][stn_n_0_][2]\ : STD_LOGIC;
  signal \v_reg[2][stn_n_0_][3]\ : STD_LOGIC;
  signal \v_reg[2][sync_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][test_n_0_]\ : STD_LOGIC;
  signal \v_reg[2][triangle_n_0_]\ : STD_LOGIC;
  signal \voice[0].acc_n_0\ : STD_LOGIC;
  signal \voice[0].acc_n_1\ : STD_LOGIC;
  signal \voice[0].acc_n_27\ : STD_LOGIC;
  signal \voice[0].acc_n_28\ : STD_LOGIC;
  signal \voice[0].acc_n_29\ : STD_LOGIC;
  signal \voice[0].acc_n_30\ : STD_LOGIC;
  signal \voice[0].acc_n_31\ : STD_LOGIC;
  signal \voice[0].acc_n_32\ : STD_LOGIC;
  signal \voice[0].acc_n_33\ : STD_LOGIC;
  signal \voice[0].acc_n_34\ : STD_LOGIC;
  signal \voice[0].acc_n_35\ : STD_LOGIC;
  signal \voice[0].acc_n_36\ : STD_LOGIC;
  signal \voice[0].acc_n_37\ : STD_LOGIC;
  signal \voice[0].acc_n_38\ : STD_LOGIC;
  signal \voice[0].acc_n_51\ : STD_LOGIC;
  signal \voice[1].acc_n_49\ : STD_LOGIC;
  signal \voice[1].acc_n_50\ : STD_LOGIC;
  signal \voice[1].acc_n_51\ : STD_LOGIC;
  signal \voice[1].acc_n_52\ : STD_LOGIC;
  signal \voice[1].acc_n_53\ : STD_LOGIC;
  signal \voice[1].acc_n_54\ : STD_LOGIC;
  signal \voice[1].acc_n_55\ : STD_LOGIC;
  signal \voice[1].acc_n_56\ : STD_LOGIC;
  signal \voice[1].acc_n_57\ : STD_LOGIC;
  signal \voice[1].acc_n_58\ : STD_LOGIC;
  signal \voice[1].acc_n_59\ : STD_LOGIC;
  signal \voice[1].acc_n_60\ : STD_LOGIC;
  signal \voice[1].acc_n_61\ : STD_LOGIC;
  signal \voice[1].acc_n_74\ : STD_LOGIC;
  signal \voice[1].wave_n_13\ : STD_LOGIC;
  signal \voice[1].wave_n_14\ : STD_LOGIC;
  signal \voice[1].wave_n_15\ : STD_LOGIC;
  signal \voice[1].wave_n_16\ : STD_LOGIC;
  signal \voice[1].wave_n_17\ : STD_LOGIC;
  signal \voice[1].wave_n_18\ : STD_LOGIC;
  signal \voice[1].wave_n_19\ : STD_LOGIC;
  signal \voice[1].wave_n_20\ : STD_LOGIC;
  signal \voice[1].wave_n_21\ : STD_LOGIC;
  signal \voice[1].wave_n_22\ : STD_LOGIC;
  signal \voice[1].wave_n_23\ : STD_LOGIC;
  signal \voice[1].wave_n_24\ : STD_LOGIC;
  signal \voice[1].wave_n_25\ : STD_LOGIC;
  signal \voice[1].wave_n_27\ : STD_LOGIC;
  signal \voice[1].wave_n_41\ : STD_LOGIC;
  signal \voice[1].wave_n_42\ : STD_LOGIC;
  signal \voice[1].wave_n_43\ : STD_LOGIC;
  signal \voice[1].wave_n_44\ : STD_LOGIC;
  signal \voice[1].wave_n_45\ : STD_LOGIC;
  signal \voice[1].wave_n_46\ : STD_LOGIC;
  signal \voice[1].wave_n_47\ : STD_LOGIC;
  signal \voice[1].wave_n_48\ : STD_LOGIC;
  signal \voice[1].wave_n_49\ : STD_LOGIC;
  signal \voice[1].wave_n_50\ : STD_LOGIC;
  signal \voice[1].wave_n_51\ : STD_LOGIC;
  signal \voice[1].wave_n_52\ : STD_LOGIC;
  signal \voice[2].acc_n_26\ : STD_LOGIC;
  signal \voice[2].acc_n_27\ : STD_LOGIC;
  signal \voice[2].acc_n_28\ : STD_LOGIC;
  signal \voice[2].acc_n_29\ : STD_LOGIC;
  signal \voice[2].acc_n_30\ : STD_LOGIC;
  signal \voice[2].acc_n_31\ : STD_LOGIC;
  signal \voice[2].acc_n_32\ : STD_LOGIC;
  signal \voice[2].acc_n_33\ : STD_LOGIC;
  signal \voice[2].acc_n_34\ : STD_LOGIC;
  signal \voice[2].acc_n_35\ : STD_LOGIC;
  signal \voice[2].acc_n_36\ : STD_LOGIC;
  signal \voice[2].acc_n_37\ : STD_LOGIC;
  signal \voice[2].wave_n_13\ : STD_LOGIC;
  signal vol_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vol_next_0 : STD_LOGIC;
  signal vol_next_3 : STD_LOGIC;
  signal vol_next_8 : STD_LOGIC;
  signal \vol_next__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \vol_next__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  B(2 downto 0) <= \^b\(2 downto 0);
acc_23_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \v[2][acc]\(23),
      Q => acc_23_delay,
      R => '0'
    );
filt: entity work.design_1_block_test_0_1_sid_filter
     port map (
      B(5) => \filter_reg[fc_n_0_][5]\,
      B(4) => \filter_reg[fc_n_0_][4]\,
      B(3) => \filter_reg[fc_n_0_][3]\,
      B(2 downto 0) => \^b\(2 downto 0),
      CO(0) => filt_n_3,
      DI(3) => \voice[1].wave_n_22\,
      DI(2) => \voice[1].wave_n_23\,
      DI(1) => \voice[1].wave_n_24\,
      DI(0) => \voice[1].wave_n_25\,
      O(1 downto 0) => p_0_in(2 downto 1),
      P(0) => filt_n_0,
      Q(3) => \filter_reg[res_n_0_][3]\,
      Q(2) => \filter_reg[res_n_0_][2]\,
      Q(1) => \filter_reg[res_n_0_][1]\,
      Q(0) => \filter_reg[res_n_0_][0]\,
      S(3) => \voice[1].wave_n_41\,
      S(2) => \voice[1].wave_n_42\,
      S(1) => \voice[1].wave_n_43\,
      S(0) => \voice[1].wave_n_44\,
      audio_out(15 downto 0) => audio_out(15 downto 0),
      \audio_out_reg__14_0\(3) => \filter_reg[vol_n_0_][3]\,
      \audio_out_reg__14_0\(2) => \filter_reg[vol_n_0_][2]\,
      \audio_out_reg__14_0\(1) => \filter_reg[vol_n_0_][1]\,
      \audio_out_reg__14_0\(0) => \filter_reg[vol_n_0_][0]\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \filter_reg[filt][1]\(3) => filt_n_22,
      \filter_reg[filt][1]\(2) => filt_n_23,
      \filter_reg[filt][1]\(1) => filt_n_24,
      \filter_reg[filt][1]\(0) => filt_n_25,
      \filter_reg[filt][1]_0\(3) => filt_n_26,
      \filter_reg[filt][1]_0\(2) => filt_n_27,
      \filter_reg[filt][1]_0\(1) => filt_n_28,
      \filter_reg[filt][1]_0\(0) => filt_n_29,
      \filter_reg[filt][1]_1\(3) => filt_n_30,
      \filter_reg[filt][1]_1\(2) => filt_n_31,
      \filter_reg[filt][1]_1\(1) => filt_n_32,
      \filter_reg[filt][1]_1\(0) => filt_n_33,
      \i___2_carry__1_i_12\(11 downto 0) => \v[1][out]\(11 downto 0),
      \i___2_carry__1_i_12_0\(11 downto 0) => \v[0][out]\(11 downto 0),
      \i___2_carry_i_5_0\ => \filter_reg[off_n_0_3]\,
      \i___2_carry_i_7_0\ => \filter_reg[hp_n_0_]\,
      \i___2_carry_i_7_1\ => \filter_reg[lp_n_0_]\,
      \i___2_carry_i_7_2\ => \filter_reg[bp_n_0_]\,
      \low2__0_0\ => \filter_reg[fc_n_0_][6]\,
      \low2__0_1\ => \filter_reg[fc_n_0_][7]\,
      \low2__0_2\ => \filter_reg[fc_n_0_][10]\,
      \low2__0_3\ => \filter_reg[fc_n_0_][8]\,
      \low2__0_4\ => \filter_reg[fc_n_0_][9]\,
      low5_0(0) => \voice[1].wave_n_13\,
      low5_1(2) => \filter_reg[filt_n_0_][2]\,
      low5_1(1) => \filter_reg[filt_n_0_][1]\,
      low5_1(0) => \filter_reg[filt_n_0_][0]\,
      low5_2(11 downto 0) => \v[2][out]\(11 downto 0),
      low5_3(0) => \voice[1].wave_n_27\,
      low5_4 => \voice[2].wave_n_13\,
      \low6__38_carry__0_i_11_0\(3) => \voice[1].wave_n_18\,
      \low6__38_carry__0_i_11_0\(2) => \voice[1].wave_n_19\,
      \low6__38_carry__0_i_11_0\(1) => \voice[1].wave_n_20\,
      \low6__38_carry__0_i_11_0\(0) => \voice[1].wave_n_21\,
      \low6__38_carry__0_i_11_1\(3) => \voice[1].wave_n_45\,
      \low6__38_carry__0_i_11_1\(2) => \voice[1].wave_n_46\,
      \low6__38_carry__0_i_11_1\(1) => \voice[1].wave_n_47\,
      \low6__38_carry__0_i_11_1\(0) => \voice[1].wave_n_48\,
      \low6__38_carry__1_i_11_0\(3) => \voice[1].wave_n_14\,
      \low6__38_carry__1_i_11_0\(2) => \voice[1].wave_n_15\,
      \low6__38_carry__1_i_11_0\(1) => \voice[1].wave_n_16\,
      \low6__38_carry__1_i_11_0\(0) => \voice[1].wave_n_17\,
      \low6__38_carry__1_i_11_1\(3) => \voice[1].wave_n_49\,
      \low6__38_carry__1_i_11_1\(2) => \voice[1].wave_n_50\,
      \low6__38_carry__1_i_11_1\(1) => \voice[1].wave_n_51\,
      \low6__38_carry__1_i_11_1\(0) => \voice[1].wave_n_52\,
      \low_reg[2]_0\(1 downto 0) => low_reg(2 downto 1),
      out1(3) => filt_n_34,
      out1(2) => filt_n_35,
      out1(1) => filt_n_36,
      out1(0) => filt_n_37,
      out1_0(3) => filt_n_38,
      out1_0(2) => filt_n_39,
      out1_0(1) => filt_n_40,
      out1_0(0) => filt_n_41,
      out1_1(3) => filt_n_42,
      out1_1(2) => filt_n_43,
      out1_1(1) => filt_n_44,
      out1_1(0) => filt_n_45,
      out_next0(13 downto 0) => out_next0(13 downto 0),
      p_0_in(12 downto 0) => p_0_in_4(12 downto 0)
    );
\filter_reg[bp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \filter_reg[bp_n_0_]\,
      R => '0'
    );
\filter_reg[fc][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \filter_reg[fc][0]_0\,
      Q => \^b\(0),
      R => '0'
    );
\filter_reg[fc][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(7),
      Q => \filter_reg[fc_n_0_][10]\,
      R => '0'
    );
\filter_reg[fc][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \filter_reg[fc][1]_0\,
      Q => \^b\(1),
      R => '0'
    );
\filter_reg[fc][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \filter_reg[fc][2]_0\,
      Q => \^b\(2),
      R => '0'
    );
\filter_reg[fc][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(0),
      Q => \filter_reg[fc_n_0_][3]\,
      R => '0'
    );
\filter_reg[fc][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(1),
      Q => \filter_reg[fc_n_0_][4]\,
      R => '0'
    );
\filter_reg[fc][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(2),
      Q => \filter_reg[fc_n_0_][5]\,
      R => '0'
    );
\filter_reg[fc][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(3),
      Q => \filter_reg[fc_n_0_][6]\,
      R => '0'
    );
\filter_reg[fc][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(4),
      Q => \filter_reg[fc_n_0_][7]\,
      R => '0'
    );
\filter_reg[fc][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(5),
      Q => \filter_reg[fc_n_0_][8]\,
      R => '0'
    );
\filter_reg[fc][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[fc][3]_0\,
      D => \v_reg[2][atk][3]_0\(6),
      Q => \filter_reg[fc_n_0_][9]\,
      R => '0'
    );
\filter_reg[filt][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \filter_reg[filt_n_0_][0]\,
      R => '0'
    );
\filter_reg[filt][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \filter_reg[filt_n_0_][1]\,
      R => '0'
    );
\filter_reg[filt][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \filter_reg[filt_n_0_][2]\,
      R => '0'
    );
\filter_reg[hp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \filter_reg[hp_n_0_]\,
      R => '0'
    );
\filter_reg[lp]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \filter_reg[lp_n_0_]\,
      R => '0'
    );
\filter_reg[off3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \filter_reg[off_n_0_3]\,
      R => '0'
    );
\filter_reg[res][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \filter_reg[res_n_0_][0]\,
      R => '0'
    );
\filter_reg[res][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \filter_reg[res_n_0_][1]\,
      R => '0'
    );
\filter_reg[res][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \filter_reg[res_n_0_][2]\,
      R => '0'
    );
\filter_reg[res][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \filter_reg[res][3]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \filter_reg[res_n_0_][3]\,
      R => '0'
    );
\filter_reg[vol][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \filter_reg[vol_n_0_][0]\,
      R => '0'
    );
\filter_reg[vol][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \filter_reg[vol_n_0_][1]\,
      R => '0'
    );
\filter_reg[vol][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \filter_reg[vol_n_0_][2]\,
      R => '0'
    );
\filter_reg[vol][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \filter_reg[vol_n_0_][3]\,
      R => '0'
    );
sync_2_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \v[2][sync_out]\,
      Q => sync_2_delay,
      R => '0'
    );
\v_reg[0][atk][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][atk_n_0_][0]\,
      R => '0'
    );
\v_reg[0][atk][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][atk_n_0_][1]\,
      R => '0'
    );
\v_reg[0][atk][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][atk_n_0_][2]\,
      R => '0'
    );
\v_reg[0][atk][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][atk_n_0_][3]\,
      R => '0'
    );
\v_reg[0][dcy][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][dcy_n_0_][0]\,
      R => '0'
    );
\v_reg[0][dcy][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][dcy_n_0_][1]\,
      R => '0'
    );
\v_reg[0][dcy][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][dcy_n_0_][2]\,
      R => '0'
    );
\v_reg[0][dcy][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][dcy_n_0_][3]\,
      R => '0'
    );
\v_reg[0][freq][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][freq_n_0_][0]\,
      R => '0'
    );
\v_reg[0][freq][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][freq_n_0_][10]\,
      R => '0'
    );
\v_reg[0][freq][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][freq_n_0_][11]\,
      R => '0'
    );
\v_reg[0][freq][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][freq_n_0_][12]\,
      R => '0'
    );
\v_reg[0][freq][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][freq_n_0_][13]\,
      R => '0'
    );
\v_reg[0][freq][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][freq_n_0_][14]\,
      R => '0'
    );
\v_reg[0][freq][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][freq_n_0_][15]\,
      R => '0'
    );
\v_reg[0][freq][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][freq_n_0_][1]\,
      R => '0'
    );
\v_reg[0][freq][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][freq_n_0_][2]\,
      R => '0'
    );
\v_reg[0][freq][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][freq_n_0_][3]\,
      R => '0'
    );
\v_reg[0][freq][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][freq_n_0_][4]\,
      R => '0'
    );
\v_reg[0][freq][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][freq_n_0_][5]\,
      R => '0'
    );
\v_reg[0][freq][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][freq_n_0_][6]\,
      R => '0'
    );
\v_reg[0][freq][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][freq_n_0_][7]\,
      R => '0'
    );
\v_reg[0][freq][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][freq_n_0_][8]\,
      R => '0'
    );
\v_reg[0][freq][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][freq_n_0_][9]\,
      R => '0'
    );
\v_reg[0][gate]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][gate_n_0_]\,
      R => '0'
    );
\v_reg[0][noise]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][noise_n_0_]\,
      R => '0'
    );
\v_reg[0][pulse]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][pulse_n_0_]\,
      R => '0'
    );
\v_reg[0][pw][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][pw_n_0_][0]\,
      R => '0'
    );
\v_reg[0][pw][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][pw_n_0_][10]\,
      R => '0'
    );
\v_reg[0][pw][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][pw_n_0_][11]\,
      R => '0'
    );
\v_reg[0][pw][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][pw_n_0_][1]\,
      R => '0'
    );
\v_reg[0][pw][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][pw_n_0_][2]\,
      R => '0'
    );
\v_reg[0][pw][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][pw_n_0_][3]\,
      R => '0'
    );
\v_reg[0][pw][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][pw_n_0_][4]\,
      R => '0'
    );
\v_reg[0][pw][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][pw_n_0_][5]\,
      R => '0'
    );
\v_reg[0][pw][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][pw_n_0_][6]\,
      R => '0'
    );
\v_reg[0][pw][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][pw_n_0_][7]\,
      R => '0'
    );
\v_reg[0][pw][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][pw_n_0_][8]\,
      R => '0'
    );
\v_reg[0][pw][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][pw_n_0_][9]\,
      R => '0'
    );
\v_reg[0][ring]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][ring_n_0_]\,
      R => '0'
    );
\v_reg[0][rls][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[0][rls_n_0_][0]\,
      R => '0'
    );
\v_reg[0][rls][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][rls_n_0_][1]\,
      R => '0'
    );
\v_reg[0][rls][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[0][rls_n_0_][2]\,
      R => '0'
    );
\v_reg[0][rls][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][rls_n_0_][3]\,
      R => '0'
    );
\v_reg[0][saw]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][saw_n_0_]\,
      R => '0'
    );
\v_reg[0][stn][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][stn_n_0_][0]\,
      R => '0'
    );
\v_reg[0][stn][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[0][stn_n_0_][1]\,
      R => '0'
    );
\v_reg[0][stn][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[0][stn_n_0_][2]\,
      R => '0'
    );
\v_reg[0][stn][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[0][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[0][stn_n_0_][3]\,
      R => '0'
    );
\v_reg[0][sync]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[0][sync_n_0_]\,
      R => '0'
    );
\v_reg[0][test]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[0][test_n_0_]\,
      R => '0'
    );
\v_reg[0][triangle]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v1_out,
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[0][triangle_n_0_]\,
      R => '0'
    );
\v_reg[1][atk][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][atk_n_0_][0]\,
      R => '0'
    );
\v_reg[1][atk][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][atk_n_0_][1]\,
      R => '0'
    );
\v_reg[1][atk][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][atk_n_0_][2]\,
      R => '0'
    );
\v_reg[1][atk][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][atk_n_0_][3]\,
      R => '0'
    );
\v_reg[1][dcy][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][dcy_n_0_][0]\,
      R => '0'
    );
\v_reg[1][dcy][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][dcy_n_0_][1]\,
      R => '0'
    );
\v_reg[1][dcy][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][dcy_n_0_][2]\,
      R => '0'
    );
\v_reg[1][dcy][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][dcy_n_0_][3]\,
      R => '0'
    );
\v_reg[1][freq][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][freq_n_0_][0]\,
      R => '0'
    );
\v_reg[1][freq][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][freq_n_0_][10]\,
      R => '0'
    );
\v_reg[1][freq][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][freq_n_0_][11]\,
      R => '0'
    );
\v_reg[1][freq][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][freq_n_0_][12]\,
      R => '0'
    );
\v_reg[1][freq][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][freq_n_0_][13]\,
      R => '0'
    );
\v_reg[1][freq][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][freq_n_0_][14]\,
      R => '0'
    );
\v_reg[1][freq][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][freq_n_0_][15]\,
      R => '0'
    );
\v_reg[1][freq][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][freq_n_0_][1]\,
      R => '0'
    );
\v_reg[1][freq][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][freq_n_0_][2]\,
      R => '0'
    );
\v_reg[1][freq][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][freq_n_0_][3]\,
      R => '0'
    );
\v_reg[1][freq][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][freq_n_0_][4]\,
      R => '0'
    );
\v_reg[1][freq][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][freq_n_0_][5]\,
      R => '0'
    );
\v_reg[1][freq][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][freq_n_0_][6]\,
      R => '0'
    );
\v_reg[1][freq][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][freq_n_0_][7]\,
      R => '0'
    );
\v_reg[1][freq][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][freq_n_0_][8]\,
      R => '0'
    );
\v_reg[1][freq][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][freq_n_0_][9]\,
      R => '0'
    );
\v_reg[1][gate]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][gate_n_0_]\,
      R => '0'
    );
\v_reg[1][noise]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][noise_n_0_]\,
      R => '0'
    );
\v_reg[1][pulse]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][pulse_n_0_]\,
      R => '0'
    );
\v_reg[1][pw][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][pw_n_0_][0]\,
      R => '0'
    );
\v_reg[1][pw][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][pw_n_0_][10]\,
      R => '0'
    );
\v_reg[1][pw][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][pw_n_0_][11]\,
      R => '0'
    );
\v_reg[1][pw][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][pw_n_0_][1]\,
      R => '0'
    );
\v_reg[1][pw][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][pw_n_0_][2]\,
      R => '0'
    );
\v_reg[1][pw][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][pw_n_0_][3]\,
      R => '0'
    );
\v_reg[1][pw][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][pw_n_0_][4]\,
      R => '0'
    );
\v_reg[1][pw][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][pw_n_0_][5]\,
      R => '0'
    );
\v_reg[1][pw][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][pw_n_0_][6]\,
      R => '0'
    );
\v_reg[1][pw][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][pw_n_0_][7]\,
      R => '0'
    );
\v_reg[1][pw][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][pw_n_0_][8]\,
      R => '0'
    );
\v_reg[1][pw][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][pw_n_0_][9]\,
      R => '0'
    );
\v_reg[1][ring]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][ring_n_0_]\,
      R => '0'
    );
\v_reg[1][rls][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[1][rls_n_0_][0]\,
      R => '0'
    );
\v_reg[1][rls][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][rls_n_0_][1]\,
      R => '0'
    );
\v_reg[1][rls][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[1][rls_n_0_][2]\,
      R => '0'
    );
\v_reg[1][rls][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][rls_n_0_][3]\,
      R => '0'
    );
\v_reg[1][saw]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][saw_n_0_]\,
      R => '0'
    );
\v_reg[1][stn][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][stn_n_0_][0]\,
      R => '0'
    );
\v_reg[1][stn][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[1][stn_n_0_][1]\,
      R => '0'
    );
\v_reg[1][stn][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[1][stn_n_0_][2]\,
      R => '0'
    );
\v_reg[1][stn][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[1][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[1][stn_n_0_][3]\,
      R => '0'
    );
\v_reg[1][sync]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[1][sync_n_0_]\,
      R => '0'
    );
\v_reg[1][test]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[1][test_n_0_]\,
      R => '0'
    );
\v_reg[1][triangle]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v7_out,
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[1][triangle_n_0_]\,
      R => '0'
    );
\v_reg[2][atk][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][atk_n_0_][0]\,
      R => '0'
    );
\v_reg[2][atk][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][atk_n_0_][1]\,
      R => '0'
    );
\v_reg[2][atk][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][atk_n_0_][2]\,
      R => '0'
    );
\v_reg[2][atk][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][atk_n_0_][3]\,
      R => '0'
    );
\v_reg[2][dcy][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][dcy_n_0_][0]\,
      R => '0'
    );
\v_reg[2][dcy][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][dcy_n_0_][1]\,
      R => '0'
    );
\v_reg[2][dcy][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][dcy_n_0_][2]\,
      R => '0'
    );
\v_reg[2][dcy][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][atk][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][dcy_n_0_][3]\,
      R => '0'
    );
\v_reg[2][freq][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][freq_n_0_][0]\,
      R => '0'
    );
\v_reg[2][freq][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][freq_n_0_][10]\,
      R => '0'
    );
\v_reg[2][freq][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][freq_n_0_][11]\,
      R => '0'
    );
\v_reg[2][freq][12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][freq_n_0_][12]\,
      R => '0'
    );
\v_reg[2][freq][13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][freq_n_0_][13]\,
      R => '0'
    );
\v_reg[2][freq][14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][freq_n_0_][14]\,
      R => '0'
    );
\v_reg[2][freq][15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][freq_n_0_][15]\,
      R => '0'
    );
\v_reg[2][freq][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][freq_n_0_][1]\,
      R => '0'
    );
\v_reg[2][freq][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][freq_n_0_][2]\,
      R => '0'
    );
\v_reg[2][freq][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][freq_n_0_][3]\,
      R => '0'
    );
\v_reg[2][freq][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][freq_n_0_][4]\,
      R => '0'
    );
\v_reg[2][freq][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][freq_n_0_][5]\,
      R => '0'
    );
\v_reg[2][freq][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][freq_n_0_][6]\,
      R => '0'
    );
\v_reg[2][freq][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][freq_n_0_][7]\,
      R => '0'
    );
\v_reg[2][freq][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][freq_n_0_][8]\,
      R => '0'
    );
\v_reg[2][freq][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][freq][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][freq_n_0_][9]\,
      R => '0'
    );
\v_reg[2][gate]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][gate_n_0_]\,
      R => '0'
    );
\v_reg[2][noise]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][noise_n_0_]\,
      R => '0'
    );
\v_reg[2][pulse]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][pulse_n_0_]\,
      R => '0'
    );
\v_reg[2][pw][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][pw_n_0_][0]\,
      R => '0'
    );
\v_reg[2][pw][10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][pw_n_0_][10]\,
      R => '0'
    );
\v_reg[2][pw][11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][pw_n_0_][11]\,
      R => '0'
    );
\v_reg[2][pw][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][pw_n_0_][1]\,
      R => '0'
    );
\v_reg[2][pw][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][pw_n_0_][2]\,
      R => '0'
    );
\v_reg[2][pw][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][pw_n_0_][3]\,
      R => '0'
    );
\v_reg[2][pw][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][pw_n_0_][4]\,
      R => '0'
    );
\v_reg[2][pw][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][pw_n_0_][5]\,
      R => '0'
    );
\v_reg[2][pw][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][pw_n_0_][6]\,
      R => '0'
    );
\v_reg[2][pw][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][pw_n_0_][7]\,
      R => '0'
    );
\v_reg[2][pw][8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][pw_n_0_][8]\,
      R => '0'
    );
\v_reg[2][pw][9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][pw][8]_0\(1),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][pw_n_0_][9]\,
      R => '0'
    );
\v_reg[2][ring]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][ring_n_0_]\,
      R => '0'
    );
\v_reg[2][rls][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(0),
      Q => \v_reg[2][rls_n_0_][0]\,
      R => '0'
    );
\v_reg[2][rls][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][rls_n_0_][1]\,
      R => '0'
    );
\v_reg[2][rls][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(2),
      Q => \v_reg[2][rls_n_0_][2]\,
      R => '0'
    );
\v_reg[2][rls][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][rls_n_0_][3]\,
      R => '0'
    );
\v_reg[2][saw]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][saw_n_0_]\,
      R => '0'
    );
\v_reg[2][stn][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][stn_n_0_][0]\,
      R => '0'
    );
\v_reg[2][stn][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(5),
      Q => \v_reg[2][stn_n_0_][1]\,
      R => '0'
    );
\v_reg[2][stn][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(6),
      Q => \v_reg[2][stn_n_0_][2]\,
      R => '0'
    );
\v_reg[2][stn][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \v_reg[2][stn][0]_0\(0),
      D => \v_reg[2][atk][3]_0\(7),
      Q => \v_reg[2][stn_n_0_][3]\,
      R => '0'
    );
\v_reg[2][sync]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(1),
      Q => \v_reg[2][sync_n_0_]\,
      R => '0'
    );
\v_reg[2][test]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(3),
      Q => \v_reg[2][test_n_0_]\,
      R => '0'
    );
\v_reg[2][triangle]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => v4_out,
      D => \v_reg[2][atk][3]_0\(4),
      Q => \v_reg[2][triangle_n_0_]\,
      R => '0'
    );
\voice[0].acc\: entity work.design_1_block_test_0_1_sid_acc
     port map (
      A(11 downto 0) => A(11 downto 0),
      CO(0) => \out1__0\,
      DI(3) => \voice[0].acc_n_27\,
      DI(2) => \voice[0].acc_n_28\,
      DI(1) => \voice[0].acc_n_29\,
      DI(0) => \voice[0].acc_n_30\,
      Q(11) => \v_reg[0][pw_n_0_][11]\,
      Q(10) => \v_reg[0][pw_n_0_][10]\,
      Q(9) => \v_reg[0][pw_n_0_][9]\,
      Q(8) => \v_reg[0][pw_n_0_][8]\,
      Q(7) => \v_reg[0][pw_n_0_][7]\,
      Q(6) => \v_reg[0][pw_n_0_][6]\,
      Q(5) => \v_reg[0][pw_n_0_][5]\,
      Q(4) => \v_reg[0][pw_n_0_][4]\,
      Q(3) => \v_reg[0][pw_n_0_][3]\,
      Q(2) => \v_reg[0][pw_n_0_][2]\,
      Q(1) => \v_reg[0][pw_n_0_][1]\,
      Q(0) => \v_reg[0][pw_n_0_][0]\,
      S(3) => \voice[0].acc_n_31\,
      S(2) => \voice[0].acc_n_32\,
      S(1) => \voice[0].acc_n_33\,
      S(0) => \voice[0].acc_n_34\,
      acc_23_delay => acc_23_delay,
      acc_next(23 downto 0) => acc_next(23 downto 0),
      acc_next0(23 downto 0) => acc_next0(23 downto 0),
      \acc_reg[0]_0\ => \v_reg[1][sync_n_0_]\,
      \acc_reg[0]_1\ => \voice[1].acc_n_49\,
      \acc_reg[0]_2\ => \v_reg[1][test_n_0_]\,
      \acc_reg[0]_3\ => \v_reg[0][sync_n_0_]\,
      \acc_reg[0]_4\ => \v_reg[0][test_n_0_]\,
      \acc_reg[15]_i_2_0\(15) => \v_reg[0][freq_n_0_][15]\,
      \acc_reg[15]_i_2_0\(14) => \v_reg[0][freq_n_0_][14]\,
      \acc_reg[15]_i_2_0\(13) => \v_reg[0][freq_n_0_][13]\,
      \acc_reg[15]_i_2_0\(12) => \v_reg[0][freq_n_0_][12]\,
      \acc_reg[15]_i_2_0\(11) => \v_reg[0][freq_n_0_][11]\,
      \acc_reg[15]_i_2_0\(10) => \v_reg[0][freq_n_0_][10]\,
      \acc_reg[15]_i_2_0\(9) => \v_reg[0][freq_n_0_][9]\,
      \acc_reg[15]_i_2_0\(8) => \v_reg[0][freq_n_0_][8]\,
      \acc_reg[15]_i_2_0\(7) => \v_reg[0][freq_n_0_][7]\,
      \acc_reg[15]_i_2_0\(6) => \v_reg[0][freq_n_0_][6]\,
      \acc_reg[15]_i_2_0\(5) => \v_reg[0][freq_n_0_][5]\,
      \acc_reg[15]_i_2_0\(4) => \v_reg[0][freq_n_0_][4]\,
      \acc_reg[15]_i_2_0\(3) => \v_reg[0][freq_n_0_][3]\,
      \acc_reg[15]_i_2_0\(2) => \v_reg[0][freq_n_0_][2]\,
      \acc_reg[15]_i_2_0\(1) => \v_reg[0][freq_n_0_][1]\,
      \acc_reg[15]_i_2_0\(0) => \v_reg[0][freq_n_0_][0]\,
      \acc_reg[23]_0\(0) => \v[0][acc]\(23),
      \acc_reg[23]_1\(1) => \voice[0].acc_n_37\,
      \acc_reg[23]_1\(0) => \voice[0].acc_n_38\,
      \acc_reg[23]_2\ => \voice[0].acc_n_51\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      out0_in(0) => out0_in(3),
      out1 => \v_reg[0][triangle_n_0_]\,
      out1_0 => \v_reg[0][ring_n_0_]\,
      out1_1 => \v_reg[0][noise_n_0_]\,
      out1_2 => \v_reg[0][pulse_n_0_]\,
      out1_3 => \v_reg[0][saw_n_0_]\,
      out1_4 => \v_reg[1][ring_n_0_]\,
      sync_2_delay => sync_2_delay,
      sync_2_delay_reg => \v_reg[2][test_n_0_]\,
      sync_2_delay_reg_0 => \v_reg[2][sync_n_0_]\,
      \v[1][acc]\(0) => \v[1][acc]\(23),
      \v_reg[0][pw][11]\(1) => \voice[0].acc_n_35\,
      \v_reg[0][pw][11]\(0) => \voice[0].acc_n_36\,
      \v_reg[1][test]\ => \voice[0].acc_n_1\,
      \v_reg[2][test]\ => \voice[0].acc_n_0\
    );
\voice[0].env\: entity work.design_1_block_test_0_1_sid_env
     port map (
      D(7 downto 0) => vol_next(7 downto 0),
      E(0) => vol_next_0,
      \FSM_onehot_state_reg[0]_0\ => \v_reg[0][gate_n_0_]\,
      Q(3) => \v_reg[0][dcy_n_0_][3]\,
      Q(2) => \v_reg[0][dcy_n_0_][2]\,
      Q(1) => \v_reg[0][dcy_n_0_][1]\,
      Q(0) => \v_reg[0][dcy_n_0_][0]\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \i__carry__0_i_1__4_0\(3) => \v_reg[0][rls_n_0_][3]\,
      \i__carry__0_i_1__4_0\(2) => \v_reg[0][rls_n_0_][2]\,
      \i__carry__0_i_1__4_0\(1) => \v_reg[0][rls_n_0_][1]\,
      \i__carry__0_i_1__4_0\(0) => \v_reg[0][rls_n_0_][0]\,
      out1_i_15_0(3) => \v_reg[0][stn_n_0_][3]\,
      out1_i_15_0(2) => \v_reg[0][stn_n_0_][2]\,
      out1_i_15_0(1) => \v_reg[0][stn_n_0_][1]\,
      out1_i_15_0(0) => \v_reg[0][stn_n_0_][0]\,
      \state_next1_carry__0_i_1_0\(3) => \v_reg[0][atk_n_0_][3]\,
      \state_next1_carry__0_i_1_0\(2) => \v_reg[0][atk_n_0_][2]\,
      \state_next1_carry__0_i_1_0\(1) => \v_reg[0][atk_n_0_][1]\,
      \state_next1_carry__0_i_1_0\(0) => \v_reg[0][atk_n_0_][0]\
    );
\voice[0].wave\: entity work.design_1_block_test_0_1_sid_wave
     port map (
      A(11 downto 0) => A(11 downto 0),
      CO(0) => \out1__0\,
      D(7 downto 0) => vol_next(7 downto 0),
      DI(3) => \voice[0].acc_n_27\,
      DI(2) => \voice[0].acc_n_28\,
      DI(1) => \voice[0].acc_n_29\,
      DI(0) => \voice[0].acc_n_30\,
      E(0) => vol_next_0,
      S(3) => \voice[0].acc_n_31\,
      S(2) => \voice[0].acc_n_32\,
      S(1) => \voice[0].acc_n_33\,
      S(0) => \voice[0].acc_n_34\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      out0_in(0) => out0_in(3),
      out1_0(11 downto 0) => \v[0][out]\(11 downto 0),
      out1_1 => \v_reg[0][pulse_n_0_]\,
      out1_2 => \v_reg[0][noise_n_0_]\,
      out1_i_17(1) => \voice[0].acc_n_35\,
      out1_i_17(0) => \voice[0].acc_n_36\,
      out1_i_17_0(1) => \voice[0].acc_n_37\,
      out1_i_17_0(0) => \voice[0].acc_n_38\
    );
\voice[1].acc\: entity work.design_1_block_test_0_1_sid_acc_8
     port map (
      A(11 downto 0) => A_1(11 downto 0),
      CO(0) => \out1__0_5\,
      DI(3) => \voice[1].acc_n_50\,
      DI(2) => \voice[1].acc_n_51\,
      DI(1) => \voice[1].acc_n_52\,
      DI(0) => \voice[1].acc_n_53\,
      Q(11) => \v_reg[1][pw_n_0_][11]\,
      Q(10) => \v_reg[1][pw_n_0_][10]\,
      Q(9) => \v_reg[1][pw_n_0_][9]\,
      Q(8) => \v_reg[1][pw_n_0_][8]\,
      Q(7) => \v_reg[1][pw_n_0_][7]\,
      Q(6) => \v_reg[1][pw_n_0_][6]\,
      Q(5) => \v_reg[1][pw_n_0_][5]\,
      Q(4) => \v_reg[1][pw_n_0_][4]\,
      Q(3) => \v_reg[1][pw_n_0_][3]\,
      Q(2) => \v_reg[1][pw_n_0_][2]\,
      Q(1) => \v_reg[1][pw_n_0_][1]\,
      Q(0) => \v_reg[1][pw_n_0_][0]\,
      S(3) => \voice[1].acc_n_54\,
      S(2) => \voice[1].acc_n_55\,
      S(1) => \voice[1].acc_n_56\,
      S(0) => \voice[1].acc_n_57\,
      acc_next(23 downto 0) => acc_next_2(23 downto 0),
      acc_next0(23 downto 0) => acc_next0(23 downto 0),
      acc_next0_0(23 downto 0) => acc_next0_7(23 downto 0),
      acc_next_1(23 downto 0) => acc_next(23 downto 0),
      \acc_reg[0]_0\ => \v_reg[2][sync_n_0_]\,
      \acc_reg[0]_1\ => \voice[0].acc_n_1\,
      \acc_reg[0]_2\ => \v_reg[2][test_n_0_]\,
      \acc_reg[0]_3\ => \v_reg[0][test_n_0_]\,
      \acc_reg[0]_4\ => \v_reg[0][sync_n_0_]\,
      \acc_reg[15]_i_2__0_0\(15) => \v_reg[1][freq_n_0_][15]\,
      \acc_reg[15]_i_2__0_0\(14) => \v_reg[1][freq_n_0_][14]\,
      \acc_reg[15]_i_2__0_0\(13) => \v_reg[1][freq_n_0_][13]\,
      \acc_reg[15]_i_2__0_0\(12) => \v_reg[1][freq_n_0_][12]\,
      \acc_reg[15]_i_2__0_0\(11) => \v_reg[1][freq_n_0_][11]\,
      \acc_reg[15]_i_2__0_0\(10) => \v_reg[1][freq_n_0_][10]\,
      \acc_reg[15]_i_2__0_0\(9) => \v_reg[1][freq_n_0_][9]\,
      \acc_reg[15]_i_2__0_0\(8) => \v_reg[1][freq_n_0_][8]\,
      \acc_reg[15]_i_2__0_0\(7) => \v_reg[1][freq_n_0_][7]\,
      \acc_reg[15]_i_2__0_0\(6) => \v_reg[1][freq_n_0_][6]\,
      \acc_reg[15]_i_2__0_0\(5) => \v_reg[1][freq_n_0_][5]\,
      \acc_reg[15]_i_2__0_0\(4) => \v_reg[1][freq_n_0_][4]\,
      \acc_reg[15]_i_2__0_0\(3) => \v_reg[1][freq_n_0_][3]\,
      \acc_reg[15]_i_2__0_0\(2) => \v_reg[1][freq_n_0_][2]\,
      \acc_reg[15]_i_2__0_0\(1) => \v_reg[1][freq_n_0_][1]\,
      \acc_reg[15]_i_2__0_0\(0) => \v_reg[1][freq_n_0_][0]\,
      \acc_reg[23]_0\(0) => \v[1][acc]\(23),
      \acc_reg[23]_1\(1) => \voice[1].acc_n_60\,
      \acc_reg[23]_1\(0) => \voice[1].acc_n_61\,
      \acc_reg[23]_2\ => \voice[1].acc_n_74\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \out0_in__0\(0) => \out0_in__0\(3),
      out1 => \v_reg[1][triangle_n_0_]\,
      out1_0 => \v_reg[1][ring_n_0_]\,
      out1_1(0) => \v[0][acc]\(23),
      out1_2 => \v_reg[1][noise_n_0_]\,
      out1_3 => \v_reg[1][pulse_n_0_]\,
      out1_4 => \v_reg[1][saw_n_0_]\,
      out1_5 => \voice[0].acc_n_51\,
      out1_6 => \v_reg[2][ring_n_0_]\,
      sync_2_delay => sync_2_delay,
      \v[2][acc]\(0) => \v[2][acc]\(23),
      \v_reg[0][test]\ => \voice[1].acc_n_49\,
      \v_reg[1][pw][11]\(1) => \voice[1].acc_n_58\,
      \v_reg[1][pw][11]\(0) => \voice[1].acc_n_59\
    );
\voice[1].env\: entity work.design_1_block_test_0_1_sid_env_9
     port map (
      D(7 downto 0) => \vol_next__0\(7 downto 0),
      E(0) => vol_next_3,
      \FSM_onehot_state_reg[0]_0\ => \v_reg[1][gate_n_0_]\,
      Q(3) => \v_reg[1][dcy_n_0_][3]\,
      Q(2) => \v_reg[1][dcy_n_0_][2]\,
      Q(1) => \v_reg[1][dcy_n_0_][1]\,
      Q(0) => \v_reg[1][dcy_n_0_][0]\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \i__carry__0_i_1__5_0\(3) => \v_reg[1][rls_n_0_][3]\,
      \i__carry__0_i_1__5_0\(2) => \v_reg[1][rls_n_0_][2]\,
      \i__carry__0_i_1__5_0\(1) => \v_reg[1][rls_n_0_][1]\,
      \i__carry__0_i_1__5_0\(0) => \v_reg[1][rls_n_0_][0]\,
      \out1_i_15__0_0\(3) => \v_reg[1][stn_n_0_][3]\,
      \out1_i_15__0_0\(2) => \v_reg[1][stn_n_0_][2]\,
      \out1_i_15__0_0\(1) => \v_reg[1][stn_n_0_][1]\,
      \out1_i_15__0_0\(0) => \v_reg[1][stn_n_0_][0]\,
      \state_next1_carry__0_i_1__0_0\(3) => \v_reg[1][atk_n_0_][3]\,
      \state_next1_carry__0_i_1__0_0\(2) => \v_reg[1][atk_n_0_][2]\,
      \state_next1_carry__0_i_1__0_0\(1) => \v_reg[1][atk_n_0_][1]\,
      \state_next1_carry__0_i_1__0_0\(0) => \v_reg[1][atk_n_0_][0]\
    );
\voice[1].wave\: entity work.design_1_block_test_0_1_sid_wave_10
     port map (
      A(11 downto 0) => A_1(11 downto 0),
      CO(0) => \out1__0_5\,
      D(7 downto 0) => \vol_next__0\(7 downto 0),
      DI(3) => \voice[1].acc_n_50\,
      DI(2) => \voice[1].acc_n_51\,
      DI(1) => \voice[1].acc_n_52\,
      DI(0) => \voice[1].acc_n_53\,
      E(0) => vol_next_3,
      O(1 downto 0) => p_0_in(2 downto 1),
      P(0) => filt_n_0,
      Q(2) => \filter_reg[filt_n_0_][2]\,
      Q(1) => \filter_reg[filt_n_0_][1]\,
      Q(0) => \filter_reg[filt_n_0_][0]\,
      S(3) => \voice[1].acc_n_54\,
      S(2) => \voice[1].acc_n_55\,
      S(1) => \voice[1].acc_n_56\,
      S(0) => \voice[1].acc_n_57\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \filter_reg[filt][1]\(3) => \voice[1].wave_n_14\,
      \filter_reg[filt][1]\(2) => \voice[1].wave_n_15\,
      \filter_reg[filt][1]\(1) => \voice[1].wave_n_16\,
      \filter_reg[filt][1]\(0) => \voice[1].wave_n_17\,
      \filter_reg[filt][1]_0\(3) => \voice[1].wave_n_18\,
      \filter_reg[filt][1]_0\(2) => \voice[1].wave_n_19\,
      \filter_reg[filt][1]_0\(1) => \voice[1].wave_n_20\,
      \filter_reg[filt][1]_0\(0) => \voice[1].wave_n_21\,
      \filter_reg[filt][1]_1\(3) => \voice[1].wave_n_22\,
      \filter_reg[filt][1]_1\(2) => \voice[1].wave_n_23\,
      \filter_reg[filt][1]_1\(1) => \voice[1].wave_n_24\,
      \filter_reg[filt][1]_1\(0) => \voice[1].wave_n_25\,
      \i___2_carry__0_i_3\(3) => filt_n_26,
      \i___2_carry__0_i_3\(2) => filt_n_27,
      \i___2_carry__0_i_3\(1) => filt_n_28,
      \i___2_carry__0_i_3\(0) => filt_n_29,
      \i___2_carry__1_i_3\(3) => filt_n_30,
      \i___2_carry__1_i_3\(2) => filt_n_31,
      \i___2_carry__1_i_3\(1) => filt_n_32,
      \i___2_carry__1_i_3\(0) => filt_n_33,
      \i___2_carry_i_8\(3) => filt_n_22,
      \i___2_carry_i_8\(2) => filt_n_23,
      \i___2_carry_i_8\(1) => filt_n_24,
      \i___2_carry_i_8\(0) => filt_n_25,
      low5(0) => \v[2][out]\(2),
      low5_0(1 downto 0) => low_reg(2 downto 1),
      \low6__38_carry__2_i_10\(0) => filt_n_3,
      \low6_carry__1\(0) => \voice[1].wave_n_27\,
      \low6_carry__1_0\(11 downto 0) => \v[0][out]\(11 downto 0),
      \out0_in__0\(0) => \out0_in__0\(3),
      out1_0(11 downto 0) => \v[1][out]\(11 downto 0),
      out1_1(0) => \voice[1].wave_n_13\,
      out1_2(3) => \voice[1].wave_n_41\,
      out1_2(2) => \voice[1].wave_n_42\,
      out1_2(1) => \voice[1].wave_n_43\,
      out1_2(0) => \voice[1].wave_n_44\,
      out1_3(3) => \voice[1].wave_n_45\,
      out1_3(2) => \voice[1].wave_n_46\,
      out1_3(1) => \voice[1].wave_n_47\,
      out1_3(0) => \voice[1].wave_n_48\,
      out1_4(3) => \voice[1].wave_n_49\,
      out1_4(2) => \voice[1].wave_n_50\,
      out1_4(1) => \voice[1].wave_n_51\,
      out1_4(0) => \voice[1].wave_n_52\,
      out1_5 => \v_reg[1][pulse_n_0_]\,
      out1_6 => \v_reg[1][noise_n_0_]\,
      \out1_i_17__0\(1) => \voice[1].acc_n_58\,
      \out1_i_17__0\(0) => \voice[1].acc_n_59\,
      \out1_i_17__0_0\(1) => \voice[1].acc_n_60\,
      \out1_i_17__0_0\(0) => \voice[1].acc_n_61\,
      p_0_in(12 downto 0) => p_0_in_4(12 downto 0)
    );
\voice[2].acc\: entity work.design_1_block_test_0_1_sid_acc_11
     port map (
      A(11 downto 0) => A_6(11 downto 0),
      CO(0) => \out1__0_9\,
      DI(3) => \voice[2].acc_n_26\,
      DI(2) => \voice[2].acc_n_27\,
      DI(1) => \voice[2].acc_n_28\,
      DI(0) => \voice[2].acc_n_29\,
      Q(11) => \v_reg[2][pw_n_0_][11]\,
      Q(10) => \v_reg[2][pw_n_0_][10]\,
      Q(9) => \v_reg[2][pw_n_0_][9]\,
      Q(8) => \v_reg[2][pw_n_0_][8]\,
      Q(7) => \v_reg[2][pw_n_0_][7]\,
      Q(6) => \v_reg[2][pw_n_0_][6]\,
      Q(5) => \v_reg[2][pw_n_0_][5]\,
      Q(4) => \v_reg[2][pw_n_0_][4]\,
      Q(3) => \v_reg[2][pw_n_0_][3]\,
      Q(2) => \v_reg[2][pw_n_0_][2]\,
      Q(1) => \v_reg[2][pw_n_0_][1]\,
      Q(0) => \v_reg[2][pw_n_0_][0]\,
      S(3) => \voice[2].acc_n_30\,
      S(2) => \voice[2].acc_n_31\,
      S(1) => \voice[2].acc_n_32\,
      S(0) => \voice[2].acc_n_33\,
      acc_next(23 downto 0) => acc_next_2(23 downto 0),
      acc_next0(23 downto 0) => acc_next0_7(23 downto 0),
      \acc_reg[15]_i_2__1_0\(15) => \v_reg[2][freq_n_0_][15]\,
      \acc_reg[15]_i_2__1_0\(14) => \v_reg[2][freq_n_0_][14]\,
      \acc_reg[15]_i_2__1_0\(13) => \v_reg[2][freq_n_0_][13]\,
      \acc_reg[15]_i_2__1_0\(12) => \v_reg[2][freq_n_0_][12]\,
      \acc_reg[15]_i_2__1_0\(11) => \v_reg[2][freq_n_0_][11]\,
      \acc_reg[15]_i_2__1_0\(10) => \v_reg[2][freq_n_0_][10]\,
      \acc_reg[15]_i_2__1_0\(9) => \v_reg[2][freq_n_0_][9]\,
      \acc_reg[15]_i_2__1_0\(8) => \v_reg[2][freq_n_0_][8]\,
      \acc_reg[15]_i_2__1_0\(7) => \v_reg[2][freq_n_0_][7]\,
      \acc_reg[15]_i_2__1_0\(6) => \v_reg[2][freq_n_0_][6]\,
      \acc_reg[15]_i_2__1_0\(5) => \v_reg[2][freq_n_0_][5]\,
      \acc_reg[15]_i_2__1_0\(4) => \v_reg[2][freq_n_0_][4]\,
      \acc_reg[15]_i_2__1_0\(3) => \v_reg[2][freq_n_0_][3]\,
      \acc_reg[15]_i_2__1_0\(2) => \v_reg[2][freq_n_0_][2]\,
      \acc_reg[15]_i_2__1_0\(1) => \v_reg[2][freq_n_0_][1]\,
      \acc_reg[15]_i_2__1_0\(0) => \v_reg[2][freq_n_0_][0]\,
      \acc_reg[23]_0\(0) => \v[2][acc]\(23),
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \out0_in__1\(0) => \out0_in__1\(3),
      out1 => \v_reg[2][triangle_n_0_]\,
      out1_0 => \v_reg[2][ring_n_0_]\,
      out1_1(0) => \v[1][acc]\(23),
      out1_2 => \v_reg[2][noise_n_0_]\,
      out1_3 => \v_reg[2][pulse_n_0_]\,
      out1_4 => \v_reg[2][saw_n_0_]\,
      out1_5 => \voice[1].acc_n_74\,
      sync_2_delay_reg => \voice[0].acc_n_0\,
      \v[2][sync_out]\ => \v[2][sync_out]\,
      \v_reg[2][pw][11]\(1) => \voice[2].acc_n_34\,
      \v_reg[2][pw][11]\(0) => \voice[2].acc_n_35\,
      \v_reg[2][pw][11]_0\(1) => \voice[2].acc_n_36\,
      \v_reg[2][pw][11]_0\(0) => \voice[2].acc_n_37\
    );
\voice[2].env\: entity work.design_1_block_test_0_1_sid_env_12
     port map (
      D(7 downto 0) => \vol_next__1\(7 downto 0),
      E(0) => vol_next_8,
      \FSM_onehot_state_reg[0]_0\ => \v_reg[2][gate_n_0_]\,
      Q(3) => \v_reg[2][dcy_n_0_][3]\,
      Q(2) => \v_reg[2][dcy_n_0_][2]\,
      Q(1) => \v_reg[2][dcy_n_0_][1]\,
      Q(0) => \v_reg[2][dcy_n_0_][0]\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \i__carry__0_i_1__6_0\(3) => \v_reg[2][rls_n_0_][3]\,
      \i__carry__0_i_1__6_0\(2) => \v_reg[2][rls_n_0_][2]\,
      \i__carry__0_i_1__6_0\(1) => \v_reg[2][rls_n_0_][1]\,
      \i__carry__0_i_1__6_0\(0) => \v_reg[2][rls_n_0_][0]\,
      \out1_i_15__1_0\(3) => \v_reg[2][stn_n_0_][3]\,
      \out1_i_15__1_0\(2) => \v_reg[2][stn_n_0_][2]\,
      \out1_i_15__1_0\(1) => \v_reg[2][stn_n_0_][1]\,
      \out1_i_15__1_0\(0) => \v_reg[2][stn_n_0_][0]\,
      \state_next1_carry__0_i_1__1_0\(3) => \v_reg[2][atk_n_0_][3]\,
      \state_next1_carry__0_i_1__1_0\(2) => \v_reg[2][atk_n_0_][2]\,
      \state_next1_carry__0_i_1__1_0\(1) => \v_reg[2][atk_n_0_][1]\,
      \state_next1_carry__0_i_1__1_0\(0) => \v_reg[2][atk_n_0_][0]\
    );
\voice[2].wave\: entity work.design_1_block_test_0_1_sid_wave_13
     port map (
      A(11 downto 0) => A_6(11 downto 0),
      CO(0) => \out1__0_9\,
      D(7 downto 0) => \vol_next__1\(7 downto 0),
      DI(3) => \voice[2].acc_n_26\,
      DI(2) => \voice[2].acc_n_27\,
      DI(1) => \voice[2].acc_n_28\,
      DI(0) => \voice[2].acc_n_29\,
      E(0) => vol_next_8,
      Q(0) => \filter_reg[filt_n_0_][2]\,
      S(3) => \voice[2].acc_n_30\,
      S(2) => \voice[2].acc_n_31\,
      S(1) => \voice[2].acc_n_32\,
      S(0) => \voice[2].acc_n_33\,
      c64_reset => c64_reset,
      clk_1_mhz => clk_1_mhz,
      \i___2_carry__0_i_3\(3) => filt_n_38,
      \i___2_carry__0_i_3\(2) => filt_n_39,
      \i___2_carry__0_i_3\(1) => filt_n_40,
      \i___2_carry__0_i_3\(0) => filt_n_41,
      \i___2_carry__1_i_3\(3) => filt_n_42,
      \i___2_carry__1_i_3\(2) => filt_n_43,
      \i___2_carry__1_i_3\(1) => filt_n_44,
      \i___2_carry__1_i_3\(0) => filt_n_45,
      \i___2_carry_i_8\(3) => filt_n_34,
      \i___2_carry_i_8\(2) => filt_n_35,
      \i___2_carry_i_8\(1) => filt_n_36,
      \i___2_carry_i_8\(0) => filt_n_37,
      \out0_in__1\(0) => \out0_in__1\(3),
      out1_0(11 downto 0) => \v[2][out]\(11 downto 0),
      out1_1 => \voice[2].wave_n_13\,
      out1_2 => \v_reg[2][pulse_n_0_]\,
      out1_3 => \v_reg[2][noise_n_0_]\,
      \out1_i_17__1\(1) => \voice[2].acc_n_34\,
      \out1_i_17__1\(0) => \voice[2].acc_n_35\,
      \out1_i_17__1_0\(1) => \voice[2].acc_n_36\,
      \out1_i_17__1_0\(0) => \voice[2].acc_n_37\,
      out_next0(13 downto 0) => out_next0(13 downto 0),
      p_0_in(12 downto 0) => p_0_in_4(12 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_cia is
  port (
    \int_mask_reg[4]_0\ : out STD_LOGIC;
    \int_mask_reg[1]_0\ : out STD_LOGIC;
    \int_mask_reg[0]_0\ : out STD_LOGIC;
    started_status_a : out STD_LOGIC;
    started_status_b : out STD_LOGIC;
    irq : out STD_LOGIC;
    \counter_reg[7]\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC;
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \slave_reg_0_reg[2]_0\ : out STD_LOGIC;
    \slave_reg_0_reg[4]_0\ : out STD_LOGIC;
    \slave_reg_0_reg[6]_0\ : out STD_LOGIC;
    \slave_reg_0_reg[0]_0\ : out STD_LOGIC;
    \slave_reg_0_reg[2]_1\ : out STD_LOGIC;
    \slave_reg_0_reg[4]_1\ : out STD_LOGIC;
    \slave_reg_0_reg[6]_1\ : out STD_LOGIC;
    \slave_reg_0_reg[0]_1\ : out STD_LOGIC;
    \slave_reg_0_reg[2]_2\ : out STD_LOGIC;
    \slave_reg_0_reg[4]_2\ : out STD_LOGIC;
    \slave_reg_0_reg[6]_2\ : out STD_LOGIC;
    \slave_reg_0_reg[0]_2\ : out STD_LOGIC;
    \slave_reg_0_reg[2]_3\ : out STD_LOGIC;
    \slave_reg_0_reg[4]_3\ : out STD_LOGIC;
    \slave_reg_0_reg[6]_3\ : out STD_LOGIC;
    \slave_reg_0_reg[0]_3\ : out STD_LOGIC;
    \slave_reg_0_reg[2]_4\ : out STD_LOGIC;
    \slave_reg_0_reg[4]_4\ : out STD_LOGIC;
    \slave_reg_0_reg[6]_4\ : out STD_LOGIC;
    \slave_reg_0_reg[0]_4\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    runmode_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mask_reg[4]_1\ : in STD_LOGIC;
    \int_mask_reg[1]_1\ : in STD_LOGIC;
    \int_mask_reg[0]_1\ : in STD_LOGIC;
    \data_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]_1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_out_reg[6]_0\ : in STD_LOGIC;
    joybits : in STD_LOGIC_VECTOR ( 4 downto 0 );
    started_reg : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    \counter_reg[15]\ : in STD_LOGIC;
    \counter_reg[15]_0\ : in STD_LOGIC;
    \IRHOLD_reg[0]\ : in STD_LOGIC;
    \IRHOLD_reg[0]_0\ : in STD_LOGIC;
    data_a : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IRHOLD_reg[0]_1\ : in STD_LOGIC;
    \IRHOLD_reg[0]_2\ : in STD_LOGIC;
    \IRHOLD_reg[0]_3\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IRHOLD_reg[4]\ : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \IRHOLD_reg[4]_0\ : in STD_LOGIC;
    \IRHOLD_reg[1]\ : in STD_LOGIC;
    \IRHOLD_reg[1]_0\ : in STD_LOGIC;
    \IRHOLD_reg[2]\ : in STD_LOGIC;
    \IRHOLD_reg[2]_0\ : in STD_LOGIC;
    \IRHOLD_reg[3]\ : in STD_LOGIC;
    \IRHOLD_reg[3]_0\ : in STD_LOGIC;
    \IRHOLD_reg[4]_1\ : in STD_LOGIC;
    \IRHOLD_reg[5]\ : in STD_LOGIC;
    \IRHOLD_reg[6]\ : in STD_LOGIC;
    \IRHOLD_reg[7]\ : in STD_LOGIC;
    \slave_reg_4_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_5_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_7_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    flag1 : in STD_LOGIC;
    flag1_delayed : in STD_LOGIC;
    \int_stat_reg[1]_0\ : in STD_LOGIC;
    \slave_reg_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_3_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    slave_0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slave_1_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_cia : entity is "cia";
end design_1_block_test_0_1_cia;

architecture STRUCTURE of design_1_block_test_0_1_cia is
  signal \c_data_debug[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \c_data_debug[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \c_data_debug[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \c_data_debug[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal cia_1_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal counter_a_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \^int_mask_reg[0]_0\ : STD_LOGIC;
  signal \^int_mask_reg[1]_0\ : STD_LOGIC;
  signal \^int_mask_reg[4]_0\ : STD_LOGIC;
  signal \int_stat[4]_i_1_n_0\ : STD_LOGIC;
  signal \^irq\ : STD_LOGIC;
  signal keyboard_control : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal keyboard_result : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal p_4_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reload_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal runmode_status_a : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[7]\ : STD_LOGIC;
  signal \^started_status_a\ : STD_LOGIC;
  signal timer_a_n_19 : STD_LOGIC;
  signal timer_b_n_1 : STD_LOGIC;
  signal timer_b_n_10 : STD_LOGIC;
  signal timer_b_n_2 : STD_LOGIC;
  signal timer_b_n_3 : STD_LOGIC;
  signal timer_b_n_4 : STD_LOGIC;
  signal timer_b_n_5 : STD_LOGIC;
  signal timer_b_n_6 : STD_LOGIC;
  signal timer_b_n_7 : STD_LOGIC;
  signal timer_b_n_8 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[1]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \data_out[7]_i_4\ : label is "soft_lutpair21";
begin
  \int_mask_reg[0]_0\ <= \^int_mask_reg[0]_0\;
  \int_mask_reg[1]_0\ <= \^int_mask_reg[1]_0\;
  \int_mask_reg[4]_0\ <= \^int_mask_reg[4]_0\;
  irq <= \^irq\;
  started_status_a <= \^started_status_a\;
\c_data_debug[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFEEE"
    )
        port map (
      I0 => \c_data_debug[0]_INST_0_i_1_n_0\,
      I1 => \IRHOLD_reg[0]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => data_a(0),
      I4 => \IRHOLD_reg[0]_1\,
      I5 => \IRHOLD_reg[0]_2\,
      O => \data_out_reg[7]_0\(0)
    );
\c_data_debug[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]_3\,
      I1 => DOADO(0),
      I2 => \IRHOLD_reg[4]\,
      I3 => cia_1_data_out(0),
      I4 => data_out(0),
      I5 => \IRHOLD_reg[4]_0\,
      O => \c_data_debug[0]_INST_0_i_1_n_0\
    );
\c_data_debug[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFEEE"
    )
        port map (
      I0 => \c_data_debug[1]_INST_0_i_1_n_0\,
      I1 => \IRHOLD_reg[1]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => data_a(1),
      I4 => \IRHOLD_reg[1]_0\,
      I5 => \IRHOLD_reg[0]_2\,
      O => \data_out_reg[7]_0\(1)
    );
\c_data_debug[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]_3\,
      I1 => DOADO(1),
      I2 => \IRHOLD_reg[4]\,
      I3 => cia_1_data_out(1),
      I4 => data_out(1),
      I5 => \IRHOLD_reg[4]_0\,
      O => \c_data_debug[1]_INST_0_i_1_n_0\
    );
\c_data_debug[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFEEE"
    )
        port map (
      I0 => \c_data_debug[2]_INST_0_i_1_n_0\,
      I1 => \IRHOLD_reg[2]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => data_a(2),
      I4 => \IRHOLD_reg[2]_0\,
      I5 => \IRHOLD_reg[0]_2\,
      O => \data_out_reg[7]_0\(2)
    );
\c_data_debug[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]_3\,
      I1 => DOADO(2),
      I2 => \IRHOLD_reg[4]\,
      I3 => cia_1_data_out(2),
      I4 => data_out(2),
      I5 => \IRHOLD_reg[4]_0\,
      O => \c_data_debug[2]_INST_0_i_1_n_0\
    );
\c_data_debug[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFEEE"
    )
        port map (
      I0 => \c_data_debug[3]_INST_0_i_1_n_0\,
      I1 => \IRHOLD_reg[3]\,
      I2 => \IRHOLD_reg[0]_0\,
      I3 => data_a(3),
      I4 => \IRHOLD_reg[3]_0\,
      I5 => \IRHOLD_reg[0]_2\,
      O => \data_out_reg[7]_0\(3)
    );
\c_data_debug[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[0]_3\,
      I1 => DOADO(3),
      I2 => \IRHOLD_reg[4]\,
      I3 => cia_1_data_out(3),
      I4 => data_out(3),
      I5 => \IRHOLD_reg[4]_0\,
      O => \c_data_debug[3]_INST_0_i_1_n_0\
    );
\c_data_debug[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => cia_1_data_out(4),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_out(4),
      I4 => \IRHOLD_reg[4]_1\,
      O => \data_out_reg[7]_0\(4)
    );
\c_data_debug[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => cia_1_data_out(5),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_out(5),
      I4 => \IRHOLD_reg[5]\,
      O => \data_out_reg[7]_0\(5)
    );
\c_data_debug[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => cia_1_data_out(6),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_out(6),
      I4 => \IRHOLD_reg[6]\,
      O => \data_out_reg[7]_0\(6)
    );
\c_data_debug[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IRHOLD_reg[4]\,
      I1 => cia_1_data_out(7),
      I2 => \IRHOLD_reg[4]_0\,
      I3 => data_out(7),
      I4 => \IRHOLD_reg[7]\,
      O => \data_out_reg[7]_0\(7)
    );
\data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[0]\,
      I1 => \slave_reg_2_reg_n_0_[0]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => p_1_out(0),
      I4 => \data_out_reg[6]_0\,
      I5 => joybits(0),
      O => \data_out[0]_i_3_n_0\
    );
\data_out[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(4),
      I1 => slave_1_reg(0),
      I2 => keyboard_control(3),
      I3 => slave_0_reg(24),
      O => \slave_reg_0_reg[4]_0\
    );
\data_out[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(16),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(8),
      O => \slave_reg_0_reg[2]_0\
    );
\data_out[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(0),
      I1 => slave_0_reg(0),
      I2 => keyboard_control(7),
      I3 => slave_1_reg(24),
      O => \slave_reg_0_reg[0]_0\
    );
\data_out[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(16),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(8),
      O => \slave_reg_0_reg[6]_0\
    );
\data_out[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slave_reg_15_reg_n_0_[1]\,
      I1 => \data_out_reg[6]_0\,
      I2 => \slave_reg_14_reg_n_0_[1]\,
      O => \data_out[1]_i_2_n_0\
    );
\data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[1]\,
      I1 => \slave_reg_2_reg_n_0_[1]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => p_1_out(1),
      I4 => \data_out_reg[6]_0\,
      I5 => joybits(1),
      O => \data_out[1]_i_3_n_0\
    );
\data_out[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(4),
      I1 => slave_1_reg(1),
      I2 => keyboard_control(3),
      I3 => slave_0_reg(25),
      O => \slave_reg_0_reg[4]_1\
    );
\data_out[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(17),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(9),
      O => \slave_reg_0_reg[2]_1\
    );
\data_out[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(0),
      I1 => slave_0_reg(1),
      I2 => keyboard_control(7),
      I3 => slave_1_reg(25),
      O => \slave_reg_0_reg[0]_1\
    );
\data_out[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(17),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(9),
      O => \slave_reg_0_reg[6]_1\
    );
\data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[2]\,
      I1 => \slave_reg_2_reg_n_0_[2]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => p_1_out(2),
      I4 => \data_out_reg[6]_0\,
      I5 => joybits(2),
      O => \data_out[2]_i_4_n_0\
    );
\data_out[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(4),
      I1 => slave_1_reg(2),
      I2 => keyboard_control(3),
      I3 => slave_0_reg(26),
      O => \slave_reg_0_reg[4]_2\
    );
\data_out[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(18),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(10),
      O => \slave_reg_0_reg[2]_2\
    );
\data_out[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(0),
      I1 => slave_0_reg(2),
      I2 => keyboard_control(7),
      I3 => slave_1_reg(26),
      O => \slave_reg_0_reg[0]_2\
    );
\data_out[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(18),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(10),
      O => \slave_reg_0_reg[6]_2\
    );
\data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[3]\,
      I1 => \slave_reg_2_reg_n_0_[3]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => p_1_out(3),
      I4 => \data_out_reg[6]_0\,
      I5 => joybits(3),
      O => \data_out[3]_i_4_n_0\
    );
\data_out[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(4),
      I1 => slave_1_reg(3),
      I2 => keyboard_control(3),
      I3 => slave_0_reg(27),
      O => \slave_reg_0_reg[4]_3\
    );
\data_out[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(19),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(11),
      O => \slave_reg_0_reg[2]_3\
    );
\data_out[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(0),
      I1 => slave_0_reg(3),
      I2 => keyboard_control(7),
      I3 => slave_1_reg(27),
      O => \slave_reg_0_reg[0]_3\
    );
\data_out[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(19),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(11),
      O => \slave_reg_0_reg[6]_3\
    );
\data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[4]\,
      I1 => \slave_reg_2_reg_n_0_[4]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => p_1_out(4),
      I4 => \data_out_reg[6]_0\,
      I5 => joybits(4),
      O => \data_out[4]_i_2_n_0\
    );
\data_out[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(4),
      I1 => slave_1_reg(4),
      I2 => keyboard_control(3),
      I3 => slave_0_reg(28),
      O => \slave_reg_0_reg[4]_4\
    );
\data_out[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(20),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(12),
      O => \slave_reg_0_reg[2]_4\
    );
\data_out[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(0),
      I1 => slave_0_reg(4),
      I2 => keyboard_control(7),
      I3 => slave_1_reg(28),
      O => \slave_reg_0_reg[0]_4\
    );
\data_out[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(20),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(12),
      O => \slave_reg_0_reg[6]_4\
    );
\data_out[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[5]\,
      I1 => \slave_reg_2_reg_n_0_[5]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => keyboard_result(5),
      I4 => \data_out_reg[6]_0\,
      O => \data_out[5]_i_4_n_0\
    );
\data_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004545"
    )
        port map (
      I0 => \data_out[5]_i_6_n_0\,
      I1 => keyboard_control(0),
      I2 => slave_0_reg(5),
      I3 => keyboard_control(7),
      I4 => slave_1_reg(29),
      I5 => \data_out[5]_i_7_n_0\,
      O => keyboard_result(5)
    );
\data_out[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(21),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(13),
      O => \data_out[5]_i_6_n_0\
    );
\data_out[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => slave_0_reg(29),
      I1 => keyboard_control(3),
      I2 => slave_1_reg(5),
      I3 => keyboard_control(4),
      I4 => \data_out[5]_i_8_n_0\,
      O => \data_out[5]_i_7_n_0\
    );
\data_out[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(21),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(13),
      O => \data_out[5]_i_8_n_0\
    );
\data_out[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[6]\,
      I1 => \slave_reg_2_reg_n_0_[6]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => keyboard_result(6),
      I4 => \data_out_reg[6]_0\,
      O => \data_out[6]_i_4_n_0\
    );
\data_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004545"
    )
        port map (
      I0 => \data_out[6]_i_6_n_0\,
      I1 => keyboard_control(0),
      I2 => slave_0_reg(6),
      I3 => keyboard_control(7),
      I4 => slave_1_reg(30),
      I5 => \data_out[6]_i_7_n_0\,
      O => keyboard_result(6)
    );
\data_out[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(22),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(14),
      O => \data_out[6]_i_6_n_0\
    );
\data_out[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => slave_0_reg(30),
      I1 => keyboard_control(3),
      I2 => slave_1_reg(6),
      I3 => keyboard_control(4),
      I4 => \data_out[6]_i_8_n_0\,
      O => \data_out[6]_i_7_n_0\
    );
\data_out[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(22),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(14),
      O => \data_out[6]_i_8_n_0\
    );
\data_out[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => slave_0_reg(31),
      I1 => keyboard_control(3),
      I2 => slave_1_reg(7),
      I3 => keyboard_control(4),
      I4 => \data_out[7]_i_11_n_0\,
      O => \data_out[7]_i_10_n_0\
    );
\data_out[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(2),
      I1 => slave_0_reg(23),
      I2 => keyboard_control(1),
      I3 => slave_0_reg(15),
      O => \data_out[7]_i_11_n_0\
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^int_mask_reg[4]_0\,
      I1 => p_4_in(4),
      I2 => p_4_in(0),
      I3 => \^int_mask_reg[0]_0\,
      I4 => p_4_in(1),
      I5 => \^int_mask_reg[1]_0\,
      O => \^irq\
    );
\data_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slave_reg_15_reg_n_0_[7]\,
      I1 => \data_out_reg[6]_0\,
      I2 => \slave_reg_14_reg_n_0_[7]\,
      O => \data_out[7]_i_4_n_0\
    );
\data_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[7]\,
      I1 => \slave_reg_2_reg_n_0_[7]\,
      I2 => \data_out_reg[0]_0\(0),
      I3 => keyboard_result(7),
      I4 => \data_out_reg[6]_0\,
      O => \data_out[7]_i_5_n_0\
    );
\data_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045004545"
    )
        port map (
      I0 => \data_out[7]_i_9_n_0\,
      I1 => keyboard_control(0),
      I2 => slave_0_reg(7),
      I3 => keyboard_control(7),
      I4 => slave_1_reg(31),
      I5 => \data_out[7]_i_10_n_0\,
      O => keyboard_result(7)
    );
\data_out[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => keyboard_control(6),
      I1 => slave_1_reg(23),
      I2 => keyboard_control(5),
      I3 => slave_1_reg(15),
      O => \data_out[7]_i_9_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_8,
      Q => cia_1_data_out(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_7,
      Q => cia_1_data_out(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_6,
      Q => cia_1_data_out(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_5,
      Q => cia_1_data_out(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_4,
      Q => cia_1_data_out(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_3,
      Q => cia_1_data_out(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_2,
      Q => cia_1_data_out(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_1\(0),
      D => timer_b_n_1,
      Q => cia_1_data_out(7),
      R => '0'
    );
\int_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_mask_reg[0]_1\,
      Q => \^int_mask_reg[0]_0\,
      R => '0'
    );
\int_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_mask_reg[1]_1\,
      Q => \^int_mask_reg[1]_0\,
      R => '0'
    );
\int_mask_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_mask_reg[4]_1\,
      Q => \^int_mask_reg[4]_0\,
      R => '0'
    );
\int_stat[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => p_4_in(4),
      I1 => flag1,
      I2 => flag1_delayed,
      I3 => \int_stat_reg[1]_0\,
      O => \int_stat[4]_i_1_n_0\
    );
\int_stat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => timer_a_n_19,
      Q => p_4_in(0),
      R => '0'
    );
\int_stat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => timer_b_n_10,
      Q => p_4_in(1),
      R => '0'
    );
\int_stat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_stat[4]_i_1_n_0\,
      Q => p_4_in(4),
      R => '0'
    );
\slave_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(0),
      Q => keyboard_control(0),
      R => '0'
    );
\slave_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(1),
      Q => keyboard_control(1),
      R => '0'
    );
\slave_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(2),
      Q => keyboard_control(2),
      R => '0'
    );
\slave_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(3),
      Q => keyboard_control(3),
      R => '0'
    );
\slave_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(4),
      Q => keyboard_control(4),
      R => '0'
    );
\slave_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(5),
      Q => keyboard_control(5),
      R => '0'
    );
\slave_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(6),
      Q => keyboard_control(6),
      R => '0'
    );
\slave_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_0_reg[7]_0\(0),
      D => D(7),
      Q => keyboard_control(7),
      R => '0'
    );
\slave_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(1),
      Q => \slave_reg_14_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(2),
      Q => \slave_reg_14_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(5),
      Q => \slave_reg_14_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(6),
      Q => \slave_reg_14_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(7),
      Q => \slave_reg_14_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(1),
      Q => \slave_reg_15_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(2),
      Q => \slave_reg_15_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(5),
      Q => \slave_reg_15_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(6),
      Q => \slave_reg_15_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(7),
      Q => \slave_reg_15_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_2_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_2_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_2_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_2_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_2_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_2_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_2_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_2_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_3_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_3_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_3_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_3_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_3_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_3_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_3_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_3_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(0),
      Q => reload_val(0),
      R => '0'
    );
\slave_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(1),
      Q => reload_val(1),
      R => '0'
    );
\slave_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(2),
      Q => reload_val(2),
      R => '0'
    );
\slave_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(3),
      Q => reload_val(3),
      R => '0'
    );
\slave_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(4),
      Q => reload_val(4),
      R => '0'
    );
\slave_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(5),
      Q => reload_val(5),
      R => '0'
    );
\slave_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(6),
      Q => reload_val(6),
      R => '0'
    );
\slave_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[7]_0\(0),
      D => D(7),
      Q => reload_val(7),
      R => '0'
    );
\slave_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(0),
      Q => reload_val(8),
      R => '0'
    );
\slave_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(1),
      Q => reload_val(9),
      R => '0'
    );
\slave_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(2),
      Q => reload_val(10),
      R => '0'
    );
\slave_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(3),
      Q => reload_val(11),
      R => '0'
    );
\slave_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(4),
      Q => reload_val(12),
      R => '0'
    );
\slave_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(5),
      Q => reload_val(13),
      R => '0'
    );
\slave_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(6),
      Q => reload_val(14),
      R => '0'
    );
\slave_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[7]_0\(0),
      D => D(7),
      Q => reload_val(15),
      R => '0'
    );
\slave_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_6_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_6_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_6_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_6_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_6_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_6_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_6_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_6_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_7_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_7_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_7_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_7_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_7_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_7_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_7_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_7_reg_n_0_[7]\,
      R => '0'
    );
timer_a: entity work.design_1_block_test_0_1_timer_15
     port map (
      D(1) => D(3),
      D(0) => D(0),
      E(0) => E(0),
      Q(15 downto 0) => counter_a_val(15 downto 0),
      clk_1_mhz => clk_1_mhz,
      \counter_reg[0]_0\(0) => \counter_reg[0]\(0),
      \counter_reg[15]_0\ => \counter_reg[15]\,
      \counter_reg[7]_0\ => \counter_reg[7]\,
      \int_stat_reg[0]\ => timer_a_n_19,
      \int_stat_reg[0]_0\ => \int_stat_reg[1]_0\,
      p_4_in(0) => p_4_in(0),
      reload_val(15 downto 0) => reload_val(15 downto 0),
      runmode_status_a => runmode_status_a,
      started_reg_0 => started_reg,
      started_status_a => \^started_status_a\
    );
timer_b: entity work.design_1_block_test_0_1_timer_16
     port map (
      D(1) => D(3),
      D(0) => D(0),
      Q(2) => \slave_reg_14_reg_n_0_[6]\,
      Q(1) => \slave_reg_14_reg_n_0_[5]\,
      Q(0) => \slave_reg_14_reg_n_0_[2]\,
      clk_1_mhz => clk_1_mhz,
      \counter_reg[0]_0\(0) => \counter_reg[0]_0\(0),
      \counter_reg[15]_0\ => \counter_reg[15]_0\,
      \counter_reg[15]_1\(7) => \slave_reg_7_reg_n_0_[7]\,
      \counter_reg[15]_1\(6) => \slave_reg_7_reg_n_0_[6]\,
      \counter_reg[15]_1\(5) => \slave_reg_7_reg_n_0_[5]\,
      \counter_reg[15]_1\(4) => \slave_reg_7_reg_n_0_[4]\,
      \counter_reg[15]_1\(3) => \slave_reg_7_reg_n_0_[3]\,
      \counter_reg[15]_1\(2) => \slave_reg_7_reg_n_0_[2]\,
      \counter_reg[15]_1\(1) => \slave_reg_7_reg_n_0_[1]\,
      \counter_reg[15]_1\(0) => \slave_reg_7_reg_n_0_[0]\,
      \counter_reg[7]_0\ => \counter_reg[7]_0\,
      \counter_reg[7]_1\(7) => \slave_reg_6_reg_n_0_[7]\,
      \counter_reg[7]_1\(6) => \slave_reg_6_reg_n_0_[6]\,
      \counter_reg[7]_1\(5) => \slave_reg_6_reg_n_0_[5]\,
      \counter_reg[7]_1\(4) => \slave_reg_6_reg_n_0_[4]\,
      \counter_reg[7]_1\(3) => \slave_reg_6_reg_n_0_[3]\,
      \counter_reg[7]_1\(2) => \slave_reg_6_reg_n_0_[2]\,
      \counter_reg[7]_1\(1) => \slave_reg_6_reg_n_0_[1]\,
      \counter_reg[7]_1\(0) => \slave_reg_6_reg_n_0_[0]\,
      \data_out_reg[0]\(1 downto 0) => \data_out_reg[0]_0\(1 downto 0),
      \data_out_reg[0]_0\ => \data_out[0]_i_3_n_0\,
      \data_out_reg[1]\ => \data_out[1]_i_2_n_0\,
      \data_out_reg[1]_0\ => \data_out[1]_i_3_n_0\,
      \data_out_reg[2]\ => \data_out[2]_i_4_n_0\,
      \data_out_reg[3]\ => \data_out[3]_i_4_n_0\,
      \data_out_reg[4]\ => \data_out[4]_i_2_n_0\,
      \data_out_reg[5]\ => \data_out[5]_i_4_n_0\,
      \data_out_reg[6]\ => \data_out_reg[6]_0\,
      \data_out_reg[6]_0\(2) => \slave_reg_15_reg_n_0_[6]\,
      \data_out_reg[6]_0\(1) => \slave_reg_15_reg_n_0_[5]\,
      \data_out_reg[6]_0\(0) => \slave_reg_15_reg_n_0_[2]\,
      \data_out_reg[6]_1\ => \data_out[6]_i_4_n_0\,
      \data_out_reg[7]\ => \data_out_reg[7]_1\,
      \data_out_reg[7]_0\ => \data_out[7]_i_4_n_0\,
      \data_out_reg[7]_1\ => \data_out[7]_i_5_n_0\,
      \data_out_reg[7]_2\(15 downto 0) => counter_a_val(15 downto 0),
      \int_mask_reg[4]\(7) => timer_b_n_1,
      \int_mask_reg[4]\(6) => timer_b_n_2,
      \int_mask_reg[4]\(5) => timer_b_n_3,
      \int_mask_reg[4]\(4) => timer_b_n_4,
      \int_mask_reg[4]\(3) => timer_b_n_5,
      \int_mask_reg[4]\(2) => timer_b_n_6,
      \int_mask_reg[4]\(1) => timer_b_n_7,
      \int_mask_reg[4]\(0) => timer_b_n_8,
      \int_stat_reg[1]\ => timer_b_n_10,
      \int_stat_reg[1]_0\ => \int_stat_reg[1]_0\,
      irq => \^irq\,
      p_4_in(2) => p_4_in(4),
      p_4_in(1 downto 0) => p_4_in(1 downto 0),
      runmode_reg_0(0) => runmode_reg(0),
      runmode_status_a => runmode_status_a,
      started_reg_0 => started_reg_0,
      started_status_a => \^started_status_a\,
      started_status_b => started_status_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_cia_0 is
  port (
    cia_2_port_a : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_mask_reg[1]_0\ : out STD_LOGIC;
    \int_mask_reg[0]_0\ : out STD_LOGIC;
    started_status_a : out STD_LOGIC;
    started_status_b : out STD_LOGIC;
    \counter_reg[8]\ : out STD_LOGIC;
    \counter_reg[7]\ : out STD_LOGIC;
    \counter_reg[12]\ : out STD_LOGIC;
    \slave_reg_3_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_2_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    runmode_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_0_reg[1]_0\ : in STD_LOGIC;
    \slave_reg_0_reg[0]_0\ : in STD_LOGIC;
    \int_mask_reg[1]_1\ : in STD_LOGIC;
    \int_mask_reg[0]_1\ : in STD_LOGIC;
    \counter_reg[15]\ : in STD_LOGIC;
    \counter_reg[15]_0\ : in STD_LOGIC;
    started_reg : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg[3]_0\ : in STD_LOGIC;
    \data_out_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_4_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_5_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_7_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_stat_reg[1]_0\ : in STD_LOGIC;
    \slave_reg_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slave_reg_3_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_cia_0 : entity is "cia";
end design_1_block_test_0_1_cia_0;

architecture STRUCTURE of design_1_block_test_0_1_cia_0 is
  signal \^cia_2_port_a\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_a_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \^int_mask_reg[0]_0\ : STD_LOGIC;
  signal \^int_mask_reg[1]_0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reload_val : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal runmode_status_a : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_14_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_15_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[0]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[1]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[2]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[3]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[4]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[5]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[6]\ : STD_LOGIC;
  signal \slave_reg_7_reg_n_0_[7]\ : STD_LOGIC;
  signal \^started_status_a\ : STD_LOGIC;
  signal timer_a_n_19 : STD_LOGIC;
  signal timer_b_n_10 : STD_LOGIC;
  signal timer_b_n_2 : STD_LOGIC;
  signal timer_b_n_3 : STD_LOGIC;
  signal timer_b_n_4 : STD_LOGIC;
  signal timer_b_n_5 : STD_LOGIC;
  signal timer_b_n_6 : STD_LOGIC;
  signal timer_b_n_7 : STD_LOGIC;
  signal timer_b_n_8 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[2]_i_4__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_out[4]_i_2__0\ : label is "soft_lutpair38";
begin
  cia_2_port_a(1 downto 0) <= \^cia_2_port_a\(1 downto 0);
  \int_mask_reg[0]_0\ <= \^int_mask_reg[0]_0\;
  \int_mask_reg[1]_0\ <= \^int_mask_reg[1]_0\;
  started_status_a <= \^started_status_a\;
\addr_b[14]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cia_2_port_a\(0),
      O => p_2_in(0)
    );
\addr_b[15]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cia_2_port_a\(1),
      O => p_2_in(1)
    );
\data_out[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_4_in(1),
      I1 => \data_out_reg[6]_0\,
      I2 => \slave_reg_15_reg_n_0_[1]\,
      I3 => \data_out_reg[3]_0\,
      I4 => \slave_reg_14_reg_n_0_[1]\,
      O => \data_out[1]_i_3__0_n_0\
    );
\data_out[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[2]\,
      I1 => \data_out_reg[3]_0\,
      I2 => \slave_reg_2_reg_n_0_[2]\,
      O => \data_out[2]_i_3__0_n_0\
    );
\data_out[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slave_reg_15_reg_n_0_[2]\,
      I1 => \data_out_reg[3]_0\,
      I2 => \slave_reg_14_reg_n_0_[2]\,
      O => \data_out[2]_i_4__0_n_0\
    );
\data_out[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slave_reg_3_reg_n_0_[4]\,
      I1 => \data_out_reg[3]_0\,
      I2 => \slave_reg_2_reg_n_0_[4]\,
      O => \slave_reg_3_reg[4]_0\
    );
\data_out[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_out[7]_i_6__0_n_0\,
      I1 => \data_out_reg[6]_0\,
      I2 => \slave_reg_15_reg_n_0_[7]\,
      I3 => \data_out_reg[3]_0\,
      I4 => \slave_reg_14_reg_n_0_[7]\,
      O => \data_out[7]_i_4__0_n_0\
    );
\data_out[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^int_mask_reg[1]_0\,
      I1 => p_4_in(1),
      I2 => \^int_mask_reg[0]_0\,
      I3 => p_4_in(0),
      O => \data_out[7]_i_6__0_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_8,
      Q => Q(0),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_7,
      Q => Q(1),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_6,
      Q => Q(2),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_5,
      Q => Q(3),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => \data_out_reg[4]_0\(0),
      Q => Q(4),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_4,
      Q => Q(5),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_3,
      Q => Q(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg[0]_0\(0),
      D => timer_b_n_2,
      Q => Q(7),
      R => '0'
    );
\int_mask_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_mask_reg[0]_1\,
      Q => \^int_mask_reg[0]_0\,
      R => '0'
    );
\int_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \int_mask_reg[1]_1\,
      Q => \^int_mask_reg[1]_0\,
      R => '0'
    );
\int_stat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => timer_a_n_19,
      Q => p_4_in(0),
      R => '0'
    );
\int_stat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => timer_b_n_10,
      Q => p_4_in(1),
      R => '0'
    );
\slave_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \slave_reg_0_reg[0]_0\,
      Q => \^cia_2_port_a\(0),
      R => '0'
    );
\slave_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => \slave_reg_0_reg[1]_0\,
      Q => \^cia_2_port_a\(1),
      R => '0'
    );
\slave_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(1),
      Q => \slave_reg_14_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(2),
      Q => \slave_reg_14_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(5),
      Q => \slave_reg_14_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(6),
      Q => \slave_reg_14_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => D(7),
      Q => \slave_reg_14_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(1),
      Q => \slave_reg_15_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(2),
      Q => \slave_reg_15_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(5),
      Q => \slave_reg_15_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(6),
      Q => \slave_reg_15_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => runmode_reg(0),
      D => D(7),
      Q => \slave_reg_15_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_2_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_2_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_2_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_2_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_2_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_2_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_2_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_2_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_2_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(0),
      Q => \slave_reg_3_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(1),
      Q => \slave_reg_3_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(2),
      Q => \slave_reg_3_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(3),
      Q => \slave_reg_3_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(4),
      Q => \slave_reg_3_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(5),
      Q => \slave_reg_3_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(6),
      Q => \slave_reg_3_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_3_reg[0]_0\(0),
      D => D(7),
      Q => \slave_reg_3_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(0),
      Q => reload_val(0),
      R => '0'
    );
\slave_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(1),
      Q => reload_val(1),
      R => '0'
    );
\slave_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(2),
      Q => reload_val(2),
      R => '0'
    );
\slave_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(3),
      Q => reload_val(3),
      R => '0'
    );
\slave_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(4),
      Q => reload_val(4),
      R => '0'
    );
\slave_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(5),
      Q => reload_val(5),
      R => '0'
    );
\slave_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(6),
      Q => reload_val(6),
      R => '0'
    );
\slave_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_4_reg[0]_0\(0),
      D => D(7),
      Q => reload_val(7),
      R => '0'
    );
\slave_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(0),
      Q => reload_val(8),
      R => '0'
    );
\slave_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(1),
      Q => reload_val(9),
      R => '0'
    );
\slave_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(2),
      Q => reload_val(10),
      R => '0'
    );
\slave_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(3),
      Q => reload_val(11),
      R => '0'
    );
\slave_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(4),
      Q => reload_val(12),
      R => '0'
    );
\slave_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(5),
      Q => reload_val(13),
      R => '0'
    );
\slave_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(6),
      Q => reload_val(14),
      R => '0'
    );
\slave_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_5_reg[0]_0\(0),
      D => D(7),
      Q => reload_val(15),
      R => '0'
    );
\slave_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(0),
      Q => \slave_reg_6_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(1),
      Q => \slave_reg_6_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(2),
      Q => \slave_reg_6_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(3),
      Q => \slave_reg_6_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(4),
      Q => \slave_reg_6_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(5),
      Q => \slave_reg_6_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(6),
      Q => \slave_reg_6_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_6_reg[7]_0\(0),
      D => D(7),
      Q => \slave_reg_6_reg_n_0_[7]\,
      R => '0'
    );
\slave_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(0),
      Q => \slave_reg_7_reg_n_0_[0]\,
      R => '0'
    );
\slave_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(1),
      Q => \slave_reg_7_reg_n_0_[1]\,
      R => '0'
    );
\slave_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(2),
      Q => \slave_reg_7_reg_n_0_[2]\,
      R => '0'
    );
\slave_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(3),
      Q => \slave_reg_7_reg_n_0_[3]\,
      R => '0'
    );
\slave_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(4),
      Q => \slave_reg_7_reg_n_0_[4]\,
      R => '0'
    );
\slave_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(5),
      Q => \slave_reg_7_reg_n_0_[5]\,
      R => '0'
    );
\slave_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(6),
      Q => \slave_reg_7_reg_n_0_[6]\,
      R => '0'
    );
\slave_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_1_mhz,
      CE => \slave_reg_7_reg[0]_0\(0),
      D => D(7),
      Q => \slave_reg_7_reg_n_0_[7]\,
      R => '0'
    );
timer_a: entity work.design_1_block_test_0_1_timer
     port map (
      D(1) => D(3),
      D(0) => D(0),
      E(0) => E(0),
      Q(15 downto 0) => counter_a_val(15 downto 0),
      clk_1_mhz => clk_1_mhz,
      \counter_reg[0]_0\(0) => \counter_reg[0]\(0),
      \counter_reg[15]_0\ => \counter_reg[15]_0\,
      \counter_reg[8]_0\ => \counter_reg[8]\,
      \int_stat_reg[0]\ => timer_a_n_19,
      \int_stat_reg[0]_0\ => \int_stat_reg[1]_0\,
      p_4_in(0) => p_4_in(0),
      reload_val(15 downto 0) => reload_val(15 downto 0),
      runmode_status_a => runmode_status_a,
      started_reg_0 => started_reg,
      started_status_a => \^started_status_a\
    );
timer_b: entity work.design_1_block_test_0_1_timer_14
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      D(1) => D(3),
      D(0) => D(0),
      \OUT_reg[3]\(6) => timer_b_n_2,
      \OUT_reg[3]\(5) => timer_b_n_3,
      \OUT_reg[3]\(4) => timer_b_n_4,
      \OUT_reg[3]\(3) => timer_b_n_5,
      \OUT_reg[3]\(2) => timer_b_n_6,
      \OUT_reg[3]\(1) => timer_b_n_7,
      \OUT_reg[3]\(0) => timer_b_n_8,
      Q(7) => \slave_reg_6_reg_n_0_[7]\,
      Q(6) => \slave_reg_6_reg_n_0_[6]\,
      Q(5) => \slave_reg_6_reg_n_0_[5]\,
      Q(4) => \slave_reg_6_reg_n_0_[4]\,
      Q(3) => \slave_reg_6_reg_n_0_[3]\,
      Q(2) => \slave_reg_6_reg_n_0_[2]\,
      Q(1) => \slave_reg_6_reg_n_0_[1]\,
      Q(0) => \slave_reg_6_reg_n_0_[0]\,
      clk_1_mhz => clk_1_mhz,
      \counter_reg[0]_0\(0) => \counter_reg[0]_0\(0),
      \counter_reg[12]_0\ => \counter_reg[12]\,
      \counter_reg[15]_0\ => \counter_reg[15]\,
      \counter_reg[15]_1\(7) => \slave_reg_7_reg_n_0_[7]\,
      \counter_reg[15]_1\(6) => \slave_reg_7_reg_n_0_[6]\,
      \counter_reg[15]_1\(5) => \slave_reg_7_reg_n_0_[5]\,
      \counter_reg[15]_1\(4) => \slave_reg_7_reg_n_0_[4]\,
      \counter_reg[15]_1\(3) => \slave_reg_7_reg_n_0_[3]\,
      \counter_reg[15]_1\(2) => \slave_reg_7_reg_n_0_[2]\,
      \counter_reg[15]_1\(1) => \slave_reg_7_reg_n_0_[1]\,
      \counter_reg[15]_1\(0) => \slave_reg_7_reg_n_0_[0]\,
      \counter_reg[7]_0\ => \counter_reg[7]\,
      \data_out[7]_i_3__0_0\(15 downto 0) => counter_a_val(15 downto 0),
      \data_out_reg[1]\ => \data_out[1]_i_3__0_n_0\,
      \data_out_reg[2]\(0) => \data_out_reg[2]_0\(0),
      \data_out_reg[2]_0\ => \data_out[2]_i_3__0_n_0\,
      \data_out_reg[2]_1\ => \data_out[2]_i_4__0_n_0\,
      \data_out_reg[3]\ => \data_out_reg[3]_0\,
      \data_out_reg[6]\ => \data_out_reg[6]_0\,
      \data_out_reg[6]_0\(1) => \slave_reg_14_reg_n_0_[6]\,
      \data_out_reg[6]_0\(0) => \slave_reg_14_reg_n_0_[5]\,
      \data_out_reg[6]_1\(1) => \slave_reg_15_reg_n_0_[6]\,
      \data_out_reg[6]_1\(0) => \slave_reg_15_reg_n_0_[5]\,
      \data_out_reg[7]\(5) => \slave_reg_2_reg_n_0_[7]\,
      \data_out_reg[7]\(4) => \slave_reg_2_reg_n_0_[6]\,
      \data_out_reg[7]\(3) => \slave_reg_2_reg_n_0_[5]\,
      \data_out_reg[7]\(2) => \slave_reg_2_reg_n_0_[3]\,
      \data_out_reg[7]\(1) => \slave_reg_2_reg_n_0_[1]\,
      \data_out_reg[7]\(0) => \slave_reg_2_reg_n_0_[0]\,
      \data_out_reg[7]_0\(5) => \slave_reg_3_reg_n_0_[7]\,
      \data_out_reg[7]_0\(4) => \slave_reg_3_reg_n_0_[6]\,
      \data_out_reg[7]_0\(3) => \slave_reg_3_reg_n_0_[5]\,
      \data_out_reg[7]_0\(2) => \slave_reg_3_reg_n_0_[3]\,
      \data_out_reg[7]_0\(1) => \slave_reg_3_reg_n_0_[1]\,
      \data_out_reg[7]_0\(0) => \slave_reg_3_reg_n_0_[0]\,
      \data_out_reg[7]_1\ => \data_out[7]_i_4__0_n_0\,
      \int_stat_reg[1]\ => timer_b_n_10,
      \int_stat_reg[1]_0\ => \int_stat_reg[1]_0\,
      p_4_in(1 downto 0) => p_4_in(1 downto 0),
      runmode_reg_0(0) => runmode_reg(0),
      runmode_status_a => runmode_status_a,
      started_reg_0 => started_reg_0,
      started_status_a => \^started_status_a\,
      started_status_b => started_status_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_cpu is
  port (
    I_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \OUT_reg[0]\ : out STD_LOGIC;
    \OUT_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \OUT_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_2\ : out STD_LOGIC;
    \OUT_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_1\ : out STD_LOGIC;
    \OUT_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_enabled_reg[5]\ : out STD_LOGIC;
    \int_enabled_reg[7]\ : out STD_LOGIC;
    \sprite_multi_color_0_reg[4]\ : out STD_LOGIC;
    \OUT_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_7\ : out STD_LOGIC;
    \OUT_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v4_out : out STD_LOGIC;
    \OUT_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_out : out STD_LOGIC;
    v7_out : out STD_LOGIC;
    \OUT_reg[4]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[4]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OUT_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_mask_reg[4]\ : out STD_LOGIC;
    \PC_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_mask_reg[1]\ : out STD_LOGIC;
    \int_mask_reg[0]\ : out STD_LOGIC;
    started_reg : out STD_LOGIC;
    started_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_2\ : out STD_LOGIC;
    \OUT_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    started_reg_1 : out STD_LOGIC;
    started_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_3\ : out STD_LOGIC;
    \OUT_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_5\ : out STD_LOGIC;
    \OUT_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_14\ : out STD_LOGIC;
    \slave_reg_0_reg[1]\ : out STD_LOGIC;
    \slave_reg_0_reg[0]\ : out STD_LOGIC;
    \int_mask_reg[1]_0\ : out STD_LOGIC;
    \int_mask_reg[0]_0\ : out STD_LOGIC;
    started_reg_3 : out STD_LOGIC;
    started_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_7\ : out STD_LOGIC;
    started_reg_5 : out STD_LOGIC;
    started_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_15\ : out STD_LOGIC;
    runmode_i_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter[15]_i_3__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ABH_reg[0]_0\ : out STD_LOGIC;
    \OUT_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[1]_18\ : out STD_LOGIC;
    \filter_reg[fc][2]\ : out STD_LOGIC;
    \filter_reg[fc][1]\ : out STD_LOGIC;
    \filter_reg[fc][0]\ : out STD_LOGIC;
    \OUT_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_9\ : out STD_LOGIC;
    \OUT_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    we_debug : out STD_LOGIC;
    raster_int_reg : out STD_LOGIC;
    \OUT_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[4]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[2]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_expand_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OUT_reg[3]_9\ : out STD_LOGIC;
    \OUT_reg[3]_10\ : out STD_LOGIC;
    \OUT_reg[5]\ : out STD_LOGIC;
    \OUT_reg[5]_0\ : out STD_LOGIC;
    \OUT_reg[3]_11\ : out STD_LOGIC;
    \OUT_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_delayed_reg[11]\ : out STD_LOGIC;
    \addr_delayed_reg[9]\ : out STD_LOGIC;
    \addr_delayed_reg[9]_0\ : out STD_LOGIC;
    \reg_1_6510_reg[0]\ : out STD_LOGIC;
    \addr_delayed_reg[11]_0\ : out STD_LOGIC;
    \addr_delayed_reg[10]\ : out STD_LOGIC;
    \reg_1_6510_reg[1]\ : out STD_LOGIC;
    \addr_delayed_reg[13]\ : out STD_LOGIC;
    \reg_1_6510_reg[1]_0\ : out STD_LOGIC;
    \clk_div_counter_cycle_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clk_div_counter_cycle_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clk_div_counter_cycle_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in0_in : out STD_LOGIC;
    clk_1_mhz : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[6]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c64_reset : in STD_LOGIC;
    \int_mask_reg[4]_0\ : in STD_LOGIC;
    \int_mask_reg[1]_1\ : in STD_LOGIC;
    \int_mask_reg[0]_1\ : in STD_LOGIC;
    started_status_a : in STD_LOGIC;
    \counter_reg[15]\ : in STD_LOGIC;
    started_status_b : in STD_LOGIC;
    \counter_reg[15]_0\ : in STD_LOGIC;
    cia_2_port_a : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_mask_reg[1]_2\ : in STD_LOGIC;
    \int_mask_reg[0]_2\ : in STD_LOGIC;
    started_status_b_0 : in STD_LOGIC;
    \counter_reg[15]_1\ : in STD_LOGIC;
    started_status_a_1 : in STD_LOGIC;
    \counter_reg[15]_2\ : in STD_LOGIC;
    \data_out_reg[4]\ : in STD_LOGIC;
    \data_out_reg[4]_0\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    PC_temp1 : in STD_LOGIC;
    IRQ0 : in STD_LOGIC;
    reset_cpu : in STD_LOGIC;
    raster_int : in STD_LOGIC;
    is_equal_raster_delayed : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg_reg[6]\ : in STD_LOGIC;
    \data_out_reg_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg_reg[6]_1\ : in STD_LOGIC;
    \data_out_reg[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[6]_i_4_4\ : in STD_LOGIC;
    \c_data_debug[3]_INST_0_i_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    color_ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_cpu : entity is "cpu";
end design_1_block_test_0_1_cpu;

architecture STRUCTURE of design_1_block_test_0_1_cpu is
  signal ABL0 : STD_LOGIC;
  signal ALU_n_116 : STD_LOGIC;
  signal ALU_n_117 : STD_LOGIC;
  signal ALU_n_118 : STD_LOGIC;
  signal ALU_n_119 : STD_LOGIC;
  signal ALU_n_120 : STD_LOGIC;
  signal ALU_n_125 : STD_LOGIC;
  signal ALU_n_126 : STD_LOGIC;
  signal ALU_n_127 : STD_LOGIC;
  signal ALU_n_128 : STD_LOGIC;
  signal ALU_n_129 : STD_LOGIC;
  signal ALU_n_130 : STD_LOGIC;
  signal ALU_n_131 : STD_LOGIC;
  signal ALU_n_132 : STD_LOGIC;
  signal ALU_n_133 : STD_LOGIC;
  signal ALU_n_134 : STD_LOGIC;
  signal ALU_n_135 : STD_LOGIC;
  signal ALU_n_136 : STD_LOGIC;
  signal ALU_n_137 : STD_LOGIC;
  signal ALU_n_138 : STD_LOGIC;
  signal ALU_n_139 : STD_LOGIC;
  signal ALU_n_140 : STD_LOGIC;
  signal ALU_n_141 : STD_LOGIC;
  signal ALU_n_142 : STD_LOGIC;
  signal ALU_n_143 : STD_LOGIC;
  signal ALU_n_144 : STD_LOGIC;
  signal ALU_n_145 : STD_LOGIC;
  signal ALU_n_146 : STD_LOGIC;
  signal ALU_n_147 : STD_LOGIC;
  signal ALU_n_148 : STD_LOGIC;
  signal ALU_n_149 : STD_LOGIC;
  signal ALU_n_150 : STD_LOGIC;
  signal ALU_n_151 : STD_LOGIC;
  signal ALU_n_152 : STD_LOGIC;
  signal ALU_n_153 : STD_LOGIC;
  signal ALU_n_154 : STD_LOGIC;
  signal ALU_n_155 : STD_LOGIC;
  signal ALU_n_156 : STD_LOGIC;
  signal ALU_n_157 : STD_LOGIC;
  signal ALU_n_158 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_10_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_11_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_12_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_13_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_14_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_16_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_17_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_18_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_19_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_20_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_21_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_22_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_23_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_24_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_26_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_27_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_28_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_29_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_30_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_31_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_5_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_6_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_7_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_8_n_0 : STD_LOGIC;
  signal AXYS_reg_0_3_0_0_i_9_n_0 : STD_LOGIC;
  signal C1 : STD_LOGIC;
  signal C_i_3_n_0 : STD_LOGIC;
  signal C_i_4_n_0 : STD_LOGIC;
  signal C_i_5_n_0 : STD_LOGIC;
  signal C_i_8_n_0 : STD_LOGIC;
  signal DIHOLD : STD_LOGIC_VECTOR ( 7 to 7 );
  signal D_i_3_n_0 : STD_LOGIC;
  signal D_i_4_n_0 : STD_LOGIC;
  signal D_i_5_n_0 : STD_LOGIC;
  signal IR : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal IRHOLD : STD_LOGIC;
  signal \IRHOLD__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IRHOLD_valid0 : STD_LOGIC;
  signal \IRHOLD_valid__0\ : STD_LOGIC;
  signal IRHOLD_valid_i_1_n_0 : STD_LOGIC;
  signal \IR__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I_i_3_n_0 : STD_LOGIC;
  signal I_i_4_n_0 : STD_LOGIC;
  signal I_i_6_n_0 : STD_LOGIC;
  signal I_i_7_n_0 : STD_LOGIC;
  signal I_i_8_n_0 : STD_LOGIC;
  signal \^i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal N_i_2_n_0 : STD_LOGIC;
  signal N_i_3_n_0 : STD_LOGIC;
  signal N_i_4_n_0 : STD_LOGIC;
  signal \^out_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_reg[4]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^out_reg[7]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal P : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PC[15]_i_12_n_0\ : STD_LOGIC;
  signal \PC[15]_i_13_n_0\ : STD_LOGIC;
  signal \PC[15]_i_14_n_0\ : STD_LOGIC;
  signal \PC[15]_i_15_n_0\ : STD_LOGIC;
  signal \PC[15]_i_16_n_0\ : STD_LOGIC;
  signal \PC[15]_i_17_n_0\ : STD_LOGIC;
  signal \PC[15]_i_7_n_0\ : STD_LOGIC;
  signal \PC[15]_i_8_n_0\ : STD_LOGIC;
  signal \PC[3]_i_12_n_0\ : STD_LOGIC;
  signal \PC[3]_i_13_n_0\ : STD_LOGIC;
  signal \PC[3]_i_14_n_0\ : STD_LOGIC;
  signal \PC[3]_i_16_n_0\ : STD_LOGIC;
  signal \PC[3]_i_17_n_0\ : STD_LOGIC;
  signal \PC[3]_i_7_n_0\ : STD_LOGIC;
  signal \PC[3]_i_8_n_0\ : STD_LOGIC;
  signal \PC[7]_i_6_n_0\ : STD_LOGIC;
  signal \PC[7]_i_7_n_0\ : STD_LOGIC;
  signal V_i_3_n_0 : STD_LOGIC;
  signal V_i_4_n_0 : STD_LOGIC;
  signal V_i_6_n_0 : STD_LOGIC;
  signal V_i_7_n_0 : STD_LOGIC;
  signal V_i_8_n_0 : STD_LOGIC;
  signal Z_i_3_n_0 : STD_LOGIC;
  signal Z_i_4_n_0 : STD_LOGIC;
  signal Z_i_8_n_0 : STD_LOGIC;
  signal adc_bcd_i_1_n_0 : STD_LOGIC;
  signal adc_bcd_i_2_n_0 : STD_LOGIC;
  signal adc_bcd_i_3_n_0 : STD_LOGIC;
  signal adc_bcd_reg_n_0 : STD_LOGIC;
  signal adc_sbc0 : STD_LOGIC;
  signal adc_sbc_i_1_n_0 : STD_LOGIC;
  signal adc_sbc_reg_n_0 : STD_LOGIC;
  signal \addr_a[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_a[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_a[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_a[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_a[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_a[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_a[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_a[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \addr_a[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \addr_a[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal adj_bcd : STD_LOGIC;
  signal adj_bcd0 : STD_LOGIC;
  signal bit_ins_i_1_n_0 : STD_LOGIC;
  signal bit_ins_reg_n_0 : STD_LOGIC;
  signal clc : STD_LOGIC;
  signal clc_i_1_n_0 : STD_LOGIC;
  signal cld : STD_LOGIC;
  signal cld_i_1_n_0 : STD_LOGIC;
  signal cli : STD_LOGIC;
  signal cli_i_1_n_0 : STD_LOGIC;
  signal clv : STD_LOGIC;
  signal clv_i_1_n_0 : STD_LOGIC;
  signal compare_i_1_n_0 : STD_LOGIC;
  signal compare_i_2_n_0 : STD_LOGIC;
  signal compare_reg_n_0 : STD_LOGIC;
  signal cond_code : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cond_true : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \cpu_data_debug[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \dst_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \dst_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \dst_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \dst_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dst_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal inc_i_1_n_0 : STD_LOGIC;
  signal inc_i_2_n_0 : STD_LOGIC;
  signal inc_reg_n_0 : STD_LOGIC;
  signal index_y_i_1_n_0 : STD_LOGIC;
  signal index_y_i_2_n_0 : STD_LOGIC;
  signal index_y_reg_n_0 : STD_LOGIC;
  signal load_only_i_1_n_0 : STD_LOGIC;
  signal load_only_reg_n_0 : STD_LOGIC;
  signal load_reg_i_1_n_0 : STD_LOGIC;
  signal load_reg_i_2_n_0 : STD_LOGIC;
  signal load_reg_i_3_n_0 : STD_LOGIC;
  signal load_reg_i_4_n_0 : STD_LOGIC;
  signal load_reg_i_5_n_0 : STD_LOGIC;
  signal load_reg_reg_n_0 : STD_LOGIC;
  signal op : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \op[1]_i_2_n_0\ : STD_LOGIC;
  signal \op[2]_i_2_n_0\ : STD_LOGIC;
  signal \op[2]_i_3_n_0\ : STD_LOGIC;
  signal \op[2]_i_4_n_0\ : STD_LOGIC;
  signal \op[2]_i_6_n_0\ : STD_LOGIC;
  signal \op[2]_i_7_n_0\ : STD_LOGIC;
  signal \op[2]_i_8_n_0\ : STD_LOGIC;
  signal \op[3]_i_3_n_0\ : STD_LOGIC;
  signal \op[3]_i_7_n_0\ : STD_LOGIC;
  signal \op_reg_n_0_[0]\ : STD_LOGIC;
  signal \op_reg_n_0_[1]\ : STD_LOGIC;
  signal \op_reg_n_0_[2]\ : STD_LOGIC;
  signal \op_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal php : STD_LOGIC;
  signal php_i_1_n_0 : STD_LOGIC;
  signal plp : STD_LOGIC;
  signal plp_i_1_n_0 : STD_LOGIC;
  signal plp_i_2_n_0 : STD_LOGIC;
  signal regsel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal res : STD_LOGIC;
  signal res_i_1_n_0 : STD_LOGIC;
  signal res_reg_n_0 : STD_LOGIC;
  signal rotate_i_1_n_0 : STD_LOGIC;
  signal rotate_i_2_n_0 : STD_LOGIC;
  signal rotate_reg_n_0 : STD_LOGIC;
  signal sec : STD_LOGIC;
  signal sec_i_1_n_0 : STD_LOGIC;
  signal sed : STD_LOGIC;
  signal sed_i_1_n_0 : STD_LOGIC;
  signal sei : STD_LOGIC;
  signal sei_i_1_n_0 : STD_LOGIC;
  signal shift_i_1_n_0 : STD_LOGIC;
  signal shift_reg_n_0 : STD_LOGIC;
  signal shift_right_i_1_n_0 : STD_LOGIC;
  signal shift_right_reg_n_0 : STD_LOGIC;
  signal src_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \src_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \src_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \src_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \src_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \src_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \state[0]_i_11_n_0\ : STD_LOGIC;
  signal \state[0]_i_12_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_10_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1]_i_6_n_0\ : STD_LOGIC;
  signal \state[1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_9_n_0\ : STD_LOGIC;
  signal \state[2]_i_10_n_0\ : STD_LOGIC;
  signal \state[2]_i_11_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[2]_i_6_n_0\ : STD_LOGIC;
  signal \state[2]_i_7_n_0\ : STD_LOGIC;
  signal \state[2]_i_8_n_0\ : STD_LOGIC;
  signal \state[2]_i_9_n_0\ : STD_LOGIC;
  signal \state[3]_i_13_n_0\ : STD_LOGIC;
  signal \state[3]_i_14_n_0\ : STD_LOGIC;
  signal \state[3]_i_15_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[3]_i_9_n_0\ : STD_LOGIC;
  signal \state[4]_i_10_n_0\ : STD_LOGIC;
  signal \state[4]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_4_n_0\ : STD_LOGIC;
  signal \state[4]_i_5_n_0\ : STD_LOGIC;
  signal \state[4]_i_6_n_0\ : STD_LOGIC;
  signal \state[4]_i_7_n_0\ : STD_LOGIC;
  signal \state[4]_i_8_n_0\ : STD_LOGIC;
  signal \state[4]_i_9_n_0\ : STD_LOGIC;
  signal \state[5]_i_10_n_0\ : STD_LOGIC;
  signal \state[5]_i_11_n_0\ : STD_LOGIC;
  signal \state[5]_i_12_n_0\ : STD_LOGIC;
  signal \state[5]_i_13_n_0\ : STD_LOGIC;
  signal \state[5]_i_14_n_0\ : STD_LOGIC;
  signal \state[5]_i_15_n_0\ : STD_LOGIC;
  signal \state[5]_i_16_n_0\ : STD_LOGIC;
  signal \state[5]_i_17_n_0\ : STD_LOGIC;
  signal \state[5]_i_18_n_0\ : STD_LOGIC;
  signal \state[5]_i_19_n_0\ : STD_LOGIC;
  signal \state[5]_i_1_n_0\ : STD_LOGIC;
  signal \state[5]_i_20_n_0\ : STD_LOGIC;
  signal \state[5]_i_21_n_0\ : STD_LOGIC;
  signal \state[5]_i_2_n_0\ : STD_LOGIC;
  signal \state[5]_i_4_n_0\ : STD_LOGIC;
  signal \state[5]_i_5_n_0\ : STD_LOGIC;
  signal \state[5]_i_6_n_0\ : STD_LOGIC;
  signal \state[5]_i_7_n_0\ : STD_LOGIC;
  signal \state[5]_i_8_n_0\ : STD_LOGIC;
  signal \state[5]_i_9_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal \state_reg_n_0_[5]\ : STD_LOGIC;
  signal store_i_1_n_0 : STD_LOGIC;
  signal store_i_2_n_0 : STD_LOGIC;
  signal store_reg_n_0 : STD_LOGIC;
  signal \^we_debug\ : STD_LOGIC;
  signal we_debug_INST_0_i_1_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_2_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_3_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_4_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_5_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_6_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_7_n_0 : STD_LOGIC;
  signal we_debug_INST_0_i_8_n_0 : STD_LOGIC;
  signal write_back_i_1_n_0 : STD_LOGIC;
  signal write_back_i_2_n_0 : STD_LOGIC;
  signal write_back_reg_n_0 : STD_LOGIC;
  signal write_register : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_0_0 : label is "RAM16X1S";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_10 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_14 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_20 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_21 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_23 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_24 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_27 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_31 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_7 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_8 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of AXYS_reg_0_3_0_0_i_9 : label is "soft_lutpair118";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_1_1 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_2_2 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_3_3 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_4_4 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_5_5 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_6_6 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of AXYS_reg_0_3_7_7 : label is "RAM16X1S";
  attribute SOFT_HLUTNM of C_i_5 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of C_i_8 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of D_i_3 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of D_i_4 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of I_i_6 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of I_i_8 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \PC[15]_i_17\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \PC[15]_i_7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \PC[3]_i_17\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \PC[7]_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of Z_i_4 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of adc_bcd_i_2 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of adc_sbc_i_2 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of clc_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of cld_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of cli_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of compare_i_2 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cpu_data_debug[4]_INST_0_i_6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_11\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_6\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cpu_data_debug[5]_INST_0_i_7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dst_reg[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dst_reg[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \dst_reg[1]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of inc_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of index_y_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of load_only_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of load_reg_i_3 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of load_reg_i_4 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \op[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \op[1]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \op[2]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \op[2]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \op[3]_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \op[3]_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of php_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of plp_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of rotate_i_2 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of sec_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of sed_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sei_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of shift_right_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_reg[0]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \src_reg[0]_i_4\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \src_reg[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \state[0]_i_11\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \state[0]_i_5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \state[0]_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[0]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \state[1]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \state[1]_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \state[1]_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \state[2]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \state[2]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \state[2]_i_9\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[3]_i_13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \state[3]_i_14\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[3]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \state[3]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \state[4]_i_10\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \state[4]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \state[4]_i_5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \state[4]_i_8\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \state[4]_i_9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \state[5]_i_11\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[5]_i_13\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \state[5]_i_14\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \state[5]_i_16\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \state[5]_i_17\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \state[5]_i_19\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \state[5]_i_20\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \state[5]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \state[5]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \state[5]_i_9\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of store_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of we_debug_INST_0_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of we_debug_INST_0_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of we_debug_INST_0_i_6 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of we_debug_INST_0_i_7 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of we_debug_INST_0_i_8 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of write_back_i_2 : label is "soft_lutpair148";
begin
  I_reg_0(0) <= \^i_reg_0\(0);
  \OUT_reg[3]\(0) <= \^out_reg[3]\(0);
  \OUT_reg[4]\(12 downto 0) <= \^out_reg[4]\(12 downto 0);
  \OUT_reg[7]\(2 downto 0) <= \^out_reg[7]\(2 downto 0);
  we_debug <= \^we_debug\;
\ABH[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFFFFF8FFFF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[3]\,
      O => ABL0
    );
\ABH_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(8),
      Q => data7(8),
      R => '0'
    );
\ABH_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(9),
      Q => data7(9),
      R => '0'
    );
\ABH_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(10),
      Q => data7(10),
      R => '0'
    );
\ABH_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(11),
      Q => data7(11),
      R => '0'
    );
\ABH_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(12),
      Q => data7(12),
      R => '0'
    );
\ABH_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[7]\(0),
      Q => data7(13),
      R => '0'
    );
\ABH_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[7]\(1),
      Q => data7(14),
      R => '0'
    );
\ABH_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[7]\(2),
      Q => data7(15),
      R => '0'
    );
\ABL_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(0),
      Q => data7(0),
      R => '0'
    );
\ABL_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(1),
      Q => data7(1),
      R => '0'
    );
\ABL_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(2),
      Q => data7(2),
      R => '0'
    );
\ABL_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[3]\(0),
      Q => data7(3),
      R => '0'
    );
\ABL_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(4),
      Q => data7(4),
      R => '0'
    );
\ABL_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(5),
      Q => data7(5),
      R => '0'
    );
\ABL_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(6),
      Q => data7(6),
      R => '0'
    );
\ABL_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => ABL0,
      D => \^out_reg[4]\(7),
      Q => data7(7),
      R => '0'
    );
ALU: entity work.design_1_block_test_0_1_ALU
     port map (
      \ABH_reg[0]\ => \^out_reg[4]\(8),
      \ABH_reg[0]_0\ => \ABH_reg[0]_0\,
      \ABH_reg[0]_1\ => \addr_a[8]_INST_0_i_2_n_0\,
      \ABH_reg[0]_2\ => \addr_a[8]_INST_0_i_3_n_0\,
      \ABH_reg[0]_3\ => \addr_a[8]_INST_0_i_4_n_0\,
      \ABH_reg[0]_4\ => \addr_a[8]_INST_0_i_5_n_0\,
      \ABH_reg[0]_5\ => \addr_a[8]_INST_0_i_6_n_0\,
      \ABH_reg[1]\ => \addr_a[9]_INST_0_i_1_n_0\,
      \ABH_reg[1]_0\ => \addr_a[15]_INST_0_i_2_n_0\,
      \ABH_reg[1]_1\ => \addr_a[15]_INST_0_i_3_n_0\,
      \ABH_reg[2]\ => \addr_a[10]_INST_0_i_1_n_0\,
      \ABH_reg[3]\(3) => ALU_n_145,
      \ABH_reg[3]\(2) => ALU_n_146,
      \ABH_reg[3]\(1) => ALU_n_147,
      \ABH_reg[3]\(0) => ALU_n_148,
      \ABH_reg[3]_0\ => \addr_a[11]_INST_0_i_1_n_0\,
      \ABH_reg[4]\ => \addr_a[12]_INST_0_i_1_n_0\,
      \ABH_reg[5]\ => \addr_a[13]_INST_0_i_1_n_0\,
      \ABH_reg[6]\ => \addr_a[14]_INST_0_i_1_n_0\,
      \ABH_reg[7]\(3) => ALU_n_149,
      \ABH_reg[7]\(2) => ALU_n_150,
      \ABH_reg[7]\(1) => ALU_n_151,
      \ABH_reg[7]\(0) => ALU_n_152,
      \ABH_reg[7]_0\ => \addr_a[15]_INST_0_i_1_n_0\,
      \ABL_reg[1]\ => \addr_a[1]_INST_0_i_1_n_0\,
      \ABL_reg[2]\ => \addr_a[2]_INST_0_i_1_n_0\,
      \ABL_reg[3]\ => \addr_a[3]_INST_0_i_1_n_0\,
      \ABL_reg[4]\ => \addr_a[4]_INST_0_i_1_n_0\,
      \ABL_reg[5]\ => \addr_a[5]_INST_0_i_1_n_0\,
      \ABL_reg[6]\ => \addr_a[6]_INST_0_i_1_n_0\,
      \ABL_reg[7]\(3) => ALU_n_141,
      \ABL_reg[7]\(2) => ALU_n_142,
      \ABL_reg[7]\(1) => ALU_n_143,
      \ABL_reg[7]\(0) => ALU_n_144,
      \ABL_reg[7]_0\ => \addr_a[7]_INST_0_i_1_n_0\,
      AXYS_reg_0_3_7_7 => AXYS_reg_0_3_0_0_i_5_n_0,
      B(2 downto 0) => B(2 downto 0),
      BI7_reg_0(3) => \op_reg_n_0_[3]\,
      BI7_reg_0(2) => \op_reg_n_0_[2]\,
      BI7_reg_0(1) => \op_reg_n_0_[1]\,
      BI7_reg_0(0) => \op_reg_n_0_[0]\,
      C1 => C1,
      CO(0) => CO(0),
      CO_i_9_0 => shift_right_reg_n_0,
      C_i_2_0 => C_i_8_n_0,
      C_reg => write_back_reg_n_0,
      C_reg_0 => C_i_5_n_0,
      C_reg_1 => C_i_3_n_0,
      C_reg_2 => C_i_4_n_0,
      D(7 downto 4) => \^out_reg[4]\(7 downto 4),
      D(3) => \^out_reg[3]\(0),
      D(2 downto 0) => \^out_reg[4]\(2 downto 0),
      DIHOLD(0) => DIHOLD(7),
      D_reg => D_i_3_n_0,
      D_reg_0 => D_i_4_n_0,
      D_reg_1 => D_i_5_n_0,
      E(0) => E(0),
      HC_reg_0 => adc_bcd_reg_n_0,
      IRQ0 => IRQ0,
      I_reg => ALU_n_156,
      I_reg_0(0) => \^i_reg_0\(0),
      I_reg_1 => I_i_6_n_0,
      I_reg_2 => I_i_4_n_0,
      I_reg_3 => I_i_3_n_0,
      N_reg(7 downto 0) => D(7 downto 0),
      N_reg_0 => N_i_3_n_0,
      N_reg_1 => N_i_2_n_0,
      N_reg_2 => N_i_4_n_0,
      O(3) => ALU_n_137,
      O(2) => ALU_n_138,
      O(1) => ALU_n_139,
      O(0) => ALU_n_140,
      \OUT[1]_i_7_0\ => rotate_reg_n_0,
      \OUT[1]_i_7_1\ => inc_reg_n_0,
      \OUT[1]_i_7_2\ => shift_reg_n_0,
      \OUT[1]_i_7_3\ => compare_reg_n_0,
      \OUT[1]_i_7_4\ => load_only_reg_n_0,
      \OUT_reg[0]_0\ => \OUT_reg[0]\,
      \OUT_reg[0]_1\(0) => \OUT_reg[0]_0\(0),
      \OUT_reg[0]_10\ => \OUT_reg[0]_9\,
      \OUT_reg[0]_11\(0) => \OUT_reg[0]_10\(0),
      \OUT_reg[0]_12\(0) => \OUT_reg[0]_11\(0),
      \OUT_reg[0]_13\(0) => \OUT_reg[0]_12\(0),
      \OUT_reg[0]_14\(0) => \OUT_reg[0]_13\(0),
      \OUT_reg[0]_15\(0) => \OUT_reg[0]_14\(0),
      \OUT_reg[0]_16\(0) => \OUT_reg[0]_15\(0),
      \OUT_reg[0]_17\(0) => \OUT_reg[0]_16\(0),
      \OUT_reg[0]_18\(0) => \OUT_reg[0]_17\(0),
      \OUT_reg[0]_19\(0) => \OUT_reg[0]_18\(0),
      \OUT_reg[0]_2\(0) => \OUT_reg[0]_1\(0),
      \OUT_reg[0]_20\(0) => \OUT_reg[0]_19\(0),
      \OUT_reg[0]_21\(0) => \OUT_reg[0]_20\(0),
      \OUT_reg[0]_22\(0) => \OUT_reg[0]_21\(0),
      \OUT_reg[0]_23\(0) => \OUT_reg[0]_22\(0),
      \OUT_reg[0]_24\(0) => \OUT_reg[0]_23\(0),
      \OUT_reg[0]_25\(0) => \OUT_reg[0]_24\(0),
      \OUT_reg[0]_26\(0) => \OUT_reg[0]_25\(0),
      \OUT_reg[0]_3\ => \OUT_reg[0]_2\,
      \OUT_reg[0]_4\(0) => \OUT_reg[0]_3\(0),
      \OUT_reg[0]_5\(0) => \OUT_reg[0]_4\(0),
      \OUT_reg[0]_6\(0) => \OUT_reg[0]_5\(0),
      \OUT_reg[0]_7\(0) => \OUT_reg[0]_6\(0),
      \OUT_reg[0]_8\ => \OUT_reg[0]_7\,
      \OUT_reg[0]_9\(0) => \OUT_reg[0]_8\(0),
      \OUT_reg[1]_0\(0) => \OUT_reg[1]\(0),
      \OUT_reg[1]_1\ => sel(0),
      \OUT_reg[1]_10\(0) => \OUT_reg[1]_7\(0),
      \OUT_reg[1]_11\(0) => \OUT_reg[1]_8\(0),
      \OUT_reg[1]_12\(0) => \OUT_reg[1]_9\(0),
      \OUT_reg[1]_13\(0) => \OUT_reg[1]_10\(0),
      \OUT_reg[1]_14\(0) => \OUT_reg[1]_11\(0),
      \OUT_reg[1]_15\(0) => \OUT_reg[1]_12\(0),
      \OUT_reg[1]_16\(0) => \OUT_reg[1]_13\(0),
      \OUT_reg[1]_17\ => \OUT_reg[1]_14\,
      \OUT_reg[1]_18\ => \OUT_reg[1]_15\,
      \OUT_reg[1]_19\(0) => \OUT_reg[1]_16\(0),
      \OUT_reg[1]_2\(0) => \OUT_reg[1]_0\(0),
      \OUT_reg[1]_20\(0) => \OUT_reg[1]_17\(0),
      \OUT_reg[1]_21\ => \OUT_reg[1]_18\,
      \OUT_reg[1]_3\ => \OUT_reg[1]_1\,
      \OUT_reg[1]_4\(0) => \OUT_reg[1]_2\(0),
      \OUT_reg[1]_5\(0) => \OUT_reg[1]_3\(0),
      \OUT_reg[1]_6\ => \^out_reg[4]\(9),
      \OUT_reg[1]_7\(0) => \OUT_reg[1]_4\(0),
      \OUT_reg[1]_8\(0) => \OUT_reg[1]_5\(0),
      \OUT_reg[1]_9\(0) => \OUT_reg[1]_6\(0),
      \OUT_reg[2]_0\(0) => \OUT_reg[2]\(0),
      \OUT_reg[2]_1\ => sel(1),
      \OUT_reg[2]_10\(0) => \OUT_reg[2]_7\(0),
      \OUT_reg[2]_11\(0) => \OUT_reg[2]_8\(0),
      \OUT_reg[2]_12\(0) => \OUT_reg[2]_9\(0),
      \OUT_reg[2]_13\(0) => \OUT_reg[2]_10\(0),
      \OUT_reg[2]_14\(0) => \OUT_reg[2]_11\(0),
      \OUT_reg[2]_15\(0) => \OUT_reg[2]_12\(0),
      \OUT_reg[2]_16\(0) => \OUT_reg[2]_13\(0),
      \OUT_reg[2]_17\(0) => \OUT_reg[2]_14\(0),
      \OUT_reg[2]_2\(0) => \OUT_reg[2]_0\(0),
      \OUT_reg[2]_3\(0) => \OUT_reg[2]_1\(0),
      \OUT_reg[2]_4\ => \^out_reg[4]\(10),
      \OUT_reg[2]_5\ => \OUT_reg[2]_2\,
      \OUT_reg[2]_6\ => \OUT_reg[2]_3\,
      \OUT_reg[2]_7\(0) => \OUT_reg[2]_4\(0),
      \OUT_reg[2]_8\(0) => \OUT_reg[2]_5\(0),
      \OUT_reg[2]_9\(0) => \OUT_reg[2]_6\(0),
      \OUT_reg[3]_0\ => sel(2),
      \OUT_reg[3]_1\ => \^out_reg[4]\(3),
      \OUT_reg[3]_10\ => \OUT_reg[3]_7\,
      \OUT_reg[3]_11\(0) => \OUT_reg[3]_8\(0),
      \OUT_reg[3]_12\ => \OUT_reg[3]_9\,
      \OUT_reg[3]_13\ => \OUT_reg[3]_10\,
      \OUT_reg[3]_14\ => \OUT_reg[3]_11\,
      \OUT_reg[3]_2\(0) => \OUT_reg[3]_0\(0),
      \OUT_reg[3]_3\ => \^out_reg[4]\(11),
      \OUT_reg[3]_4\(0) => \OUT_reg[3]_1\(0),
      \OUT_reg[3]_5\(0) => \OUT_reg[3]_2\(0),
      \OUT_reg[3]_6\(0) => \OUT_reg[3]_3\(0),
      \OUT_reg[3]_7\(0) => \OUT_reg[3]_4\(0),
      \OUT_reg[3]_8\ => \OUT_reg[3]_5\,
      \OUT_reg[3]_9\(0) => \OUT_reg[3]_6\(0),
      \OUT_reg[4]_0\(0) => \OUT_reg[4]_0\(0),
      \OUT_reg[4]_1\(1 downto 0) => \OUT_reg[4]_1\(1 downto 0),
      \OUT_reg[4]_10\(1 downto 0) => \OUT_reg[4]_10\(1 downto 0),
      \OUT_reg[4]_11\(1 downto 0) => \OUT_reg[4]_11\(1 downto 0),
      \OUT_reg[4]_12\ => \^out_reg[4]\(12),
      \OUT_reg[4]_13\(0) => \OUT_reg[4]_12\(0),
      \OUT_reg[4]_2\(0) => \OUT_reg[4]_2\(0),
      \OUT_reg[4]_3\(1 downto 0) => \OUT_reg[4]_3\(1 downto 0),
      \OUT_reg[4]_4\(0) => \OUT_reg[4]_4\(0),
      \OUT_reg[4]_5\(0) => \OUT_reg[4]_5\(0),
      \OUT_reg[4]_6\(1 downto 0) => \OUT_reg[4]_6\(1 downto 0),
      \OUT_reg[4]_7\(1 downto 0) => \OUT_reg[4]_7\(1 downto 0),
      \OUT_reg[4]_8\(0) => \OUT_reg[4]_8\(0),
      \OUT_reg[4]_9\(0) => \OUT_reg[4]_9\(0),
      \OUT_reg[5]_0\ => \^out_reg[7]\(0),
      \OUT_reg[5]_1\ => \OUT_reg[5]\,
      \OUT_reg[5]_2\ => \OUT_reg[5]_0\,
      \OUT_reg[6]_0\ => \^out_reg[7]\(1),
      \OUT_reg[7]_0\ => \^out_reg[7]\(2),
      \OUT_reg[7]_1\ => ALU_n_158,
      \OUT_reg[7]_2\(0) => \OUT_reg[7]_0\(0),
      P(4 downto 3) => P(7 downto 6),
      P(2) => P(3),
      P(1 downto 0) => P(1 downto 0),
      PC(15 downto 0) => PC(15 downto 0),
      \PC[15]_i_2_0\ => \PC[15]_i_13_n_0\,
      \PC[15]_i_2_1\ => \PC[15]_i_14_n_0\,
      \PC[3]_i_5_0\ => res_reg_n_0,
      \PC[3]_i_6_0\ => \PC[3]_i_17_n_0\,
      \PC[7]_i_2_0\ => \PC[15]_i_12_n_0\,
      \PC_reg[11]\ => \PC[15]_i_7_n_0\,
      \PC_reg[11]_0\ => \PC[15]_i_8_n_0\,
      \PC_reg[12]\ => \PC_reg[15]_0\(4),
      \PC_reg[14]\(3 downto 2) => \PC_reg[15]_0\(6 downto 5),
      \PC_reg[14]\(1 downto 0) => \PC_reg[15]_0\(3 downto 2),
      \PC_reg[15]\ => \PC_reg[15]_0\(7),
      \PC_reg[3]\ => \PC[7]_i_6_n_0\,
      \PC_reg[3]_0\ => \PC[3]_i_7_n_0\,
      \PC_reg[3]_1\ => \PC[3]_i_8_n_0\,
      \PC_reg[3]_2\ => \PC[7]_i_7_n_0\,
      \PC_reg[3]_3\ => \PC[3]_i_12_n_0\,
      \PC_reg[3]_4\ => \PC[3]_i_13_n_0\,
      \PC_reg[3]_5\ => \PC[3]_i_14_n_0\,
      \PC_reg[8]\ => \PC_reg[15]_0\(0),
      \PC_reg[9]\ => \PC_reg[15]_0\(1),
      Q(1 downto 0) => Q(1 downto 0),
      V_reg => ALU_n_157,
      V_reg_0 => V_i_6_n_0,
      V_reg_1 => V_i_3_n_0,
      V_reg_2 => V_i_4_n_0,
      WEA(0) => WEA(0),
      Z_reg => Z_i_3_n_0,
      Z_reg_0 => Z_i_4_n_0,
      Z_reg_1 => bit_ins_reg_n_0,
      \addr_a[0]\ => \addr_a[0]_INST_0_i_1_n_0\,
      \addr_a[0]_0\ => \addr_a[7]_INST_0_i_2_n_0\,
      \addr_a[0]_1\ => \addr_a[7]_INST_0_i_3_n_0\,
      \addr_delayed_reg[10]\ => \addr_delayed_reg[10]\,
      \addr_delayed_reg[11]\ => \addr_delayed_reg[11]\,
      \addr_delayed_reg[11]_0\ => \addr_delayed_reg[11]_0\,
      \addr_delayed_reg[13]\ => \addr_delayed_reg[13]\,
      \addr_delayed_reg[9]\ => \addr_delayed_reg[9]\,
      \addr_delayed_reg[9]_0\ => \addr_delayed_reg[9]_0\,
      adj_bcd => adj_bcd,
      bit_ins_reg => ALU_n_155,
      c64_reset => c64_reset,
      \c_data_debug[3]_INST_0_i_5_0\(15 downto 0) => \c_data_debug[3]_INST_0_i_5\(15 downto 0),
      cia_2_port_a(1 downto 0) => cia_2_port_a(1 downto 0),
      clc => clc,
      cld => cld,
      clk_1_mhz => clk_1_mhz,
      \clk_div_counter_cycle_reg[0]\(1 downto 0) => \clk_div_counter_cycle_reg[0]\(1 downto 0),
      \clk_div_counter_cycle_reg[0]_0\(1 downto 0) => \clk_div_counter_cycle_reg[0]_0\(1 downto 0),
      \clk_div_counter_cycle_reg[0]_1\(1 downto 0) => \clk_div_counter_cycle_reg[0]_1\(1 downto 0),
      clv => clv,
      color_ram_reg(2 downto 0) => color_ram_reg(2 downto 0),
      cond_true => cond_true,
      \counter[15]_i_3__2_0\(0) => \counter[15]_i_3__2\(0),
      \counter_reg[15]\ => \counter_reg[15]\,
      \counter_reg[15]_0\ => \counter_reg[15]_0\,
      \counter_reg[15]_1\ => \counter_reg[15]_1\,
      \counter_reg[15]_2\ => \counter_reg[15]_2\,
      \cpu_data_debug[5]_INST_0_i_1_0\ => \cpu_data_debug[5]_INST_0_i_10_n_0\,
      \cpu_data_debug[5]_INST_0_i_1_1\ => AXYS_reg_0_3_0_0_i_10_n_0,
      \cpu_data_debug[5]_INST_0_i_1_2\ => \cpu_data_debug[5]_INST_0_i_11_n_0\,
      data7(15 downto 0) => data7(15 downto 0),
      \data_out_reg[4]\ => \data_out_reg[4]\,
      \data_out_reg[4]_0\ => \data_out_reg[4]_0\,
      \data_out_reg[6]_i_11_0\(1 downto 0) => \data_out_reg[6]_i_11\(1 downto 0),
      \data_out_reg[6]_i_11_1\(1 downto 0) => \data_out_reg[6]_i_11_0\(1 downto 0),
      \data_out_reg[6]_i_4_0\(1 downto 0) => \data_out_reg[6]_i_4\(1 downto 0),
      \data_out_reg[6]_i_4_1\(0) => \data_out_reg[6]_i_4_0\(0),
      \data_out_reg[6]_i_4_2\(0) => \data_out_reg[6]_i_4_1\(0),
      \data_out_reg[6]_i_4_3\(0) => \data_out_reg[6]_i_4_2\(0),
      \data_out_reg[6]_i_4_4\(0) => \data_out_reg[6]_i_4_3\(0),
      \data_out_reg[6]_i_4_5\ => \data_out_reg[6]_i_4_4\,
      \data_out_reg_reg[6]\ => \data_out_reg_reg[6]\,
      \data_out_reg_reg[6]_0\ => \data_out_reg_reg[6]_0\,
      \data_out_reg_reg[6]_1\ => \data_out_reg_reg[6]_1\,
      \data_out_reg_reg[7]\(1 downto 0) => \data_out_reg_reg[7]\(1 downto 0),
      \filter_reg[fc][0]\ => \filter_reg[fc][0]\,
      \filter_reg[fc][1]\ => \filter_reg[fc][1]\,
      \filter_reg[fc][2]\ => \filter_reg[fc][2]\,
      \int_enabled_reg[5]\ => \int_enabled_reg[5]\,
      \int_enabled_reg[7]\ => \int_enabled_reg[7]\,
      \int_mask_reg[0]\ => \int_mask_reg[0]\,
      \int_mask_reg[0]_0\ => \int_mask_reg[0]_0\,
      \int_mask_reg[0]_1\ => \int_mask_reg[0]_1\,
      \int_mask_reg[0]_2\ => \int_mask_reg[0]_2\,
      \int_mask_reg[1]\ => \int_mask_reg[1]\,
      \int_mask_reg[1]_0\ => \int_mask_reg[1]_0\,
      \int_mask_reg[1]_1\ => \int_mask_reg[1]_1\,
      \int_mask_reg[1]_2\ => \int_mask_reg[1]_2\,
      \int_mask_reg[4]\ => \int_mask_reg[4]\,
      \int_mask_reg[4]_0\ => \int_mask_reg[4]_0\,
      is_equal_raster_delayed => is_equal_raster_delayed,
      p_0_in0_in => p_0_in0_in,
      p_0_out => p_0_out,
      p_19_in => p_19_in,
      p_1_in(7) => ALU_n_129,
      p_1_in(6) => ALU_n_130,
      p_1_in(5) => ALU_n_131,
      p_1_in(4) => ALU_n_132,
      p_1_in(3) => ALU_n_133,
      p_1_in(2) => ALU_n_134,
      p_1_in(1) => ALU_n_135,
      p_1_in(0) => ALU_n_136,
      php => php,
      plp => plp,
      raster_int => raster_int,
      raster_int_reg => raster_int_reg,
      \reg_1_6510_reg[0]\ => \reg_1_6510_reg[0]\,
      \reg_1_6510_reg[1]\ => \reg_1_6510_reg[1]\,
      \reg_1_6510_reg[1]_0\ => \reg_1_6510_reg[1]_0\,
      regfile(7 downto 0) => data3(7 downto 0),
      res => res,
      runmode_i_2_0(0) => runmode_i_2(0),
      \screen_control_2_reg[0]\ => \cpu_data_debug[7]_INST_0_i_3_n_0\,
      \screen_control_2_reg[0]_0\ => \cpu_data_debug[7]_INST_0_i_4_n_0\,
      \screen_control_2_reg[0]_1\ => \cpu_data_debug[7]_INST_0_i_5_n_0\,
      \screen_control_2_reg[4]\ => \cpu_data_debug[4]_INST_0_i_1_n_0\,
      \screen_control_2_reg[4]_0\ => \cpu_data_debug[7]_INST_0_i_2_n_0\,
      \screen_control_2_reg[4]_1\ => \cpu_data_debug[4]_INST_0_i_6_n_0\,
      \screen_control_2_reg[4]_2\ => \cpu_data_debug[4]_INST_0_i_7_n_0\,
      \screen_control_2_reg[4]_3\ => \cpu_data_debug[4]_INST_0_i_4_n_0\,
      \screen_control_2_reg[5]\ => \cpu_data_debug[5]_INST_0_i_6_n_0\,
      \screen_control_2_reg[5]_0\ => \cpu_data_debug[5]_INST_0_i_7_n_0\,
      sec => sec,
      sed => sed,
      \slave_reg_0_reg[0]\ => \slave_reg_0_reg[0]\,
      \slave_reg_0_reg[1]\ => \slave_reg_0_reg[1]\,
      \sprite_multi_color_0_reg[4]\ => \sprite_multi_color_0_reg[4]\,
      started_reg => started_reg,
      started_reg_0(0) => started_reg_0(0),
      started_reg_1 => started_reg_1,
      started_reg_2(0) => started_reg_2(0),
      started_reg_3 => started_reg_3,
      started_reg_4(0) => started_reg_4(0),
      started_reg_5 => started_reg_5,
      started_reg_6(0) => started_reg_6(0),
      started_status_a => started_status_a,
      started_status_a_1 => started_status_a_1,
      started_status_b => started_status_b,
      started_status_b_0 => started_status_b_0,
      \state[0]_i_4_0\ => \state[5]_i_13_n_0\,
      \state[1]_i_2_0\ => \state[1]_i_6_n_0\,
      \state[1]_i_2_1\ => \state[1]_i_7_n_0\,
      \state[1]_i_2_2\ => \state[1]_i_8_n_0\,
      \state[1]_i_2_3\ => \state[1]_i_9_n_0\,
      \state_reg[0]\(3) => ALU_n_116,
      \state_reg[0]\(2) => ALU_n_117,
      \state_reg[0]\(1) => ALU_n_118,
      \state_reg[0]\(0) => ALU_n_119,
      \state_reg[0]_0\ => ALU_n_126,
      \state_reg[0]_1\(5) => \state_reg_n_0_[5]\,
      \state_reg[0]_1\(4) => \state_reg_n_0_[4]\,
      \state_reg[0]_1\(3) => \state_reg_n_0_[3]\,
      \state_reg[0]_1\(2) => \state_reg_n_0_[2]\,
      \state_reg[0]_1\(1) => \state_reg_n_0_[1]\,
      \state_reg[0]_1\(0) => \state_reg_n_0_[0]\,
      \state_reg[0]_2\ => \cpu_data_debug[5]_INST_0_i_3_n_0\,
      \state_reg[0]_3\ => \state[0]_i_2_n_0\,
      \state_reg[0]_4\ => \state[0]_i_3_n_0\,
      \state_reg[1]\ => ALU_n_128,
      \state_reg[1]_0\ => \state[4]_i_5_n_0\,
      \state_reg[1]_1\ => \state[1]_i_3_n_0\,
      \state_reg[1]_2\ => \state[5]_i_18_n_0\,
      \state_reg[3]\ => ALU_n_153,
      \state_reg[3]_0\ => \state[3]_i_3_n_0\,
      \state_reg[3]_1\ => \state[3]_i_5_n_0\,
      \state_reg[3]_2\ => \state[3]_i_6_n_0\,
      \state_reg[3]_3\ => \state[3]_i_8_n_0\,
      \state_reg[3]_4\ => \state[3]_i_9_n_0\,
      \state_reg[3]_5\ => store_reg_n_0,
      \state_reg[4]\ => ALU_n_120,
      \state_reg[4]_0\ => ALU_n_125,
      \state_reg[4]_1\ => \state[4]_i_2_n_0\,
      \state_reg[4]_2\ => \state[4]_i_4_n_0\,
      \state_reg[4]_3\ => \state[4]_i_6_n_0\,
      \state_reg[4]_4\ => we_debug_INST_0_i_2_n_0,
      \state_reg[5]\ => ALU_n_127,
      v1_out => v1_out,
      v4_out => v4_out,
      v7_out => v7_out,
      write_back_reg => ALU_n_154,
      \y_expand_reg[6]\(0) => \y_expand_reg[6]\(0)
    );
AXYS_reg_0_3_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"0000000A"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_136,
      O => data3(0),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      O => AXYS_reg_0_3_0_0_i_10_n_0
    );
AXYS_reg_0_3_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAEEE"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_19_n_0,
      I1 => AXYS_reg_0_3_0_0_i_20_n_0,
      I2 => AXYS_reg_0_3_0_0_i_21_n_0,
      I3 => AXYS_reg_0_3_0_0_i_10_n_0,
      I4 => AXYS_reg_0_3_0_0_i_22_n_0,
      I5 => \state_reg_n_0_[0]\,
      O => AXYS_reg_0_3_0_0_i_11_n_0
    );
AXYS_reg_0_3_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800024008000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[0]\,
      O => AXYS_reg_0_3_0_0_i_12_n_0
    );
AXYS_reg_0_3_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAAAEAAAEAAA"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_23_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \src_reg_reg_n_0_[0]\,
      I3 => AXYS_reg_0_3_0_0_i_24_n_0,
      I4 => ALU_n_128,
      I5 => index_y_reg_n_0,
      O => AXYS_reg_0_3_0_0_i_13_n_0
    );
AXYS_reg_0_3_0_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      O => AXYS_reg_0_3_0_0_i_14_n_0
    );
AXYS_reg_0_3_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAAABAAABAA"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_26_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state[1]_i_5_n_0\,
      I3 => \dst_reg_reg_n_0_[1]\,
      I4 => AXYS_reg_0_3_0_0_i_27_n_0,
      I5 => \src_reg_reg_n_0_[1]\,
      O => AXYS_reg_0_3_0_0_i_16_n_0
    );
AXYS_reg_0_3_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F0908080809080"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \src_reg_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => AXYS_reg_0_3_0_0_i_17_n_0
    );
AXYS_reg_0_3_0_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFCF000F444F"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => ALU_n_128,
      I2 => \state[1]_i_5_n_0\,
      I3 => \cpu_data_debug[5]_INST_0_i_3_n_0\,
      I4 => \state[4]_i_4_n_0\,
      I5 => \src_reg_reg_n_0_[1]\,
      O => AXYS_reg_0_3_0_0_i_18_n_0
    );
AXYS_reg_0_3_0_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => index_y_reg_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => AXYS_reg_0_3_0_0_i_20_n_0,
      I4 => \dst_reg_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[4]\,
      O => AXYS_reg_0_3_0_0_i_19_n_0
    );
AXYS_reg_0_3_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAFFFF"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_6_n_0,
      I1 => plp,
      I2 => load_reg_reg_n_0,
      I3 => AXYS_reg_0_3_0_0_i_7_n_0,
      I4 => AXYS_reg_0_3_0_0_i_8_n_0,
      I5 => \cpu_data_debug[5]_INST_0_i_3_n_0\,
      O => write_register
    );
AXYS_reg_0_3_0_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      O => AXYS_reg_0_3_0_0_i_20_n_0
    );
AXYS_reg_0_3_0_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[5]\,
      O => AXYS_reg_0_3_0_0_i_21_n_0
    );
AXYS_reg_0_3_0_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFAAAAABAEAAA"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_28_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[1]\,
      O => AXYS_reg_0_3_0_0_i_22_n_0
    );
AXYS_reg_0_3_0_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A888"
    )
        port map (
      I0 => \src_reg_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      O => AXYS_reg_0_3_0_0_i_23_n_0
    );
AXYS_reg_0_3_0_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBDFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[4]\,
      O => AXYS_reg_0_3_0_0_i_24_n_0
    );
AXYS_reg_0_3_0_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBAAAAAAAAAAAAA"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_29_n_0,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \src_reg_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[5]\,
      O => AXYS_reg_0_3_0_0_i_26_n_0
    );
AXYS_reg_0_3_0_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001F"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      O => AXYS_reg_0_3_0_0_i_27_n_0
    );
AXYS_reg_0_3_0_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF13020202"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => ALU_n_125,
      I3 => index_y_reg_n_0,
      I4 => AXYS_reg_0_3_0_0_i_14_n_0,
      I5 => AXYS_reg_0_3_0_0_i_30_n_0,
      O => AXYS_reg_0_3_0_0_i_28_n_0
    );
AXYS_reg_0_3_0_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A000000030"
    )
        port map (
      I0 => \src_reg_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => we_debug_INST_0_i_2_n_0,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => AXYS_reg_0_3_0_0_i_29_n_0
    );
AXYS_reg_0_3_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_9_n_0,
      I1 => \src_reg_reg_n_0_[0]\,
      I2 => AXYS_reg_0_3_0_0_i_10_n_0,
      I3 => AXYS_reg_0_3_0_0_i_11_n_0,
      I4 => AXYS_reg_0_3_0_0_i_12_n_0,
      I5 => AXYS_reg_0_3_0_0_i_13_n_0,
      O => regsel(0)
    );
AXYS_reg_0_3_0_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF080808"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => index_y_reg_n_0,
      I2 => AXYS_reg_0_3_0_0_i_10_n_0,
      I3 => AXYS_reg_0_3_0_0_i_31_n_0,
      I4 => \src_reg_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => AXYS_reg_0_3_0_0_i_30_n_0
    );
AXYS_reg_0_3_0_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[4]\,
      O => AXYS_reg_0_3_0_0_i_31_n_0
    );
AXYS_reg_0_3_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => AXYS_reg_0_3_0_0_i_14_n_0,
      I1 => ALU_n_126,
      I2 => \state_reg_n_0_[3]\,
      I3 => AXYS_reg_0_3_0_0_i_16_n_0,
      I4 => AXYS_reg_0_3_0_0_i_17_n_0,
      I5 => AXYS_reg_0_3_0_0_i_18_n_0,
      O => regsel(1)
    );
AXYS_reg_0_3_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => AXYS_reg_0_3_0_0_i_5_n_0
    );
AXYS_reg_0_3_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000003080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => AXYS_reg_0_3_0_0_i_6_n_0
    );
AXYS_reg_0_3_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[5]\,
      O => AXYS_reg_0_3_0_0_i_7_n_0
    );
AXYS_reg_0_3_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[5]\,
      O => AXYS_reg_0_3_0_0_i_8_n_0
    );
AXYS_reg_0_3_0_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDEE"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      O => AXYS_reg_0_3_0_0_i_9_n_0
    );
AXYS_reg_0_3_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000009"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_135,
      O => data3(1),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"0000000D"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_134,
      O => data3(2),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000004"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_133,
      O => data3(3),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000009"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_132,
      O => data3(4),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"0000000E"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_131,
      O => data3(5),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_130,
      O => data3(6),
      WCLK => clk_1_mhz,
      WE => write_register
    );
AXYS_reg_0_3_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => regsel(0),
      A1 => regsel(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => ALU_n_129,
      O => data3(7),
      WCLK => clk_1_mhz,
      WE => write_register
    );
C_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600000004000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => ALU_n_120,
      I5 => shift_reg_n_0,
      O => C_i_3_n_0
    );
C_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => adc_sbc_reg_n_0,
      I1 => shift_reg_n_0,
      I2 => plp,
      I3 => compare_reg_n_0,
      I4 => clc,
      I5 => sec,
      O => C_i_4_n_0
    );
C_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => shift_reg_n_0,
      I1 => adc_sbc_reg_n_0,
      I2 => compare_reg_n_0,
      O => C_i_5_n_0
    );
C_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => shift_reg_n_0,
      I1 => ALU_n_120,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[3]\,
      O => C1
    );
C_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => adc_sbc_reg_n_0,
      I1 => shift_reg_n_0,
      O => C_i_8_n_0
    );
C_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_154,
      Q => P(0),
      R => '0'
    );
\DIHOLD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => D(7),
      Q => DIHOLD(7),
      R => '0'
    );
D_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[5]\,
      O => D_i_3_n_0
    );
D_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      O => D_i_4_n_0
    );
D_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FE00000000"
    )
        port map (
      I0 => sed,
      I1 => cld,
      I2 => plp,
      I3 => ALU_n_120,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[3]\,
      O => D_i_5_n_0
    );
D_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_153,
      Q => P(3),
      R => '0'
    );
\IRHOLD[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => IRHOLD_valid0,
      I1 => reset_cpu,
      I2 => c64_reset,
      O => IRHOLD
    );
\IRHOLD[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000001000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[1]\,
      O => IRHOLD_valid0
    );
\IRHOLD_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(0),
      Q => \IRHOLD__0\(0),
      R => '0'
    );
\IRHOLD_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(1),
      Q => \IRHOLD__0\(1),
      R => '0'
    );
\IRHOLD_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(2),
      Q => \IRHOLD__0\(2),
      R => '0'
    );
\IRHOLD_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(3),
      Q => \IRHOLD__0\(3),
      R => '0'
    );
\IRHOLD_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(4),
      Q => \IRHOLD__0\(4),
      R => '0'
    );
\IRHOLD_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(5),
      Q => \IRHOLD__0\(5),
      R => '0'
    );
\IRHOLD_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(6),
      Q => \IRHOLD__0\(6),
      R => '0'
    );
\IRHOLD_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => IRHOLD,
      D => D(7),
      Q => \IRHOLD__0\(7),
      R => '0'
    );
IRHOLD_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000CE"
    )
        port map (
      I0 => \IRHOLD_valid__0\,
      I1 => IRHOLD_valid0,
      I2 => res,
      I3 => reset_cpu,
      I4 => c64_reset,
      O => IRHOLD_valid_i_1_n_0
    );
IRHOLD_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => IRHOLD_valid_i_1_n_0,
      Q => \IRHOLD_valid__0\,
      R => '0'
    );
I_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => sei,
      I3 => cli,
      I4 => \state_reg_n_0_[3]\,
      I5 => D_i_3_n_0,
      O => I_i_3_n_0
    );
I_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => I_i_4_n_0
    );
I_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0A0A0F0A0A0A0"
    )
        port map (
      I0 => I_i_7_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => I_i_8_n_0,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[2]\,
      O => p_0_out
    );
I_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[5]\,
      O => I_i_6_n_0
    );
I_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FE00000000"
    )
        port map (
      I0 => cli,
      I1 => sei,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[2]\,
      O => I_i_7_n_0
    );
I_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11400140"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => plp,
      O => I_i_8_n_0
    );
I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_156,
      Q => \^i_reg_0\(0),
      R => '0'
    );
N_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000008"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[1]\,
      O => N_i_2_n_0
    );
N_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => N_i_3_n_0
    );
N_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA8A8"
    )
        port map (
      I0 => V_i_7_n_0,
      I1 => ALU_n_126,
      I2 => \state[0]_i_8_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => Z_i_4_n_0,
      I5 => Z_i_3_n_0,
      O => N_i_4_n_0
    );
N_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_158,
      Q => P(7),
      R => '0'
    );
\PC[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \PC[15]_i_12_n_0\
    );
\PC[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \PC[15]_i_15_n_0\,
      I1 => \PC[15]_i_17_n_0\,
      I2 => PC_temp1,
      I3 => \PC[15]_i_16_n_0\,
      O => \PC[15]_i_13_n_0\
    );
\PC[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \PC[15]_i_14_n_0\
    );
\PC[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF97"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[5]\,
      O => \PC[15]_i_15_n_0\
    );
\PC[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF7FFF7FC7BFF7F"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \PC[15]_i_16_n_0\
    );
\PC[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      O => \PC[15]_i_17_n_0\
    );
\PC[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \PC[15]_i_15_n_0\,
      I1 => \PC[15]_i_16_n_0\,
      I2 => PC_temp1,
      I3 => \PC[15]_i_17_n_0\,
      O => \PC[15]_i_7_n_0\
    );
\PC[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208000800800080"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \PC[15]_i_8_n_0\
    );
\PC[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000405000404000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \PC[3]_i_12_n_0\
    );
\PC[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => PC_temp1,
      I4 => \state_reg_n_0_[1]\,
      I5 => \PC[3]_i_17_n_0\,
      O => \PC[3]_i_13_n_0\
    );
\PC[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000030000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[3]\,
      O => \PC[3]_i_14_n_0\
    );
\PC[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A00C000000040"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \PC[3]_i_16_n_0\
    );
\PC[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0040"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      O => \PC[3]_i_17_n_0\
    );
\PC[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A008000000040"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \PC[3]_i_7_n_0\
    );
\PC[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF030354"
    )
        port map (
      I0 => PC_temp1,
      I1 => res,
      I2 => \PC[3]_i_16_n_0\,
      I3 => \PC[15]_i_17_n_0\,
      I4 => \PC[15]_i_15_n_0\,
      O => \PC[3]_i_8_n_0\
    );
\PC[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \PC[15]_i_17_n_0\,
      I1 => PC_temp1,
      I2 => \PC[15]_i_15_n_0\,
      I3 => \PC[15]_i_16_n_0\,
      O => \PC[7]_i_6_n_0\
    );
\PC[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => we_debug_INST_0_i_2_n_0,
      I4 => \PC[15]_i_15_n_0\,
      I5 => \PC[15]_i_13_n_0\,
      O => \PC[7]_i_7_n_0\
    );
\PC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_140,
      Q => PC(0),
      R => '0'
    );
\PC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_146,
      Q => PC(10),
      R => '0'
    );
\PC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_145,
      Q => PC(11),
      R => '0'
    );
\PC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_152,
      Q => PC(12),
      R => '0'
    );
\PC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_151,
      Q => PC(13),
      R => '0'
    );
\PC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_150,
      Q => PC(14),
      R => '0'
    );
\PC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_149,
      Q => PC(15),
      R => '0'
    );
\PC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_139,
      Q => PC(1),
      R => '0'
    );
\PC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_138,
      Q => PC(2),
      R => '0'
    );
\PC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_137,
      Q => PC(3),
      R => '0'
    );
\PC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_144,
      Q => PC(4),
      R => '0'
    );
\PC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_143,
      Q => PC(5),
      R => '0'
    );
\PC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_142,
      Q => PC(6),
      R => '0'
    );
\PC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_141,
      Q => PC(7),
      R => '0'
    );
\PC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_148,
      Q => PC(8),
      R => '0'
    );
\PC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_147,
      Q => PC(9),
      R => '0'
    );
V_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => bit_ins_reg_n_0,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state[4]_i_5_n_0\,
      I5 => \state_reg_n_0_[4]\,
      O => V_i_3_n_0
    );
V_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22FF22FFFFFFF2FF"
    )
        port map (
      I0 => V_i_7_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => V_i_8_n_0,
      I3 => ALU_n_127,
      I4 => adc_sbc_reg_n_0,
      I5 => \state[1]_i_5_n_0\,
      O => V_i_4_n_0
    );
V_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => V_i_6_n_0
    );
V_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => bit_ins_reg_n_0,
      I1 => ALU_n_120,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => V_i_7_n_0
    );
V_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clv,
      I1 => plp,
      O => V_i_8_n_0
    );
V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_157,
      Q => P(6),
      R => '0'
    );
Z_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000400280000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => ALU_n_120,
      I4 => \state_reg_n_0_[5]\,
      I5 => Z_i_8_n_0,
      O => Z_i_3_n_0
    );
Z_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6004"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[1]\,
      O => Z_i_4_n_0
    );
Z_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF8A"
    )
        port map (
      I0 => load_reg_reg_n_0,
      I1 => regsel(1),
      I2 => regsel(0),
      I3 => plp,
      I4 => compare_reg_n_0,
      O => Z_i_8_n_0
    );
Z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => ALU_n_155,
      Q => P(1),
      R => '0'
    );
adc_bcd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11110000F101F000"
    )
        port map (
      I0 => adc_bcd_i_2_n_0,
      I1 => \op[3]_i_3_n_0\,
      I2 => adc_bcd_i_3_n_0,
      I3 => adc_bcd_reg_n_0,
      I4 => P(3),
      I5 => res,
      O => adc_bcd_i_1_n_0
    );
adc_bcd_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \op[1]_i_2_n_0\,
      I1 => \IR__0\(0),
      O => adc_bcd_i_2_n_0
    );
adc_bcd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[3]\,
      O => adc_bcd_i_3_n_0
    );
adc_bcd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => adc_bcd_i_1_n_0,
      Q => adc_bcd_reg_n_0,
      R => '0'
    );
adc_sbc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => IR(5),
      I1 => \IR__0\(0),
      I2 => \IR__0\(1),
      I3 => IR(6),
      I4 => adc_sbc0,
      I5 => adc_sbc_reg_n_0,
      O => adc_sbc_i_1_n_0
    );
adc_sbc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[4]\,
      O => adc_sbc0
    );
adc_sbc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => adc_sbc_i_1_n_0,
      Q => adc_sbc_reg_n_0,
      R => '0'
    );
\addr_a[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(0),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(0),
      I4 => PC(0),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[0]_INST_0_i_1_n_0\
    );
\addr_a[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(10),
      I2 => data7(10),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[10]_INST_0_i_1_n_0\
    );
\addr_a[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(11),
      I2 => data7(11),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[11]_INST_0_i_1_n_0\
    );
\addr_a[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(12),
      I2 => data7(12),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[12]_INST_0_i_1_n_0\
    );
\addr_a[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(13),
      I2 => data7(13),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[13]_INST_0_i_1_n_0\
    );
\addr_a[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(14),
      I2 => data7(14),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[14]_INST_0_i_1_n_0\
    );
\addr_a[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(15),
      I2 => data7(15),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[15]_INST_0_i_1_n_0\
    );
\addr_a[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000014050008"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \addr_a[15]_INST_0_i_2_n_0\
    );
\addr_a[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100100000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \addr_a[15]_INST_0_i_3_n_0\
    );
\addr_a[15]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090400004000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \addr_a[15]_INST_0_i_4_n_0\
    );
\addr_a[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(1),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(1),
      I4 => PC(1),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[1]_INST_0_i_1_n_0\
    );
\addr_a[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(2),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(2),
      I4 => PC(2),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[2]_INST_0_i_1_n_0\
    );
\addr_a[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(3),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(3),
      I4 => PC(3),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[3]_INST_0_i_1_n_0\
    );
\addr_a[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(4),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(4),
      I4 => PC(4),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[4]_INST_0_i_1_n_0\
    );
\addr_a[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(5),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(5),
      I4 => PC(5),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[5]_INST_0_i_1_n_0\
    );
\addr_a[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(6),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(6),
      I4 => PC(6),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[6]_INST_0_i_1_n_0\
    );
\addr_a[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \addr_a[7]_INST_0_i_4_n_0\,
      I1 => data3(7),
      I2 => \addr_a[7]_INST_0_i_5_n_0\,
      I3 => D(7),
      I4 => PC(7),
      I5 => \addr_a[8]_INST_0_i_4_n_0\,
      O => \addr_a[7]_INST_0_i_1_n_0\
    );
\addr_a[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5001570160389D48"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \addr_a[7]_INST_0_i_2_n_0\
    );
\addr_a[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400100400004084"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[5]\,
      O => \addr_a[7]_INST_0_i_3_n_0\
    );
\addr_a[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004002000C02"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \addr_a[7]_INST_0_i_4_n_0\
    );
\addr_a[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800001000000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[2]\,
      O => \addr_a[7]_INST_0_i_5_n_0\
    );
\addr_a[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2030004112120060"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[3]\,
      O => \addr_a[8]_INST_0_i_2_n_0\
    );
\addr_a[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"021F3412146D012E"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \addr_a[8]_INST_0_i_3_n_0\
    );
\addr_a[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F445E018FE0CF413"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[0]\,
      O => \addr_a[8]_INST_0_i_4_n_0\
    );
\addr_a[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01001241528320A4"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \addr_a[8]_INST_0_i_5_n_0\
    );
\addr_a[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E34212401403024"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \addr_a[8]_INST_0_i_6_n_0\
    );
\addr_a[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \addr_a[8]_INST_0_i_4_n_0\,
      I1 => PC(9),
      I2 => data7(9),
      I3 => \addr_a[15]_INST_0_i_4_n_0\,
      O => \addr_a[9]_INST_0_i_1_n_0\
    );
adj_bcd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc_sbc_reg_n_0,
      I1 => P(3),
      O => adj_bcd0
    );
adj_bcd_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => adj_bcd0,
      Q => adj_bcd,
      R => '0'
    );
bit_ins_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => write_back_i_2_n_0,
      I1 => \op[3]_i_7_n_0\,
      I2 => res,
      I3 => bit_ins_reg_n_0,
      O => bit_ins_i_1_n_0
    );
bit_ins_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => bit_ins_i_1_n_0,
      Q => bit_ins_reg_n_0,
      R => '0'
    );
clc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => IR(6),
      I3 => \op[1]_i_2_n_0\,
      I4 => IR(5),
      O => clc_i_1_n_0
    );
clc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => clc_i_1_n_0,
      Q => clc,
      R => '0'
    );
cld_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => \src_reg[0]_i_3_n_0\,
      I3 => IR(5),
      O => cld_i_1_n_0
    );
cld_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => cld_i_1_n_0,
      Q => cld,
      R => '0'
    );
cli_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => IR(5),
      I3 => IR(6),
      I4 => \op[1]_i_2_n_0\,
      O => cli_i_1_n_0
    );
cli_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => cli_i_1_n_0,
      Q => cli,
      R => '0'
    );
clv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => \dst_reg[1]_i_3_n_0\,
      I3 => IR(5),
      I4 => \IR__0\(1),
      O => clv_i_1_n_0
    );
clv_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => clv_i_1_n_0,
      Q => clv,
      R => '0'
    );
compare_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003000BAAABAAA"
    )
        port map (
      I0 => compare_reg_n_0,
      I1 => \IR__0\(4),
      I2 => write_back_i_2_n_0,
      I3 => \src_reg[0]_i_3_n_0\,
      I4 => compare_i_2_n_0,
      I5 => res,
      O => compare_i_1_n_0
    );
compare_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => IR(5),
      I1 => \IR__0\(0),
      I2 => \state[0]_i_5_n_0\,
      O => compare_i_2_n_0
    );
compare_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => compare_i_1_n_0,
      Q => compare_reg_n_0,
      R => '0'
    );
\cond_code[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(5),
      I1 => D(5),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => IR(5)
    );
\cond_code[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(6),
      I1 => D(6),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => IR(6)
    );
\cond_code[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(7),
      I1 => D(7),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => IR(7)
    );
\cond_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => IR(5),
      Q => cond_code(0),
      R => '0'
    );
\cond_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => IR(6),
      Q => cond_code(1),
      R => '0'
    );
\cond_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => IR(7),
      Q => cond_code(2),
      R => '0'
    );
\cpu_data_debug[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEF2FFFFFFFCFF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[1]\,
      O => \cpu_data_debug[4]_INST_0_i_1_n_0\
    );
\cpu_data_debug[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000100040000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[3]\,
      O => \cpu_data_debug[4]_INST_0_i_4_n_0\
    );
\cpu_data_debug[4]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[4]\,
      O => \cpu_data_debug[4]_INST_0_i_6_n_0\
    );
\cpu_data_debug[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFDFFFFCDF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[4]\,
      O => \cpu_data_debug[4]_INST_0_i_7_n_0\
    );
\cpu_data_debug[5]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F370"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      O => \cpu_data_debug[5]_INST_0_i_10_n_0\
    );
\cpu_data_debug[5]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      O => \cpu_data_debug[5]_INST_0_i_11_n_0\
    );
\cpu_data_debug[5]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \cpu_data_debug[5]_INST_0_i_3_n_0\
    );
\cpu_data_debug[5]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => PC(5),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => PC(13),
      I4 => \state_reg_n_0_[3]\,
      O => \cpu_data_debug[5]_INST_0_i_6_n_0\
    );
\cpu_data_debug[5]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAEE"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      O => \cpu_data_debug[5]_INST_0_i_7_n_0\
    );
\cpu_data_debug[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900000000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[3]\,
      O => \cpu_data_debug[7]_INST_0_i_2_n_0\
    );
\cpu_data_debug[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000100000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state_reg_n_0_[1]\,
      O => \cpu_data_debug[7]_INST_0_i_3_n_0\
    );
\cpu_data_debug[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040004F0F"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => php,
      I5 => \cpu_data_debug[4]_INST_0_i_7_n_0\,
      O => \cpu_data_debug[7]_INST_0_i_4_n_0\
    );
\cpu_data_debug[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F4F0040"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => php,
      I5 => \cpu_data_debug[4]_INST_0_i_7_n_0\,
      O => \cpu_data_debug[7]_INST_0_i_5_n_0\
    );
\dst_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002020808FF02"
    )
        port map (
      I0 => plp_i_2_n_0,
      I1 => \IR__0\(4),
      I2 => IR(5),
      I3 => \dst_reg[1]_i_2_n_0\,
      I4 => \IR__0\(1),
      I5 => \dst_reg[1]_i_3_n_0\,
      O => dst_reg(0)
    );
\dst_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3222"
    )
        port map (
      I0 => \dst_reg[1]_i_2_n_0\,
      I1 => \dst_reg[1]_i_3_n_0\,
      I2 => IR(5),
      I3 => \op[2]_i_3_n_0\,
      I4 => \dst_reg[1]_i_4_n_0\,
      O => dst_reg(1)
    );
\dst_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00C4"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => IR(5),
      I2 => \IR__0\(2),
      I3 => \IR__0\(0),
      O => \dst_reg[1]_i_2_n_0\
    );
\dst_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => IR(6),
      I1 => IR(7),
      O => \dst_reg[1]_i_3_n_0\
    );
\dst_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000040F000000000"
    )
        port map (
      I0 => IR(5),
      I1 => IR(6),
      I2 => plp_i_2_n_0,
      I3 => \IR__0\(1),
      I4 => \IR__0\(4),
      I5 => IR(7),
      O => \dst_reg[1]_i_4_n_0\
    );
\dst_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => dst_reg(0),
      Q => \dst_reg_reg_n_0_[0]\,
      R => '0'
    );
\dst_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => dst_reg(1),
      Q => \dst_reg_reg_n_0_[1]\,
      R => '0'
    );
inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => inc_i_2_n_0,
      I1 => write_back_i_2_n_0,
      I2 => IR(7),
      I3 => \IR__0\(1),
      I4 => \op[3]_i_3_n_0\,
      O => inc_i_1_n_0
    );
inc_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \src_reg[0]_i_3_n_0\,
      I1 => \IR__0\(4),
      I2 => plp_i_2_n_0,
      I3 => res,
      I4 => inc_reg_n_0,
      O => inc_i_2_n_0
    );
inc_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => inc_i_1_n_0,
      Q => inc_reg_n_0,
      R => '0'
    );
index_y_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400FFFF24000000"
    )
        port map (
      I0 => \IR__0\(1),
      I1 => \IR__0\(0),
      I2 => \IR__0\(2),
      I3 => index_y_i_2_n_0,
      I4 => res,
      I5 => index_y_reg_n_0,
      O => index_y_i_1_n_0
    );
index_y_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => \IR__0\(4),
      I2 => \dst_reg[1]_i_3_n_0\,
      I3 => \state[0]_i_5_n_0\,
      O => index_y_i_2_n_0
    );
index_y_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => index_y_i_1_n_0,
      Q => index_y_reg_n_0,
      R => '0'
    );
load_only_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => IR(5),
      I1 => \dst_reg[1]_i_3_n_0\,
      I2 => res,
      I3 => load_only_reg_n_0,
      O => load_only_i_1_n_0
    );
load_only_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => load_only_i_1_n_0,
      Q => load_only_reg_n_0,
      R => '0'
    );
load_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFAEAEAEAEAEA"
    )
        port map (
      I0 => load_reg_i_2_n_0,
      I1 => load_reg_i_3_n_0,
      I2 => load_reg_i_4_n_0,
      I3 => IR(5),
      I4 => \dst_reg[1]_i_3_n_0\,
      I5 => write_back_i_2_n_0,
      O => load_reg_i_1_n_0
    );
load_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080008"
    )
        port map (
      I0 => res,
      I1 => \IR__0\(0),
      I2 => \IR__0\(1),
      I3 => IR(7),
      I4 => IR(5),
      I5 => load_reg_i_5_n_0,
      O => load_reg_i_2_n_0
    );
load_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => res,
      I1 => plp_i_2_n_0,
      I2 => \IR__0\(4),
      I3 => \dst_reg[1]_i_3_n_0\,
      O => load_reg_i_3_n_0
    );
load_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFFFFF"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => \IR__0\(1),
      I2 => \IR__0\(4),
      I3 => IR(7),
      I4 => IR(5),
      O => load_reg_i_4_n_0
    );
load_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \dst_reg[1]_i_3_n_0\,
      I2 => IR(5),
      I3 => \IR__0\(4),
      I4 => res,
      I5 => load_reg_reg_n_0,
      O => load_reg_i_5_n_0
    );
load_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => load_reg_i_1_n_0,
      Q => load_reg_reg_n_0,
      R => '0'
    );
\op[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \op[1]_i_2_n_0\,
      I2 => IR(5),
      O => op(0)
    );
\op[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCFDFCFFFCFF"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => \op[1]_i_2_n_0\,
      I2 => IR(6),
      I3 => \IR__0\(0),
      I4 => \IR__0\(4),
      I5 => IR(5),
      O => op(1)
    );
\op[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IR__0\(1),
      I1 => IR(7),
      O => \op[1]_i_2_n_0\
    );
\op[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(4),
      I1 => D(4),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => \IR__0\(4)
    );
\op[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \op[2]_i_2_n_0\,
      I1 => \op[2]_i_3_n_0\,
      I2 => \op[2]_i_4_n_0\,
      I3 => \IR__0\(3),
      I4 => IR(6),
      I5 => \op[2]_i_6_n_0\,
      O => op(2)
    );
\op[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08020802080A090A"
    )
        port map (
      I0 => \op[2]_i_7_n_0\,
      I1 => IR(6),
      I2 => \IR__0\(1),
      I3 => IR(7),
      I4 => \IR__0\(4),
      I5 => IR(5),
      O => \op[2]_i_2_n_0\
    );
\op[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IR__0\(1),
      I1 => \IR__0\(0),
      O => \op[2]_i_3_n_0\
    );
\op[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => IR(5),
      O => \op[2]_i_4_n_0\
    );
\op[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(3),
      I1 => D(3),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => \IR__0\(3)
    );
\op[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002F000000"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => IR(5),
      I2 => IR(7),
      I3 => IR(6),
      I4 => \IR__0\(1),
      I5 => \IR__0\(0),
      O => \op[2]_i_6_n_0\
    );
\op[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFAFAAABAAABA"
    )
        port map (
      I0 => \op[2]_i_8_n_0\,
      I1 => IR(5),
      I2 => IR(7),
      I3 => \state[0]_i_5_n_0\,
      I4 => \IR__0\(4),
      I5 => \IR__0\(2),
      O => \op[2]_i_7_n_0\
    );
\op[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAEAAAAAAAA"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(2),
      I2 => \IR__0\(4),
      I3 => \state[0]_i_5_n_0\,
      I4 => IR(6),
      I5 => IR(5),
      O => \op[2]_i_8_n_0\
    );
\op[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => res
    );
\op[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003800380038"
    )
        port map (
      I0 => \op[3]_i_3_n_0\,
      I1 => \IR__0\(0),
      I2 => \IR__0\(1),
      I3 => IR(7),
      I4 => \IR__0\(2),
      I5 => \op[3]_i_7_n_0\,
      O => op(3)
    );
\op[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => IR(6),
      I1 => IR(5),
      O => \op[3]_i_3_n_0\
    );
\op[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(0),
      I1 => D(0),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => \IR__0\(0)
    );
\op[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(1),
      I1 => D(1),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => \IR__0\(1)
    );
\op[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \IRHOLD__0\(2),
      I1 => D(2),
      I2 => \IRHOLD_valid__0\,
      I3 => PC_temp1,
      O => \IR__0\(2)
    );
\op[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \op[1]_i_2_n_0\,
      I1 => \IR__0\(4),
      I2 => IR(5),
      I3 => IR(6),
      O => \op[3]_i_7_n_0\
    );
\op_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => op(0),
      Q => \op_reg_n_0_[0]\,
      R => '0'
    );
\op_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => op(1),
      Q => \op_reg_n_0_[1]\,
      R => '0'
    );
\op_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => op(2),
      Q => \op_reg_n_0_[2]\,
      R => '0'
    );
\op_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => op(3),
      Q => \op_reg_n_0_[3]\,
      R => '0'
    );
php_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => plp_i_2_n_0,
      I1 => \IR__0\(4),
      I2 => IR(5),
      I3 => IR(6),
      I4 => \op[1]_i_2_n_0\,
      O => php_i_1_n_0
    );
php_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => php_i_1_n_0,
      Q => php,
      R => '0'
    );
plp_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \op[3]_i_7_n_0\,
      I1 => plp_i_2_n_0,
      O => plp_i_1_n_0
    );
plp_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IR__0\(3),
      I1 => \state[4]_i_8_n_0\,
      O => plp_i_2_n_0
    );
plp_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => plp_i_1_n_0,
      Q => plp,
      R => '0'
    );
ram_reg_1_7_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^we_debug\,
      I1 => ram_reg_0_1(0),
      I2 => ram_reg_0_1(1),
      O => p_19_in
    );
res_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => res,
      I1 => res_reg_n_0,
      I2 => reset_cpu,
      I3 => c64_reset,
      O => res_i_1_n_0
    );
res_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => res_i_1_n_0,
      Q => res_reg_n_0,
      R => '0'
    );
rotate_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20000000"
    )
        port map (
      I0 => IR(5),
      I1 => IR(7),
      I2 => rotate_i_2_n_0,
      I3 => \op[2]_i_3_n_0\,
      I4 => res,
      I5 => rotate_reg_n_0,
      O => rotate_i_1_n_0
    );
rotate_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IR__0\(3),
      I1 => \IR__0\(2),
      O => rotate_i_2_n_0
    );
rotate_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => rotate_i_1_n_0,
      Q => rotate_reg_n_0,
      R => '0'
    );
sec_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => IR(5),
      I3 => IR(6),
      I4 => \op[1]_i_2_n_0\,
      O => sec_i_1_n_0
    );
sec_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => sec_i_1_n_0,
      Q => sec,
      R => '0'
    );
sed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => \src_reg[0]_i_3_n_0\,
      I3 => IR(5),
      O => sed_i_1_n_0
    );
sed_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => sed_i_1_n_0,
      Q => sed,
      R => '0'
    );
sei_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => plp_i_2_n_0,
      I2 => \op[3]_i_3_n_0\,
      I3 => \op[1]_i_2_n_0\,
      O => sei_i_1_n_0
    );
sei_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => sei_i_1_n_0,
      Q => sei,
      R => '0'
    );
shift_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44400000"
    )
        port map (
      I0 => IR(7),
      I1 => \op[2]_i_3_n_0\,
      I2 => \IR__0\(2),
      I3 => \IR__0\(3),
      I4 => res,
      I5 => shift_reg_n_0,
      O => shift_i_1_n_0
    );
shift_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => shift_i_1_n_0,
      Q => shift_reg_n_0,
      R => '0'
    );
shift_right_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => IR(7),
      I1 => IR(6),
      I2 => \op[2]_i_3_n_0\,
      I3 => res,
      I4 => shift_right_reg_n_0,
      O => shift_right_i_1_n_0
    );
shift_right_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => shift_right_i_1_n_0,
      Q => shift_right_reg_n_0,
      R => '0'
    );
\src_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \src_reg[0]_i_2_n_0\,
      I1 => \src_reg[0]_i_3_n_0\,
      I2 => IR(5),
      I3 => \IR__0\(4),
      I4 => \IR__0\(0),
      O => src_reg(0)
    );
\src_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020032000"
    )
        port map (
      I0 => \src_reg[0]_i_4_n_0\,
      I1 => \dst_reg[1]_i_3_n_0\,
      I2 => IR(5),
      I3 => \IR__0\(1),
      I4 => rotate_i_2_n_0,
      I5 => \IR__0\(0),
      O => \src_reg[0]_i_2_n_0\
    );
\src_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR__0\(1),
      I1 => IR(6),
      I2 => IR(7),
      O => \src_reg[0]_i_3_n_0\
    );
\src_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => plp_i_2_n_0,
      I1 => \IR__0\(4),
      O => \src_reg[0]_i_4_n_0\
    );
\src_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => \src_reg[1]_i_2_n_0\,
      I1 => IR(7),
      I2 => IR(5),
      I3 => \IR__0\(4),
      I4 => plp_i_2_n_0,
      O => src_reg(1)
    );
\src_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2F2F222"
    )
        port map (
      I0 => \src_reg[0]_i_3_n_0\,
      I1 => \IR__0\(4),
      I2 => store_i_2_n_0,
      I3 => \IR__0\(2),
      I4 => \IR__0\(3),
      I5 => \IR__0\(0),
      O => \src_reg[1]_i_2_n_0\
    );
\src_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => src_reg(0),
      Q => \src_reg_reg_n_0_[0]\,
      R => '0'
    );
\src_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => res,
      D => src_reg(1),
      Q => \src_reg_reg_n_0_[1]\,
      R => '0'
    );
\state[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IR(6),
      I1 => IR(5),
      O => \state[0]_i_11_n_0\
    );
\state[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000100"
    )
        port map (
      I0 => IR(5),
      I1 => IR(7),
      I2 => \IR__0\(4),
      I3 => \IR__0\(3),
      I4 => \IR__0\(0),
      I5 => \IR__0\(1),
      O => \state[0]_i_12_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF02"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => \state[0]_i_5_n_0\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[0]_i_6_n_0\,
      I4 => \state[0]_i_7_n_0\,
      I5 => \state[0]_i_8_n_0\,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08AA0AAAAAAAAF"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IR__0\(3),
      I1 => \IR__0\(4),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => \state[4]_i_8_n_0\,
      I1 => \IR__0\(3),
      I2 => \state_reg_n_0_[0]\,
      I3 => \IR__0\(4),
      I4 => IR(7),
      I5 => \state[0]_i_11_n_0\,
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BBFB"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state[0]_i_12_n_0\,
      I3 => \IR__0\(2),
      I4 => \state_reg_n_0_[0]\,
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[4]\,
      O => \state[0]_i_8_n_0\
    );
\state[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      O => \state[1]_i_10_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101010000000"
    )
        port map (
      I0 => \state[1]_i_5_n_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \IR__0\(4),
      I3 => \IR__0\(3),
      I4 => \IR__0\(2),
      I5 => \IR__0\(0),
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      O => \state[1]_i_5_n_0\
    );
\state[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[5]\,
      O => \state[1]_i_6_n_0\
    );
\state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020202FF020202"
    )
        port map (
      I0 => cond_true,
      I1 => we_debug_INST_0_i_7_n_0,
      I2 => ALU_n_120,
      I3 => \state[4]_i_8_n_0\,
      I4 => \state[1]_i_10_n_0\,
      I5 => \state[0]_i_5_n_0\,
      O => \state[1]_i_7_n_0\
    );
\state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001040"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(2),
      I2 => \state[1]_i_10_n_0\,
      I3 => IR(5),
      I4 => \IR__0\(4),
      I5 => \op[1]_i_2_n_0\,
      O => \state[1]_i_8_n_0\
    );
\state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100052206AA0000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_9_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEEEEEFEE"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => \state[2]_i_3_n_0\,
      I2 => we_debug_INST_0_i_2_n_0,
      I3 => \state_reg_n_0_[2]\,
      I4 => write_back_reg_n_0,
      I5 => \state_reg_n_0_[1]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAFFAA"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \op[1]_i_2_n_0\,
      I2 => IR(5),
      I3 => \IR__0\(4),
      I4 => \IR__0\(0),
      I5 => \IR__0\(2),
      O => \state[2]_i_10_n_0\
    );
\state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070007000F000700"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => ALU_n_120,
      I3 => \state_reg_n_0_[5]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => write_back_reg_n_0,
      O => \state[2]_i_11_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000066442200"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => write_back_reg_n_0,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[5]\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
        port map (
      I0 => \state[2]_i_4_n_0\,
      I1 => \state[2]_i_5_n_0\,
      I2 => \state[2]_i_6_n_0\,
      I3 => \state[4]_i_5_n_0\,
      I4 => \state[2]_i_7_n_0\,
      I5 => \state[2]_i_8_n_0\,
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010030"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => write_back_reg_n_0,
      I4 => \state_reg_n_0_[5]\,
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => \IR__0\(4),
      I1 => \op[1]_i_2_n_0\,
      I2 => \IR__0\(2),
      I3 => \state[3]_i_13_n_0\,
      I4 => \state[2]_i_9_n_0\,
      I5 => \state[2]_i_10_n_0\,
      O => \state[2]_i_5_n_0\
    );
\state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[1]\,
      O => \state[2]_i_6_n_0\
    );
\state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF020A0008"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \state[2]_i_11_n_0\,
      O => \state[2]_i_7_n_0\
    );
\state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030003E00A000A20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[2]_i_8_n_0\
    );
\state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040300"
    )
        port map (
      I0 => \IR__0\(2),
      I1 => \IR__0\(3),
      I2 => \IR__0\(4),
      I3 => IR(6),
      I4 => IR(5),
      O => \state[2]_i_9_n_0\
    );
\state[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \state[3]_i_15_n_0\,
      I1 => cond_code(0),
      O => cond_true
    );
\state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F22"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(4),
      I2 => \state[0]_i_5_n_0\,
      I3 => \IR__0\(2),
      O => \state[3]_i_13_n_0\
    );
\state[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002030"
    )
        port map (
      I0 => IR(6),
      I1 => \op[1]_i_2_n_0\,
      I2 => IR(5),
      I3 => \IR__0\(2),
      I4 => \IR__0\(0),
      O => \state[3]_i_14_n_0\
    );
\state[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => P(1),
      I1 => P(0),
      I2 => cond_code(2),
      I3 => P(6),
      I4 => cond_code(1),
      I5 => P(7),
      O => \state[3]_i_15_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04C40080"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => write_back_reg_n_0,
      I4 => \state_reg_n_0_[3]\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[5]\,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070A40D00707F000"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0400000F04"
    )
        port map (
      I0 => write_back_reg_n_0,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[3]_i_13_n_0\,
      O => \state[3]_i_8_n_0\
    );
\state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000000F20000"
    )
        port map (
      I0 => \state[5]_i_20_n_0\,
      I1 => \state[0]_i_5_n_0\,
      I2 => \state[3]_i_14_n_0\,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \IR__0\(4),
      O => \state[3]_i_9_n_0\
    );
\state[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(2),
      I2 => \op[1]_i_2_n_0\,
      O => \state[4]_i_10_n_0\
    );
\state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000050500000C000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[4]\,
      O => \state[4]_i_2_n_0\
    );
\state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_4_n_0\
    );
\state[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[4]_i_5_n_0\
    );
\state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAAAAABA"
    )
        port map (
      I0 => \state[4]_i_7_n_0\,
      I1 => \state[4]_i_8_n_0\,
      I2 => AXYS_reg_0_3_0_0_i_7_n_0,
      I3 => IR(6),
      I4 => \state[4]_i_9_n_0\,
      I5 => \IR__0\(3),
      O => \state[4]_i_6_n_0\
    );
\state[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0C0000000"
    )
        port map (
      I0 => \state[4]_i_8_n_0\,
      I1 => IR(6),
      I2 => AXYS_reg_0_3_0_0_i_7_n_0,
      I3 => \state[4]_i_10_n_0\,
      I4 => \IR__0\(3),
      I5 => \IR__0\(4),
      O => \state[4]_i_7_n_0\
    );
\state[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(2),
      O => \state[4]_i_8_n_0\
    );
\state[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => IR(5),
      I1 => \IR__0\(4),
      I2 => \op[1]_i_2_n_0\,
      O => \state[4]_i_9_n_0\
    );
\state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1F11"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state[5]_i_4_n_0\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state[5]_i_5_n_0\,
      I4 => \state[5]_i_6_n_0\,
      I5 => \state[5]_i_7_n_0\,
      O => \state[5]_i_1_n_0\
    );
\state[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2AFF2AFF2AFFFF"
    )
        port map (
      I0 => \state[5]_i_16_n_0\,
      I1 => \state[5]_i_17_n_0\,
      I2 => ALU_n_126,
      I3 => \state[5]_i_18_n_0\,
      I4 => \state[5]_i_19_n_0\,
      I5 => D_i_3_n_0,
      O => \state[5]_i_10_n_0\
    );
\state[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IR__0\(3),
      I1 => \IR__0\(2),
      O => \state[5]_i_11_n_0\
    );
\state[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00440044008800F8"
    )
        port map (
      I0 => \IR__0\(1),
      I1 => \IR__0\(3),
      I2 => IR(7),
      I3 => \state_reg_n_0_[5]\,
      I4 => \IR__0\(4),
      I5 => \IR__0\(0),
      O => \state[5]_i_12_n_0\
    );
\state[5]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \state[5]_i_13_n_0\
    );
\state[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[4]\,
      O => \state[5]_i_14_n_0\
    );
\state[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C2C0C2C0C2C0C2F"
    )
        port map (
      I0 => \state[4]_i_9_n_0\,
      I1 => \IR__0\(2),
      I2 => \IR__0\(3),
      I3 => \IR__0\(0),
      I4 => \IR__0\(4),
      I5 => \state[5]_i_20_n_0\,
      O => \state[5]_i_15_n_0\
    );
\state[5]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      O => \state[5]_i_16_n_0\
    );
\state[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[0]\,
      O => \state[5]_i_17_n_0\
    );
\state[5]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state[5]_i_21_n_0\,
      I1 => write_back_reg_n_0,
      O => \state[5]_i_18_n_0\
    );
\state[5]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      O => \state[5]_i_19_n_0\
    );
\state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => \state[5]_i_8_n_0\,
      I1 => \state[5]_i_9_n_0\,
      I2 => ALU_n_125,
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state[5]_i_10_n_0\,
      O => \state[5]_i_2_n_0\
    );
\state[5]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => IR(7),
      I1 => IR(6),
      O => \state[5]_i_20_n_0\
    );
\state[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080001000010010"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state_reg_n_0_[5]\,
      O => \state[5]_i_21_n_0\
    );
\state[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[3]\,
      O => \state[5]_i_4_n_0\
    );
\state[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => IR(6),
      I1 => \IR__0\(1),
      O => \state[5]_i_5_n_0\
    );
\state[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333333335555FFF5"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[4]\,
      I2 => \state[5]_i_11_n_0\,
      I3 => IR(5),
      I4 => \IR__0\(1),
      I5 => \state_reg_n_0_[5]\,
      O => \state[5]_i_6_n_0\
    );
\state[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBABAAABA"
    )
        port map (
      I0 => \state[5]_i_12_n_0\,
      I1 => \state_reg_n_0_[5]\,
      I2 => \IR__0\(2),
      I3 => \IR__0\(3),
      I4 => \IR__0\(4),
      I5 => we_debug_INST_0_i_1_n_0,
      O => \state[5]_i_7_n_0\
    );
\state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040000FF040000"
    )
        port map (
      I0 => \state[5]_i_13_n_0\,
      I1 => \state[5]_i_14_n_0\,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state[5]_i_15_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => we_debug_INST_0_i_1_n_0,
      O => \state[5]_i_8_n_0\
    );
\state[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AF300000"
    )
        port map (
      I0 => write_back_reg_n_0,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[4]\,
      I4 => \state_reg_n_0_[5]\,
      O => \state[5]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      CLR => AR(0),
      D => ALU_n_119,
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      CLR => AR(0),
      D => ALU_n_118,
      Q => \state_reg_n_0_[1]\
    );
\state_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      CLR => AR(0),
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      D => ALU_n_117,
      PRE => AR(0),
      Q => \state_reg_n_0_[3]\
    );
\state_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      CLR => AR(0),
      D => ALU_n_116,
      Q => \state_reg_n_0_[4]\
    );
\state_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_1_mhz,
      CE => \state[5]_i_1_n_0\,
      CLR => AR(0),
      D => \state[5]_i_2_n_0\,
      Q => \state_reg_n_0_[5]\
    );
store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0C0C0AAAAAAAA"
    )
        port map (
      I0 => store_reg_n_0,
      I1 => \IR__0\(2),
      I2 => store_i_2_n_0,
      I3 => \IR__0\(1),
      I4 => \IR__0\(0),
      I5 => res,
      O => store_i_1_n_0
    );
store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dst_reg[1]_i_3_n_0\,
      I1 => IR(5),
      O => store_i_2_n_0
    );
store_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => store_i_1_n_0,
      Q => store_reg_n_0,
      R => '0'
    );
we_debug_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF04"
    )
        port map (
      I0 => we_debug_INST_0_i_1_n_0,
      I1 => store_reg_n_0,
      I2 => we_debug_INST_0_i_2_n_0,
      I3 => we_debug_INST_0_i_3_n_0,
      I4 => we_debug_INST_0_i_4_n_0,
      I5 => we_debug_INST_0_i_5_n_0,
      O => \^we_debug\
    );
we_debug_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \state_reg_n_0_[4]\,
      O => we_debug_INST_0_i_1_n_0
    );
we_debug_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[5]\,
      O => we_debug_INST_0_i_2_n_0
    );
we_debug_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[5]\,
      I5 => \state_reg_n_0_[3]\,
      O => we_debug_INST_0_i_3_n_0
    );
we_debug_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAFBAAAA"
    )
        port map (
      I0 => we_debug_INST_0_i_6_n_0,
      I1 => \state_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[2]\,
      I4 => store_reg_n_0,
      I5 => we_debug_INST_0_i_7_n_0,
      O => we_debug_INST_0_i_4_n_0
    );
we_debug_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400000000C000000"
    )
        port map (
      I0 => \state_reg_n_0_[4]\,
      I1 => we_debug_INST_0_i_8_n_0,
      I2 => \state_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[3]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[2]\,
      O => we_debug_INST_0_i_5_n_0
    );
we_debug_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state[4]_i_5_n_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state_reg_n_0_[4]\,
      O => we_debug_INST_0_i_6_n_0
    );
we_debug_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      O => we_debug_INST_0_i_7_n_0
    );
we_debug_INST_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => store_reg_n_0,
      I2 => \state_reg_n_0_[4]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      O => we_debug_INST_0_i_8_n_0
    );
write_back_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => write_back_i_2_n_0,
      I1 => \IR__0\(1),
      I2 => \dst_reg[1]_i_3_n_0\,
      I3 => res,
      I4 => write_back_reg_n_0,
      O => write_back_i_1_n_0
    );
write_back_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \IR__0\(0),
      I1 => \IR__0\(2),
      I2 => res,
      O => write_back_i_2_n_0
    );
write_back_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => write_back_i_1_n_0,
      Q => write_back_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_fifo is
  port (
    full_reg_reg_0 : out STD_LOGIC;
    proc_rst_0 : out STD_LOGIC;
    count_in_buf11_out : out STD_LOGIC;
    read : out STD_LOGIC;
    ip2bus_mstwr_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_clk_in : in STD_LOGIC;
    state : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_pin : in STD_LOGIC;
    proc_rst : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_data_in : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_fifo : entity is "fifo";
end design_1_block_test_0_1_fifo;

architecture STRUCTURE of design_1_block_test_0_1_fifo is
  signal \^count_in_buf11_out\ : STD_LOGIC;
  signal empty_next0 : STD_LOGIC;
  signal empty_next0_carry_i_1_n_0 : STD_LOGIC;
  signal empty_next0_carry_i_2_n_0 : STD_LOGIC;
  signal empty_next0_carry_i_3_n_0 : STD_LOGIC;
  signal empty_next0_carry_i_4_n_0 : STD_LOGIC;
  signal empty_next0_carry_n_1 : STD_LOGIC;
  signal empty_next0_carry_n_2 : STD_LOGIC;
  signal empty_next0_carry_n_3 : STD_LOGIC;
  signal empty_reg_i_1_n_0 : STD_LOGIC;
  signal empty_reg_reg_n_0 : STD_LOGIC;
  signal full_next0 : STD_LOGIC;
  signal full_next0_carry_i_1_n_0 : STD_LOGIC;
  signal full_next0_carry_i_2_n_0 : STD_LOGIC;
  signal full_next0_carry_i_3_n_0 : STD_LOGIC;
  signal full_next0_carry_i_4_n_0 : STD_LOGIC;
  signal full_next0_carry_i_5_n_2 : STD_LOGIC;
  signal full_next0_carry_i_5_n_3 : STD_LOGIC;
  signal full_next0_carry_i_6_n_0 : STD_LOGIC;
  signal full_next0_carry_i_6_n_1 : STD_LOGIC;
  signal full_next0_carry_i_6_n_2 : STD_LOGIC;
  signal full_next0_carry_i_6_n_3 : STD_LOGIC;
  signal full_next0_carry_i_7_n_0 : STD_LOGIC;
  signal full_next0_carry_i_7_n_1 : STD_LOGIC;
  signal full_next0_carry_i_7_n_2 : STD_LOGIC;
  signal full_next0_carry_i_7_n_3 : STD_LOGIC;
  signal full_next0_carry_n_1 : STD_LOGIC;
  signal full_next0_carry_n_2 : STD_LOGIC;
  signal full_next0_carry_n_3 : STD_LOGIC;
  signal full_reg_i_1_n_0 : STD_LOGIC;
  signal full_reg_i_2_n_0 : STD_LOGIC;
  signal \^full_reg_reg_0\ : STD_LOGIC;
  signal \^proc_rst_0\ : STD_LOGIC;
  signal \^read\ : STD_LOGIC;
  signal read_address_next : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal read_address_next0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal read_address_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal write_address_next : STD_LOGIC;
  signal write_address_reg0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \write_address_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal write_address_reg_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \write_address_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \write_address_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \write_address_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \write_address_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal NLW_empty_next0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_next0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_next0_carry_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_full_next0_carry_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_write_address_reg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_reg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of read_INST_0 : label is "soft_lutpair0";
begin
  count_in_buf11_out <= \^count_in_buf11_out\;
  full_reg_reg_0 <= \^full_reg_reg_0\;
  proc_rst_0 <= \^proc_rst_0\;
  read <= \^read\;
\count_in_buf[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEF0000"
    )
        port map (
      I0 => ip2bus_otputs(0),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => write_pin,
      O => \^count_in_buf11_out\
    );
empty_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_next0,
      CO(2) => empty_next0_carry_n_1,
      CO(1) => empty_next0_carry_n_2,
      CO(0) => empty_next0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_next0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => empty_next0_carry_i_1_n_0,
      S(2) => empty_next0_carry_i_2_n_0,
      S(1) => empty_next0_carry_i_3_n_0,
      S(0) => empty_next0_carry_i_4_n_0
    );
empty_next0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => write_address_reg_reg(11),
      I1 => read_address_next0(11),
      I2 => write_address_reg_reg(10),
      I3 => read_address_next0(10),
      I4 => read_address_next0(9),
      I5 => write_address_reg_reg(9),
      O => empty_next0_carry_i_1_n_0
    );
empty_next0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => write_address_reg_reg(8),
      I1 => read_address_next0(8),
      I2 => write_address_reg_reg(7),
      I3 => read_address_next0(7),
      I4 => read_address_next0(6),
      I5 => write_address_reg_reg(6),
      O => empty_next0_carry_i_2_n_0
    );
empty_next0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => write_address_reg_reg(5),
      I1 => read_address_next0(5),
      I2 => write_address_reg_reg(4),
      I3 => read_address_next0(4),
      I4 => read_address_next0(3),
      I5 => write_address_reg_reg(3),
      O => empty_next0_carry_i_3_n_0
    );
empty_next0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => write_address_reg_reg(0),
      I1 => read_address_reg(0),
      I2 => write_address_reg_reg(2),
      I3 => read_address_next0(2),
      I4 => read_address_next0(1),
      I5 => write_address_reg_reg(1),
      O => empty_next0_carry_i_4_n_0
    );
empty_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB0000F000"
    )
        port map (
      I0 => \^full_reg_reg_0\,
      I1 => \^count_in_buf11_out\,
      I2 => \^read\,
      I3 => empty_next0,
      I4 => write_pin,
      I5 => empty_reg_reg_n_0,
      O => empty_reg_i_1_n_0
    );
empty_reg_reg: unisim.vcomponents.FDPE
     port map (
      C => axi_clk_in,
      CE => '1',
      D => empty_reg_i_1_n_0,
      PRE => \^proc_rst_0\,
      Q => empty_reg_reg_n_0
    );
full_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_next0,
      CO(2) => full_next0_carry_n_1,
      CO(1) => full_next0_carry_n_2,
      CO(0) => full_next0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_next0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => full_next0_carry_i_1_n_0,
      S(2) => full_next0_carry_i_2_n_0,
      S(1) => full_next0_carry_i_3_n_0,
      S(0) => full_next0_carry_i_4_n_0
    );
full_next0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => read_address_reg(11),
      I1 => write_address_reg0(11),
      I2 => read_address_reg(10),
      I3 => write_address_reg0(10),
      I4 => write_address_reg0(9),
      I5 => read_address_reg(9),
      O => full_next0_carry_i_1_n_0
    );
full_next0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => read_address_reg(8),
      I1 => write_address_reg0(8),
      I2 => read_address_reg(7),
      I3 => write_address_reg0(7),
      I4 => write_address_reg0(6),
      I5 => read_address_reg(6),
      O => full_next0_carry_i_2_n_0
    );
full_next0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => read_address_reg(5),
      I1 => write_address_reg0(5),
      I2 => read_address_reg(4),
      I3 => write_address_reg0(4),
      I4 => write_address_reg0(3),
      I5 => read_address_reg(3),
      O => full_next0_carry_i_3_n_0
    );
full_next0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => write_address_reg_reg(0),
      I1 => read_address_reg(0),
      I2 => read_address_reg(2),
      I3 => write_address_reg0(2),
      I4 => write_address_reg0(1),
      I5 => read_address_reg(1),
      O => full_next0_carry_i_4_n_0
    );
full_next0_carry_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => full_next0_carry_i_6_n_0,
      CO(3 downto 2) => NLW_full_next0_carry_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => full_next0_carry_i_5_n_2,
      CO(0) => full_next0_carry_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_full_next0_carry_i_5_O_UNCONNECTED(3),
      O(2 downto 0) => write_address_reg0(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => write_address_reg_reg(11 downto 9)
    );
full_next0_carry_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => full_next0_carry_i_7_n_0,
      CO(3) => full_next0_carry_i_6_n_0,
      CO(2) => full_next0_carry_i_6_n_1,
      CO(1) => full_next0_carry_i_6_n_2,
      CO(0) => full_next0_carry_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => write_address_reg0(8 downto 5),
      S(3 downto 0) => write_address_reg_reg(8 downto 5)
    );
full_next0_carry_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_next0_carry_i_7_n_0,
      CO(2) => full_next0_carry_i_7_n_1,
      CO(1) => full_next0_carry_i_7_n_2,
      CO(0) => full_next0_carry_i_7_n_3,
      CYINIT => write_address_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => write_address_reg0(4 downto 1),
      S(3 downto 0) => write_address_reg_reg(4 downto 1)
    );
full_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F088F8F8F0F0"
    )
        port map (
      I0 => full_reg_i_2_n_0,
      I1 => full_next0,
      I2 => \^full_reg_reg_0\,
      I3 => empty_reg_reg_n_0,
      I4 => write_pin,
      I5 => \^read\,
      O => full_reg_i_1_n_0
    );
full_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD9"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => ip2bus_otputs(0),
      O => full_reg_i_2_n_0
    );
full_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => full_reg_i_1_n_0,
      Q => \^full_reg_reg_0\
    );
proc_rst_neg_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => proc_rst,
      O => \^proc_rst_0\
    );
ram: entity work.design_1_block_test_0_1_sync_dual_port_ram
     port map (
      ADDRBWRADDR(11 downto 0) => read_address_next(11 downto 0),
      Q(11 downto 0) => read_address_reg(11 downto 0),
      WEA(0) => WEA(0),
      axi_clk_in => axi_clk_in,
      ip2bus_mstwr_d(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      ip2bus_otputs(0) => ip2bus_otputs(0),
      \out\(11 downto 0) => write_address_reg_reg(11 downto 0),
      ram_reg_3_0 => empty_reg_reg_n_0,
      read_address_next0(10 downto 0) => read_address_next0(11 downto 1),
      state(2 downto 0) => state(2 downto 0),
      write_data_in(23 downto 0) => write_data_in(23 downto 0),
      write_pin => write_pin
    );
read_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0026"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => ip2bus_otputs(0),
      O => \^read\
    );
\read_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(0),
      Q => read_address_reg(0)
    );
\read_address_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(10),
      Q => read_address_reg(10)
    );
\read_address_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(11),
      Q => read_address_reg(11)
    );
\read_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(1),
      Q => read_address_reg(1)
    );
\read_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(2),
      Q => read_address_reg(2)
    );
\read_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(3),
      Q => read_address_reg(3)
    );
\read_address_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(4),
      Q => read_address_reg(4)
    );
\read_address_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(5),
      Q => read_address_reg(5)
    );
\read_address_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(6),
      Q => read_address_reg(6)
    );
\read_address_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(7),
      Q => read_address_reg(7)
    );
\read_address_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(8),
      Q => read_address_reg(8)
    );
\read_address_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => '1',
      CLR => \^proc_rst_0\,
      D => read_address_next(9),
      Q => read_address_reg(9)
    );
\write_address_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0026FFFF00000000"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(0),
      I3 => ip2bus_otputs(0),
      I4 => \^full_reg_reg_0\,
      I5 => write_pin,
      O => write_address_next
    );
\write_address_reg[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => write_address_reg_reg(0),
      O => \write_address_reg[0]_i_3_n_0\
    );
\write_address_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[0]_i_2_n_7\,
      Q => write_address_reg_reg(0)
    );
\write_address_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \write_address_reg_reg[0]_i_2_n_0\,
      CO(2) => \write_address_reg_reg[0]_i_2_n_1\,
      CO(1) => \write_address_reg_reg[0]_i_2_n_2\,
      CO(0) => \write_address_reg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \write_address_reg_reg[0]_i_2_n_4\,
      O(2) => \write_address_reg_reg[0]_i_2_n_5\,
      O(1) => \write_address_reg_reg[0]_i_2_n_6\,
      O(0) => \write_address_reg_reg[0]_i_2_n_7\,
      S(3 downto 1) => write_address_reg_reg(3 downto 1),
      S(0) => \write_address_reg[0]_i_3_n_0\
    );
\write_address_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[8]_i_1_n_5\,
      Q => write_address_reg_reg(10)
    );
\write_address_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[8]_i_1_n_4\,
      Q => write_address_reg_reg(11)
    );
\write_address_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[0]_i_2_n_6\,
      Q => write_address_reg_reg(1)
    );
\write_address_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[0]_i_2_n_5\,
      Q => write_address_reg_reg(2)
    );
\write_address_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[0]_i_2_n_4\,
      Q => write_address_reg_reg(3)
    );
\write_address_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[4]_i_1_n_7\,
      Q => write_address_reg_reg(4)
    );
\write_address_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_address_reg_reg[0]_i_2_n_0\,
      CO(3) => \write_address_reg_reg[4]_i_1_n_0\,
      CO(2) => \write_address_reg_reg[4]_i_1_n_1\,
      CO(1) => \write_address_reg_reg[4]_i_1_n_2\,
      CO(0) => \write_address_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_address_reg_reg[4]_i_1_n_4\,
      O(2) => \write_address_reg_reg[4]_i_1_n_5\,
      O(1) => \write_address_reg_reg[4]_i_1_n_6\,
      O(0) => \write_address_reg_reg[4]_i_1_n_7\,
      S(3 downto 0) => write_address_reg_reg(7 downto 4)
    );
\write_address_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[4]_i_1_n_6\,
      Q => write_address_reg_reg(5)
    );
\write_address_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[4]_i_1_n_5\,
      Q => write_address_reg_reg(6)
    );
\write_address_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[4]_i_1_n_4\,
      Q => write_address_reg_reg(7)
    );
\write_address_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[8]_i_1_n_7\,
      Q => write_address_reg_reg(8)
    );
\write_address_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \write_address_reg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_write_address_reg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \write_address_reg_reg[8]_i_1_n_1\,
      CO(1) => \write_address_reg_reg[8]_i_1_n_2\,
      CO(0) => \write_address_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \write_address_reg_reg[8]_i_1_n_4\,
      O(2) => \write_address_reg_reg[8]_i_1_n_5\,
      O(1) => \write_address_reg_reg[8]_i_1_n_6\,
      O(0) => \write_address_reg_reg[8]_i_1_n_7\,
      S(3 downto 0) => write_address_reg_reg(11 downto 8)
    );
\write_address_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk_in,
      CE => write_address_next,
      CLR => \^proc_rst_0\,
      D => \write_address_reg_reg[8]_i_1_n_6\,
      Q => write_address_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_vic_test_3 is
  port (
    is_equal_raster_delayed : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    raster_int : out STD_LOGIC;
    out_rgb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2_in : out STD_LOGIC_VECTOR ( 13 downto 0 );
    PC_temp1 : out STD_LOGIC;
    \sprite_priority_reg[6]_0\ : out STD_LOGIC;
    \y_expand_reg[6]_0\ : out STD_LOGIC;
    \sprite_primary_color_7_reg[6]_0\ : out STD_LOGIC;
    \OUT_reg[2]\ : out STD_LOGIC;
    addr_b : out STD_LOGIC_VECTOR ( 0 to 0 );
    c64_reset : out STD_LOGIC;
    blank_signal : out STD_LOGIC;
    frame_sync : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    write_pin : out STD_LOGIC;
    \data_out_reg_reg[1]_0\ : out STD_LOGIC;
    \data_out_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    IRQ0 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_sample_offset_reg : out STD_LOGIC;
    \int_enabled_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_multi_color_0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_primary_color_1_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_3_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_4_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_5_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sprite_primary_color_6_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_1_mhz : in STD_LOGIC;
    raster_int_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    \data_out_reg_reg[7]_1\ : in STD_LOGIC;
    \data_out_reg_reg[7]_2\ : in STD_LOGIC;
    \data_out_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cia_2_port_a : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    irq : in STD_LOGIC;
    \cond_code_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg_reg[7]_3\ : in STD_LOGIC;
    \data_out_reg_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg_reg[6]_1\ : in STD_LOGIC;
    \data_out_reg_reg[5]_0\ : in STD_LOGIC;
    \data_out_reg_reg[0]_1\ : in STD_LOGIC;
    \data_out_reg_reg[7]_4\ : in STD_LOGIC;
    \data_out_reg_reg[7]_5\ : in STD_LOGIC;
    \data_out_reg[6]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg_reg[4]_0\ : in STD_LOGIC;
    locked : in STD_LOGIC;
    color_ram_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    \IRHOLD_reg[1]\ : in STD_LOGIC;
    \IRHOLD_reg[1]_0\ : in STD_LOGIC;
    \IRHOLD_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IRHOLD_reg[1]_2\ : in STD_LOGIC;
    do_sample : in STD_LOGIC;
    pixel_sample_offset : in STD_LOGIC;
    reset_cpu : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \screen_control_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \screen_control_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rasterline_ref_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_0_xpos_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_msb_x_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_0_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_1_xpos_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_1_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_2_xpos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_2_ypos_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_3_xpos_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_3_ypos_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_4_xpos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_4_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_5_xpos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_5_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_6_xpos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_6_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_7_xpos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_7_ypos_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_enabled_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_expand_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_expand_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_priority_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multi_color_mode_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_multi_color_0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_multi_color_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_2_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_3_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_4_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_5_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_6_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sprite_primary_color_7_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \border_color_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \background_color_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \extra_background_color_1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \extra_background_color_2_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \screen_control_2_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_pointers_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg_reg[7]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_pos_reg[8]_0\ : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_vic_test_3 : entity is "vic_test_3";
end design_1_block_test_0_1_vic_test_3;

architecture STRUCTURE of design_1_block_test_0_1_vic_test_3 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal WE_char_buf : STD_LOGIC;
  signal \^addr_b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr_b[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[12]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \addr_b[12]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \addr_b[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \addr_b[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \addr_b[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \addr_b[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \addr_b[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_104_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_107_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_108_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_109_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_110_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_111_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_115_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_117_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_118_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_120_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_132_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_26_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_26_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_26_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_27_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_29_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_29_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_29_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_30_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_32_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_32_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_32_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_33_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_35_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_35_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_35_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_36_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_41_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_43_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_43_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_43_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_43_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_44_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_45_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_46_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_46_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_46_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_46_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_47_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_48_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_49_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_49_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_49_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_50_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_51_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_52_n_1\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_52_n_2\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_52_n_3\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_57_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_60_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_63_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_72_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_77_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_78_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_79_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_80_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_81_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_82_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_83_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_85_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_86_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_87_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_88_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_90_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_91_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_92_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_93_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \addr_b[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \addr_b[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_b[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_b[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_1_n_1\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_1_n_2\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_1_n_3\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \addr_b[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal audio_out_i_2_n_0 : STD_LOGIC;
  signal audio_out_i_3_n_0 : STD_LOGIC;
  signal audio_out_i_4_n_0 : STD_LOGIC;
  signal audio_out_i_5_n_0 : STD_LOGIC;
  signal audio_out_i_6_n_0 : STD_LOGIC;
  signal audio_out_i_7_n_0 : STD_LOGIC;
  signal \background_color_reg_n_0_[0]\ : STD_LOGIC;
  signal \background_color_reg_n_0_[1]\ : STD_LOGIC;
  signal \background_color_reg_n_0_[2]\ : STD_LOGIC;
  signal \background_color_reg_n_0_[3]\ : STD_LOGIC;
  signal bit_data_pointer0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \^blank_signal\ : STD_LOGIC;
  signal blank_signal_INST_0_i_1_n_0 : STD_LOGIC;
  signal blank_signal_INST_0_i_2_n_0 : STD_LOGIC;
  signal \border_color_reg_n_0_[0]\ : STD_LOGIC;
  signal \border_color_reg_n_0_[1]\ : STD_LOGIC;
  signal \border_color_reg_n_0_[2]\ : STD_LOGIC;
  signal \border_color_reg_n_0_[3]\ : STD_LOGIC;
  signal \^c64_reset\ : STD_LOGIC;
  signal char_buf_pos0 : STD_LOGIC;
  signal \char_buf_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \char_buf_pos[5]_i_4_n_0\ : STD_LOGIC;
  signal \char_buf_pos[5]_i_5_n_0\ : STD_LOGIC;
  signal char_buf_pos_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal char_buffer_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \char_buffer_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \char_buffer_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \char_buffer_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_out[9]_i_1_n_0\ : STD_LOGIC;
  signal char_buffer_out_delayed : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \char_buffer_out_delayed[11]_i_1_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__10_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__7_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__8_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_15_0_0__9_n_0\ : STD_LOGIC;
  signal char_buffer_reg_0_15_0_0_i_1_n_0 : STD_LOGIC;
  signal char_buffer_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__10_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__7_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__8_n_0\ : STD_LOGIC;
  signal \char_buffer_reg_0_31_0_0__9_n_0\ : STD_LOGIC;
  signal char_buffer_reg_0_31_0_0_i_1_n_0 : STD_LOGIC;
  signal char_buffer_reg_0_31_0_0_n_0 : STD_LOGIC;
  signal char_capture : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \char_capture[11]_i_1_n_0\ : STD_LOGIC;
  signal char_line_num : STD_LOGIC;
  signal \char_line_num[0]_i_1_n_0\ : STD_LOGIC;
  signal \char_line_num[1]_i_1_n_0\ : STD_LOGIC;
  signal \char_line_num[2]_i_1_n_0\ : STD_LOGIC;
  signal \char_line_num_reg_n_0_[0]\ : STD_LOGIC;
  signal \char_line_num_reg_n_0_[1]\ : STD_LOGIC;
  signal \char_line_num_reg_n_0_[2]\ : STD_LOGIC;
  signal char_line_pointer : STD_LOGIC;
  signal char_line_pointer1 : STD_LOGIC;
  signal \char_line_pointer[5]_i_1_n_0\ : STD_LOGIC;
  signal \char_line_pointer[9]_i_1_n_0\ : STD_LOGIC;
  signal \char_line_pointer[9]_i_4_n_0\ : STD_LOGIC;
  signal \char_line_pointer[9]_i_5_n_0\ : STD_LOGIC;
  signal \char_line_pointer[9]_i_6_n_0\ : STD_LOGIC;
  signal char_line_pointer_reg : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \char_pointer_in_line[5]_i_1_n_0\ : STD_LOGIC;
  signal \char_pointer_in_line[5]_i_4_n_0\ : STD_LOGIC;
  signal char_pointer_in_line_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cycle_in_line[6]_i_1_n_0\ : STD_LOGIC;
  signal \cycle_in_line[6]_i_3_n_0\ : STD_LOGIC;
  signal \cycle_in_line[6]_i_4_n_0\ : STD_LOGIC;
  signal cycle_in_line_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data36 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal data_out_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_reg_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \extra_background_color_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \extra_background_color_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \extra_background_color_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \extra_background_color_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \extra_background_color_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \extra_background_color_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \extra_background_color_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \extra_background_color_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \^frame_sync\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_enabled_reg_n_0_[6]\ : STD_LOGIC;
  signal is_equal_raster_delayed_i_10_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_11_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_12_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_16_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_2_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_3_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_4_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_5_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_6_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_7_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_8_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_i_9_n_0 : STD_LOGIC;
  signal is_equal_raster_delayed_reg_i_1_n_2 : STD_LOGIC;
  signal is_equal_raster_delayed_reg_i_1_n_3 : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[6]\ : STD_LOGIC;
  signal \mem_pointers_reg_n_0_[7]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[0]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[1]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[2]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[3]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[4]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[5]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[6]\ : STD_LOGIC;
  signal \multi_color_mode_reg_n_0_[7]\ : STD_LOGIC;
  signal out_pixel_sprite_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_pixel_sprite_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_pixel_sprite_3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal out_pixel_sprite_4 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal out_pixel_sprite_5 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal out_pixel_sprite_6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \out_rgb[19]_INST_0_i_100_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_84_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_89_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_94_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_95_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_98_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_99_n_0\ : STD_LOGIC;
  signal \out_rgb[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in11_in : STD_LOGIC;
  signal \pixel_shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \pixel_shift_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \^raster_int\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[0]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[1]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[2]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[3]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[4]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[5]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[6]\ : STD_LOGIC;
  signal \rasterline_ref_reg_n_0_[7]\ : STD_LOGIC;
  signal request_line : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_11 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_14 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_17 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_5 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_8 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal request_line_pre : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_10 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_13 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_16 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_19 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal request_line_pre_7 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset_counter0 : STD_LOGIC;
  signal \reset_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \reset_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \reset_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \reset_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \reset_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal reset_counter_reg : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \reset_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \reset_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \screen_control_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \screen_control_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \screen_control_2_reg_n_0_[7]\ : STD_LOGIC;
  signal screen_enabled : STD_LOGIC;
  signal screen_mem_pos0 : STD_LOGIC;
  signal \screen_mem_pos[9]_i_1_n_0\ : STD_LOGIC;
  signal \screen_mem_pos[9]_i_4_n_0\ : STD_LOGIC;
  signal screen_mem_pos_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal show_pixel_sprite_1 : STD_LOGIC;
  signal show_pixel_sprite_2 : STD_LOGIC;
  signal show_pixel_sprite_3 : STD_LOGIC;
  signal show_pixel_sprite_4 : STD_LOGIC;
  signal show_pixel_sprite_5 : STD_LOGIC;
  signal show_pixel_sprite_6 : STD_LOGIC;
  signal sprite_0_n_0 : STD_LOGIC;
  signal sprite_0_n_1 : STD_LOGIC;
  signal sprite_0_n_19 : STD_LOGIC;
  signal sprite_0_n_2 : STD_LOGIC;
  signal sprite_0_n_3 : STD_LOGIC;
  signal sprite_0_n_6 : STD_LOGIC;
  signal sprite_0_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sprite_0_xpos : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sprite_0_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_0_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_1_n_0 : STD_LOGIC;
  signal sprite_1_n_6 : STD_LOGIC;
  signal sprite_1_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_1_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_1_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_1_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_2_n_0 : STD_LOGIC;
  signal sprite_2_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_2_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_2_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_2_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_3_n_0 : STD_LOGIC;
  signal sprite_3_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_3_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_3_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_3_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_4_n_0 : STD_LOGIC;
  signal sprite_4_n_4 : STD_LOGIC;
  signal sprite_4_n_5 : STD_LOGIC;
  signal sprite_4_n_6 : STD_LOGIC;
  signal sprite_4_n_7 : STD_LOGIC;
  signal sprite_4_n_8 : STD_LOGIC;
  signal sprite_4_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_4_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_4_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_4_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_5_n_0 : STD_LOGIC;
  signal sprite_5_n_2 : STD_LOGIC;
  signal sprite_5_n_6 : STD_LOGIC;
  signal sprite_5_n_7 : STD_LOGIC;
  signal sprite_5_n_8 : STD_LOGIC;
  signal sprite_5_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_5_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_5_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_5_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_6_n_0 : STD_LOGIC;
  signal sprite_6_n_1 : STD_LOGIC;
  signal sprite_6_n_6 : STD_LOGIC;
  signal sprite_6_n_7 : STD_LOGIC;
  signal sprite_6_n_8 : STD_LOGIC;
  signal sprite_6_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_6_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_6_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_6_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_7_n_0 : STD_LOGIC;
  signal sprite_7_n_1 : STD_LOGIC;
  signal sprite_7_n_18 : STD_LOGIC;
  signal sprite_7_n_19 : STD_LOGIC;
  signal sprite_7_n_2 : STD_LOGIC;
  signal sprite_7_n_20 : STD_LOGIC;
  signal sprite_7_n_21 : STD_LOGIC;
  signal sprite_7_n_22 : STD_LOGIC;
  signal sprite_7_n_23 : STD_LOGIC;
  signal sprite_7_n_3 : STD_LOGIC;
  signal sprite_7_n_4 : STD_LOGIC;
  signal sprite_7_n_5 : STD_LOGIC;
  signal sprite_7_n_6 : STD_LOGIC;
  signal sprite_7_n_7 : STD_LOGIC;
  signal sprite_7_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sprite_7_xpos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_7_xpos_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_7_ypos_reg_n_0_[7]\ : STD_LOGIC;
  signal sprite_data_location : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sprite_data_location0 : STD_LOGIC;
  signal sprite_display_region15_in : STD_LOGIC;
  signal sprite_display_region15_in_12 : STD_LOGIC;
  signal sprite_display_region15_in_15 : STD_LOGIC;
  signal sprite_display_region15_in_18 : STD_LOGIC;
  signal sprite_display_region15_in_3 : STD_LOGIC;
  signal sprite_display_region15_in_6 : STD_LOGIC;
  signal sprite_display_region15_in_9 : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_enabled_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_msb_x_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_multi_color_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_multi_color_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_primary_color_0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_1_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_4_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_5_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_6_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[5]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[6]\ : STD_LOGIC;
  signal \sprite_primary_color_7_reg_n_0_[7]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[0]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[1]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[2]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[3]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[4]\ : STD_LOGIC;
  signal \sprite_priority_reg_n_0_[6]\ : STD_LOGIC;
  signal \toggle[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_10__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_11_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_24__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_25__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_26__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_27__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_28_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_29_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_30__6_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__0_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__1_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__2_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__3_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__4_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__5_n_0\ : STD_LOGIC;
  signal \toggle[1]_i_31__6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__0_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__0_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__0_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__1_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__1_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__1_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__1_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__2_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__2_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__2_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__2_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__3_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__3_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__3_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__3_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__4_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__4_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__4_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__4_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__5_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__5_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__5_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__5_n_3\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__6_n_0\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__6_n_1\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__6_n_2\ : STD_LOGIC;
  signal \toggle_reg[1]_i_9__6_n_3\ : STD_LOGIC;
  signal vic_reg_data_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^write_pin\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_expand_reg_n_0_[7]\ : STD_LOGIC;
  signal x_pos0 : STD_LOGIC;
  signal \x_pos[8]_i_3_n_0\ : STD_LOGIC;
  signal \x_pos[8]_i_4_n_0\ : STD_LOGIC;
  signal x_pos_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \x_pos_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal \y_expand_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_expand_reg_n_0_[7]\ : STD_LOGIC;
  signal y_pos : STD_LOGIC;
  signal \y_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[8]_i_3_n_0\ : STD_LOGIC;
  signal \y_pos[8]_i_4_n_0\ : STD_LOGIC;
  signal \y_pos[8]_i_5_n_0\ : STD_LOGIC;
  signal y_pos_minus_7 : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal y_pos_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_addr_b[12]_INST_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[12]_INST_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_addr_b[5]_INST_0_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[5]_INST_0_i_51_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addr_b[5]_INST_0_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_b[9]_INST_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_is_equal_raster_delayed_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_is_equal_raster_delayed_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reset_counter_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reset_counter_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_3__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_toggle_reg[1]_i_3__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_toggle_reg[1]_i_9__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_b[11]_INST_0_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \addr_b[13]_INST_0_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \addr_b[13]_INST_0_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_10\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_11\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_12\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_13\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_14\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_15\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_16\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_17\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_18\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_19\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_20\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_23\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_24\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_25\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_26\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \addr_b[1]_INST_0_i_9\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \addr_b[3]_INST_0_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \addr_b[6]_INST_0_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \addr_b[6]_INST_0_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \addr_b[7]_INST_0_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \addr_b[9]_INST_0_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \addr_b[9]_INST_0_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of blank_signal_INST_0_i_2 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \char_buf_pos[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \char_buf_pos[1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \char_buf_pos[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \char_buf_pos[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \char_buf_pos[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \char_buf_pos[5]_i_4\ : label is "soft_lutpair277";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of char_buffer_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__10\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__7\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__8\ : label is "RAM16X1S";
  attribute XILINX_LEGACY_PRIM of \char_buffer_reg_0_15_0_0__9\ : label is "RAM16X1S";
  attribute SOFT_HLUTNM of \char_line_num[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \char_line_num[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \char_line_num[2]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \char_line_pointer[4]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \char_line_pointer[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \char_line_pointer[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \char_line_pointer[7]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \char_line_pointer[9]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \char_line_pointer[9]_i_6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \char_pointer_in_line[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \char_pointer_in_line[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \char_pointer_in_line[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \char_pointer_in_line[3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \char_pointer_in_line[4]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \char_pointer_in_line[5]_i_4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \cond_code[2]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cpu_data_debug[4]_INST_0_i_5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \cycle_in_line[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \cycle_in_line[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \cycle_in_line[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \cycle_in_line[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cycle_in_line[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \cycle_in_line[6]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \cycle_in_line[6]_i_4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_out_reg[0]_i_5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_out_reg[1]_i_13\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_out_reg[1]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_out_reg[1]_i_7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_out_reg[2]_i_5\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_out_reg[2]_i_7\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_out_reg[3]_i_5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_out_reg[4]_i_11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \data_out_reg[4]_i_5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_out_reg[5]_i_10\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_out_reg[5]_i_11\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \data_out_reg[6]_i_5\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_out_reg[7]_i_13\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_out_reg[7]_i_15\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of is_equal_raster_delayed_i_10 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out_rgb[19]_INST_0_i_9\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of pixel_sample_offset_i_1 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \pixel_shift_reg[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \pixel_shift_reg[7]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of ram_reg_3_i_14 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \screen_mem_pos[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \screen_mem_pos[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \screen_mem_pos[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \screen_mem_pos[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \screen_mem_pos[6]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \screen_mem_pos[7]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \screen_mem_pos[8]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \screen_mem_pos[9]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \x_pos[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \x_pos[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \x_pos[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \x_pos[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \x_pos[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \x_pos[6]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \x_pos[7]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \x_pos[8]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \x_pos[8]_i_4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \y_pos[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \y_pos[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \y_pos[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \y_pos[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \y_pos[6]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \y_pos[8]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \y_pos[8]_i_4\ : label is "soft_lutpair263";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  addr_b(0) <= \^addr_b\(0);
  blank_signal <= \^blank_signal\;
  c64_reset <= \^c64_reset\;
  frame_sync <= \^frame_sync\;
  raster_int <= \^raster_int\;
  write_pin <= \^write_pin\;
\addr_b[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[0]\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \addr_b[0]_INST_0_i_1_n_0\,
      O => \^addr_b\(0)
    );
\addr_b[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7447777774474444"
    )
        port map (
      I0 => \x_pos_reg__0\(4),
      I1 => \addr_b[9]_INST_0_i_2_n_0\,
      I2 => x_pos_reg(2),
      I3 => \addr_b[1]_INST_0_i_2_n_0\,
      I4 => \addr_b[6]_INST_0_i_2_n_0\,
      I5 => screen_mem_pos_reg(0),
      O => \addr_b[0]_INST_0_i_1_n_0\
    );
\addr_b[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addr_b[10]_INST_0_i_1_n_0\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \mem_pointers_reg_n_0_[4]\,
      I3 => \addr_b[13]_INST_0_i_2_n_0\,
      I4 => sprite_data_location(4),
      O => p_2_in(10)
    );
\addr_b[10]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bit_data_pointer0(7),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(7),
      O => \addr_b[10]_INST_0_i_1_n_0\
    );
\addr_b[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addr_b[11]_INST_0_i_1_n_0\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \mem_pointers_reg_n_0_[5]\,
      I3 => \addr_b[13]_INST_0_i_2_n_0\,
      I4 => sprite_data_location(5),
      O => p_2_in(11)
    );
\addr_b[11]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bit_data_pointer0(8),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => \mem_pointers_reg_n_0_[1]\,
      O => \addr_b[11]_INST_0_i_1_n_0\
    );
\addr_b[12]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[9]_INST_0_i_1_n_0\,
      CO(3 downto 2) => \NLW_addr_b[12]_INST_0_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addr_b[12]_INST_0_i_2_n_2\,
      CO(0) => \addr_b[12]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_addr_b[12]_INST_0_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => bit_data_pointer0(9 downto 7),
      S(3) => '0',
      S(2 downto 0) => char_line_pointer_reg(9 downto 7)
    );
\addr_b[13]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => color_ram_reg(1),
      I1 => color_ram_reg(2),
      I2 => \addr_b[6]_INST_0_i_2_n_0\,
      O => \addr_b[13]_INST_0_i_1_n_0\
    );
\addr_b[13]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFFF"
    )
        port map (
      I0 => x_pos_reg(0),
      I1 => x_pos_reg(1),
      I2 => x_pos_reg(2),
      I3 => x_pos_reg(3),
      I4 => \addr_b[6]_INST_0_i_2_n_0\,
      O => \addr_b[13]_INST_0_i_2_n_0\
    );
\addr_b[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[1]\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => \addr_b[9]_INST_0_i_2_n_0\,
      I5 => \addr_b[1]_INST_0_i_1_n_0\,
      O => p_2_in(1)
    );
\addr_b[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F0EEF0EEF011F0"
    )
        port map (
      I0 => \addr_b[1]_INST_0_i_2_n_0\,
      I1 => x_pos_reg(2),
      I2 => screen_mem_pos_reg(1),
      I3 => \addr_b[6]_INST_0_i_2_n_0\,
      I4 => x_pos_reg(3),
      I5 => \addr_b[1]_INST_0_i_3_n_0\,
      O => \addr_b[1]_INST_0_i_1_n_0\
    );
\addr_b[1]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_7(1),
      I1 => \y_expand_reg_n_0_[3]\,
      I2 => request_line_pre_7(0),
      O => sprite_3_offset(0)
    );
\addr_b[1]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre(1),
      I1 => \y_expand_reg_n_0_[0]\,
      I2 => request_line_pre(0),
      O => sprite_0_offset(0)
    );
\addr_b[1]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_1(1),
      I1 => \y_expand_reg_n_0_[1]\,
      I2 => request_line_pre_1(0),
      O => sprite_1_offset(0)
    );
\addr_b[1]_INST_0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_16(1),
      I1 => \y_expand_reg_n_0_[6]\,
      I2 => request_line_pre_16(0),
      O => sprite_6_offset(0)
    );
\addr_b[1]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_19(1),
      I1 => \y_expand_reg_n_0_[7]\,
      I2 => request_line_pre_19(0),
      O => sprite_7_offset(0)
    );
\addr_b[1]_INST_0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_10(1),
      I1 => \y_expand_reg_n_0_[4]\,
      I2 => request_line_pre_10(0),
      O => sprite_4_offset(0)
    );
\addr_b[1]_INST_0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_13(1),
      I1 => \y_expand_reg_n_0_[5]\,
      I2 => request_line_pre_13(0),
      O => sprite_5_offset(0)
    );
\addr_b[1]_INST_0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_16(2),
      I1 => \y_expand_reg_n_0_[6]\,
      I2 => request_line_pre_16(1),
      O => request_line_14(1)
    );
\addr_b[1]_INST_0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_19(2),
      I1 => \y_expand_reg_n_0_[7]\,
      I2 => request_line_pre_19(1),
      O => request_line_17(1)
    );
\addr_b[1]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_10(2),
      I1 => \y_expand_reg_n_0_[4]\,
      I2 => request_line_pre_10(1),
      O => request_line_8(1)
    );
\addr_b[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[1]_INST_0_i_4_n_0\,
      I1 => \addr_b[1]_INST_0_i_5_n_0\,
      O => \addr_b[1]_INST_0_i_2_n_0\,
      S => \addr_b[2]_INST_0_i_2_n_0\
    );
\addr_b[1]_INST_0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_13(2),
      I1 => \y_expand_reg_n_0_[5]\,
      I2 => request_line_pre_13(1),
      O => request_line_11(1)
    );
\addr_b[1]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sprite_0_offset(0),
      I1 => request_line(1),
      I2 => \x_pos_reg__0\(4),
      I3 => sprite_1_offset(0),
      I4 => request_line_0(1),
      O => \addr_b[1]_INST_0_i_21_n_0\
    );
\addr_b[1]_INST_0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sprite_2_offset(0),
      I1 => request_line_2(1),
      I2 => \x_pos_reg__0\(4),
      I3 => sprite_3_offset(0),
      I4 => request_line_5(1),
      O => \addr_b[1]_INST_0_i_22_n_0\
    );
\addr_b[1]_INST_0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre(2),
      I1 => \y_expand_reg_n_0_[0]\,
      I2 => request_line_pre(1),
      O => request_line(1)
    );
\addr_b[1]_INST_0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_1(2),
      I1 => \y_expand_reg_n_0_[1]\,
      I2 => request_line_pre_1(1),
      O => request_line_0(1)
    );
\addr_b[1]_INST_0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_4(2),
      I1 => \y_expand_reg_n_0_[2]\,
      I2 => request_line_pre_4(1),
      O => request_line_2(1)
    );
\addr_b[1]_INST_0_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_7(2),
      I1 => \y_expand_reg_n_0_[3]\,
      I2 => request_line_pre_7(1),
      O => request_line_5(1)
    );
\addr_b[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFCF0CA0A0C0"
    )
        port map (
      I0 => \addr_b[1]_INST_0_i_6_n_0\,
      I1 => \addr_b[1]_INST_0_i_7_n_0\,
      I2 => \x_pos_reg__0\(6),
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(4),
      I5 => \addr_b[1]_INST_0_i_8_n_0\,
      O => \addr_b[1]_INST_0_i_3_n_0\
    );
\addr_b[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => sprite_2_offset(0),
      I1 => sprite_3_offset(0),
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => sprite_0_offset(0),
      I5 => sprite_1_offset(0),
      O => \addr_b[1]_INST_0_i_4_n_0\
    );
\addr_b[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => sprite_6_offset(0),
      I1 => sprite_7_offset(0),
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => sprite_4_offset(0),
      I5 => sprite_5_offset(0),
      O => \addr_b[1]_INST_0_i_5_n_0\
    );
\addr_b[1]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sprite_6_offset(0),
      I1 => request_line_14(1),
      I2 => \x_pos_reg__0\(4),
      I3 => sprite_7_offset(0),
      I4 => request_line_17(1),
      O => \addr_b[1]_INST_0_i_6_n_0\
    );
\addr_b[1]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => sprite_4_offset(0),
      I1 => request_line_8(1),
      I2 => \x_pos_reg__0\(4),
      I3 => sprite_5_offset(0),
      I4 => request_line_11(1),
      O => \addr_b[1]_INST_0_i_7_n_0\
    );
\addr_b[1]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[1]_INST_0_i_21_n_0\,
      I1 => \addr_b[1]_INST_0_i_22_n_0\,
      O => \addr_b[1]_INST_0_i_8_n_0\,
      S => \addr_b[5]_INST_0_i_14_n_0\
    );
\addr_b[1]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => request_line_pre_4(1),
      I1 => \y_expand_reg_n_0_[2]\,
      I2 => request_line_pre_4(0),
      O => sprite_2_offset(0)
    );
\addr_b[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[2]\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \addr_b[2]_INST_0_i_1_n_0\,
      O => p_2_in(2)
    );
\addr_b[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => \addr_b[2]_INST_0_i_2_n_0\,
      I1 => \addr_b[9]_INST_0_i_2_n_0\,
      I2 => \addr_b[3]_INST_0_i_3_n_0\,
      I3 => \addr_b[3]_INST_0_i_2_n_0\,
      I4 => \addr_b[6]_INST_0_i_2_n_0\,
      I5 => screen_mem_pos_reg(2),
      O => \addr_b[2]_INST_0_i_1_n_0\
    );
\addr_b[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \x_pos_reg__0\(6),
      I1 => \x_pos_reg__0\(5),
      I2 => \x_pos_reg__0\(4),
      O => \addr_b[2]_INST_0_i_2_n_0\
    );
\addr_b[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => char_pointer_in_line_reg(0),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(0),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[3]_INST_0_i_1_n_0\,
      O => p_2_in(3)
    );
\addr_b[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB4FFB4FFB40000"
    )
        port map (
      I0 => \addr_b[3]_INST_0_i_2_n_0\,
      I1 => \addr_b[3]_INST_0_i_3_n_0\,
      I2 => \addr_b[3]_INST_0_i_4_n_0\,
      I3 => \addr_b[13]_INST_0_i_2_n_0\,
      I4 => \addr_b[6]_INST_0_i_2_n_0\,
      I5 => screen_mem_pos_reg(3),
      O => \addr_b[3]_INST_0_i_1_n_0\
    );
\addr_b[3]_INST_0_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \addr_b[3]_INST_0_i_21_n_0\,
      I1 => \addr_b[3]_INST_0_i_22_n_0\,
      O => \addr_b[3]_INST_0_i_10_n_0\,
      S => \addr_b[5]_INST_0_i_14_n_0\
    );
\addr_b[3]_INST_0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_19(3),
      I1 => \y_expand_reg_n_0_[7]\,
      I2 => request_line_pre_19(2),
      I3 => request_line_pre_19(1),
      I4 => request_line_pre_19(0),
      O => \addr_b[3]_INST_0_i_11_n_0\
    );
\addr_b[3]_INST_0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_16(3),
      I1 => \y_expand_reg_n_0_[6]\,
      I2 => request_line_pre_16(2),
      I3 => request_line_pre_16(1),
      I4 => request_line_pre_16(0),
      O => \addr_b[3]_INST_0_i_12_n_0\
    );
\addr_b[3]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_13(3),
      I1 => \y_expand_reg_n_0_[5]\,
      I2 => request_line_pre_13(2),
      I3 => request_line_pre_13(1),
      I4 => request_line_pre_13(0),
      O => \addr_b[3]_INST_0_i_13_n_0\
    );
\addr_b[3]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_10(3),
      I1 => \y_expand_reg_n_0_[4]\,
      I2 => request_line_pre_10(2),
      I3 => request_line_pre_10(1),
      I4 => request_line_pre_10(0),
      O => \addr_b[3]_INST_0_i_14_n_0\
    );
\addr_b[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_23_n_0\,
      I1 => \addr_b[3]_INST_0_i_24_n_0\,
      O => \addr_b[3]_INST_0_i_15_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_25_n_0\,
      I1 => \addr_b[3]_INST_0_i_26_n_0\,
      O => \addr_b[3]_INST_0_i_16_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_19(0),
      I1 => request_line_pre_19(4),
      I2 => \y_expand_reg_n_0_[7]\,
      I3 => request_line_pre_19(3),
      I4 => request_line_pre_19(2),
      I5 => request_line_pre_19(1),
      O => \addr_b[3]_INST_0_i_17_n_0\
    );
\addr_b[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_16(0),
      I1 => request_line_pre_16(4),
      I2 => \y_expand_reg_n_0_[6]\,
      I3 => request_line_pre_16(3),
      I4 => request_line_pre_16(2),
      I5 => request_line_pre_16(1),
      O => \addr_b[3]_INST_0_i_18_n_0\
    );
\addr_b[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_13(0),
      I1 => request_line_pre_13(4),
      I2 => \y_expand_reg_n_0_[5]\,
      I3 => request_line_pre_13(3),
      I4 => request_line_pre_13(2),
      I5 => request_line_pre_13(1),
      O => \addr_b[3]_INST_0_i_19_n_0\
    );
\addr_b[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1CFD"
    )
        port map (
      I0 => \addr_b[1]_INST_0_i_2_n_0\,
      I1 => x_pos_reg(2),
      I2 => x_pos_reg(3),
      I3 => \addr_b[1]_INST_0_i_3_n_0\,
      O => \addr_b[3]_INST_0_i_2_n_0\
    );
\addr_b[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_10(0),
      I1 => request_line_pre_10(4),
      I2 => \y_expand_reg_n_0_[4]\,
      I3 => request_line_pre_10(3),
      I4 => request_line_pre_10(2),
      I5 => request_line_pre_10(1),
      O => \addr_b[3]_INST_0_i_20_n_0\
    );
\addr_b[3]_INST_0_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_27_n_0\,
      I1 => \addr_b[3]_INST_0_i_28_n_0\,
      O => \addr_b[3]_INST_0_i_21_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_29_n_0\,
      I1 => \addr_b[3]_INST_0_i_30_n_0\,
      O => \addr_b[3]_INST_0_i_22_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_1(3),
      I1 => \y_expand_reg_n_0_[1]\,
      I2 => request_line_pre_1(2),
      I3 => request_line_pre_1(1),
      I4 => request_line_pre_1(0),
      O => \addr_b[3]_INST_0_i_23_n_0\
    );
\addr_b[3]_INST_0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre(3),
      I1 => \y_expand_reg_n_0_[0]\,
      I2 => request_line_pre(2),
      I3 => request_line_pre(1),
      I4 => request_line_pre(0),
      O => \addr_b[3]_INST_0_i_24_n_0\
    );
\addr_b[3]_INST_0_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_7(3),
      I1 => \y_expand_reg_n_0_[3]\,
      I2 => request_line_pre_7(2),
      I3 => request_line_pre_7(1),
      I4 => request_line_pre_7(0),
      O => \addr_b[3]_INST_0_i_25_n_0\
    );
\addr_b[3]_INST_0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8788B78"
    )
        port map (
      I0 => request_line_pre_4(3),
      I1 => \y_expand_reg_n_0_[2]\,
      I2 => request_line_pre_4(2),
      I3 => request_line_pre_4(1),
      I4 => request_line_pre_4(0),
      O => \addr_b[3]_INST_0_i_26_n_0\
    );
\addr_b[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_1(0),
      I1 => request_line_pre_1(4),
      I2 => \y_expand_reg_n_0_[1]\,
      I3 => request_line_pre_1(3),
      I4 => request_line_pre_1(2),
      I5 => request_line_pre_1(1),
      O => \addr_b[3]_INST_0_i_27_n_0\
    );
\addr_b[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre(0),
      I1 => request_line_pre(4),
      I2 => \y_expand_reg_n_0_[0]\,
      I3 => request_line_pre(3),
      I4 => request_line_pre(2),
      I5 => request_line_pre(1),
      O => \addr_b[3]_INST_0_i_28_n_0\
    );
\addr_b[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_7(0),
      I1 => request_line_pre_7(4),
      I2 => \y_expand_reg_n_0_[3]\,
      I3 => request_line_pre_7(3),
      I4 => request_line_pre_7(2),
      I5 => request_line_pre_7(1),
      O => \addr_b[3]_INST_0_i_29_n_0\
    );
\addr_b[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFCF0CA0A0C0"
    )
        port map (
      I0 => \addr_b[3]_INST_0_i_5_n_0\,
      I1 => \addr_b[3]_INST_0_i_6_n_0\,
      I2 => \x_pos_reg__0\(6),
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(4),
      I5 => \addr_b[3]_INST_0_i_7_n_0\,
      O => \addr_b[3]_INST_0_i_3_n_0\
    );
\addr_b[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF3035CAC0CF3FC0"
    )
        port map (
      I0 => request_line_pre_4(0),
      I1 => request_line_pre_4(4),
      I2 => \y_expand_reg_n_0_[2]\,
      I3 => request_line_pre_4(3),
      I4 => request_line_pre_4(2),
      I5 => request_line_pre_4(1),
      O => \addr_b[3]_INST_0_i_30_n_0\
    );
\addr_b[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFCF0CA0A0C0"
    )
        port map (
      I0 => \addr_b[3]_INST_0_i_8_n_0\,
      I1 => \addr_b[3]_INST_0_i_9_n_0\,
      I2 => \x_pos_reg__0\(6),
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(4),
      I5 => \addr_b[3]_INST_0_i_10_n_0\,
      O => \addr_b[3]_INST_0_i_4_n_0\
    );
\addr_b[3]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_11_n_0\,
      I1 => \addr_b[3]_INST_0_i_12_n_0\,
      O => \addr_b[3]_INST_0_i_5_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_13_n_0\,
      I1 => \addr_b[3]_INST_0_i_14_n_0\,
      O => \addr_b[3]_INST_0_i_6_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \addr_b[3]_INST_0_i_15_n_0\,
      I1 => \addr_b[3]_INST_0_i_16_n_0\,
      O => \addr_b[3]_INST_0_i_7_n_0\,
      S => \addr_b[5]_INST_0_i_14_n_0\
    );
\addr_b[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_17_n_0\,
      I1 => \addr_b[3]_INST_0_i_18_n_0\,
      O => \addr_b[3]_INST_0_i_8_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[3]_INST_0_i_19_n_0\,
      I1 => \addr_b[3]_INST_0_i_20_n_0\,
      O => \addr_b[3]_INST_0_i_9_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => char_pointer_in_line_reg(1),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(1),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[4]_INST_0_i_1_n_0\,
      O => p_2_in(4)
    );
\addr_b[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F6F600"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_3_n_0\,
      I1 => \addr_b[5]_INST_0_i_4_n_0\,
      I2 => \addr_b[13]_INST_0_i_2_n_0\,
      I3 => \addr_b[6]_INST_0_i_2_n_0\,
      I4 => screen_mem_pos_reg(4),
      O => \addr_b[4]_INST_0_i_1_n_0\
    );
\addr_b[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => char_pointer_in_line_reg(2),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(2),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[5]_INST_0_i_1_n_0\,
      O => p_2_in(5)
    );
\addr_b[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFEFEAEFEAEFEAE"
    )
        port map (
      I0 => \addr_b[9]_INST_0_i_2_n_0\,
      I1 => screen_mem_pos_reg(5),
      I2 => \addr_b[6]_INST_0_i_2_n_0\,
      I3 => \addr_b[5]_INST_0_i_2_n_0\,
      I4 => \addr_b[5]_INST_0_i_3_n_0\,
      I5 => \addr_b[5]_INST_0_i_4_n_0\,
      O => \addr_b[5]_INST_0_i_1_n_0\
    );
\addr_b[5]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_25_n_0\,
      I1 => request_line_pre_19(2),
      I2 => request_line_pre_19(4),
      I3 => \y_expand_reg_n_0_[7]\,
      I4 => request_line_pre_19(3),
      I5 => request_line_pre_19(5),
      O => sprite_7_offset(5)
    );
\addr_b[5]_INST_0_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_2_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_100_n_0\
    );
\addr_b[5]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_2_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_101_n_0\
    );
\addr_b[5]_INST_0_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_2_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_102_n_0\
    );
\addr_b[5]_INST_0_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_103_n_0\
    );
\addr_b[5]_INST_0_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_3_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_104_n_0\
    );
\addr_b[5]_INST_0_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_3_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_105_n_0\
    );
\addr_b[5]_INST_0_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_106_n_0\
    );
\addr_b[5]_INST_0_i_107\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_107_n_0\
    );
\addr_b[5]_INST_0_i_108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_108_n_0\
    );
\addr_b[5]_INST_0_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_3_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_109_n_0\
    );
\addr_b[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_28_n_0\,
      I1 => request_line_pre_16(2),
      I2 => request_line_pre_16(4),
      I3 => \y_expand_reg_n_0_[6]\,
      I4 => request_line_pre_16(3),
      I5 => request_line_pre_16(5),
      O => sprite_6_offset(5)
    );
\addr_b[5]_INST_0_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_3_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_110_n_0\
    );
\addr_b[5]_INST_0_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_3_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_111_n_0\
    );
\addr_b[5]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_3_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_112_n_0\
    );
\addr_b[5]_INST_0_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_113_n_0\
    );
\addr_b[5]_INST_0_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_0_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_114_n_0\
    );
\addr_b[5]_INST_0_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_0_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_115_n_0\
    );
\addr_b[5]_INST_0_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_116_n_0\
    );
\addr_b[5]_INST_0_i_117\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_117_n_0\
    );
\addr_b[5]_INST_0_i_118\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_118_n_0\
    );
\addr_b[5]_INST_0_i_119\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_0_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_119_n_0\
    );
\addr_b[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_31_n_0\,
      I1 => request_line_pre_13(2),
      I2 => request_line_pre_13(4),
      I3 => \y_expand_reg_n_0_[5]\,
      I4 => request_line_pre_13(3),
      I5 => request_line_pre_13(5),
      O => sprite_5_offset(5)
    );
\addr_b[5]_INST_0_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_0_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_120_n_0\
    );
\addr_b[5]_INST_0_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_0_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_121_n_0\
    );
\addr_b[5]_INST_0_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_0_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_122_n_0\
    );
\addr_b[5]_INST_0_i_123\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_123_n_0\
    );
\addr_b[5]_INST_0_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_1_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_124_n_0\
    );
\addr_b[5]_INST_0_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_1_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_125_n_0\
    );
\addr_b[5]_INST_0_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_126_n_0\
    );
\addr_b[5]_INST_0_i_127\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_127_n_0\
    );
\addr_b[5]_INST_0_i_128\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_128_n_0\
    );
\addr_b[5]_INST_0_i_129\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_1_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_129_n_0\
    );
\addr_b[5]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_34_n_0\,
      I1 => request_line_pre_10(2),
      I2 => request_line_pre_10(4),
      I3 => \y_expand_reg_n_0_[4]\,
      I4 => request_line_pre_10(3),
      I5 => request_line_pre_10(5),
      O => sprite_4_offset(5)
    );
\addr_b[5]_INST_0_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_1_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_130_n_0\
    );
\addr_b[5]_INST_0_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_1_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_131_n_0\
    );
\addr_b[5]_INST_0_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_1_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_132_n_0\
    );
\addr_b[5]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_pos_reg__0\(4),
      I1 => \x_pos_reg__0\(5),
      O => \addr_b[5]_INST_0_i_14_n_0\
    );
\addr_b[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => sprite_1_offset(5),
      I1 => sprite_0_offset(5),
      O => \addr_b[5]_INST_0_i_15_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => sprite_3_offset(5),
      I1 => sprite_2_offset(5),
      O => \addr_b[5]_INST_0_i_16_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_41_n_0\,
      I1 => request_line_pre_4(5),
      I2 => \y_expand_reg_n_0_[2]\,
      I3 => request_line_pre_4(4),
      I4 => request_line_pre_4(3),
      I5 => request_line_pre_4(2),
      O => \addr_b[5]_INST_0_i_17_n_0\
    );
\addr_b[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_44_n_0\,
      I1 => request_line_pre_7(5),
      I2 => \y_expand_reg_n_0_[3]\,
      I3 => request_line_pre_7(4),
      I4 => request_line_pre_7(3),
      I5 => request_line_pre_7(2),
      O => \addr_b[5]_INST_0_i_18_n_0\
    );
\addr_b[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_47_n_0\,
      I1 => request_line_pre(5),
      I2 => \y_expand_reg_n_0_[0]\,
      I3 => request_line_pre(4),
      I4 => request_line_pre(3),
      I5 => request_line_pre(2),
      O => \addr_b[5]_INST_0_i_19_n_0\
    );
\addr_b[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFCF0CA0A0C0"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_5_n_0\,
      I1 => \addr_b[5]_INST_0_i_6_n_0\,
      I2 => \x_pos_reg__0\(6),
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(4),
      I5 => \addr_b[5]_INST_0_i_7_n_0\,
      O => \addr_b[5]_INST_0_i_2_n_0\
    );
\addr_b[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_50_n_0\,
      I1 => request_line_pre_1(5),
      I2 => \y_expand_reg_n_0_[1]\,
      I3 => request_line_pre_1(4),
      I4 => request_line_pre_1(3),
      I5 => request_line_pre_1(2),
      O => \addr_b[5]_INST_0_i_20_n_0\
    );
\addr_b[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_28_n_0\,
      I1 => request_line_pre_16(5),
      I2 => \y_expand_reg_n_0_[6]\,
      I3 => request_line_pre_16(4),
      I4 => request_line_pre_16(3),
      I5 => request_line_pre_16(2),
      O => \addr_b[5]_INST_0_i_21_n_0\
    );
\addr_b[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_25_n_0\,
      I1 => request_line_pre_19(5),
      I2 => \y_expand_reg_n_0_[7]\,
      I3 => request_line_pre_19(4),
      I4 => request_line_pre_19(3),
      I5 => request_line_pre_19(2),
      O => \addr_b[5]_INST_0_i_22_n_0\
    );
\addr_b[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_34_n_0\,
      I1 => request_line_pre_10(5),
      I2 => \y_expand_reg_n_0_[4]\,
      I3 => request_line_pre_10(4),
      I4 => request_line_pre_10(3),
      I5 => request_line_pre_10(2),
      O => \addr_b[5]_INST_0_i_23_n_0\
    );
\addr_b[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A959A6A659A95"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_31_n_0\,
      I1 => request_line_pre_13(5),
      I2 => \y_expand_reg_n_0_[5]\,
      I3 => request_line_pre_13(4),
      I4 => request_line_pre_13(3),
      I5 => request_line_pre_13(2),
      O => \addr_b[5]_INST_0_i_24_n_0\
    );
\addr_b[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_19(3),
      I1 => request_line_pre_19(4),
      I2 => request_line_pre_19(1),
      I3 => \y_expand_reg_n_0_[7]\,
      I4 => request_line_pre_19(2),
      I5 => request_line_pre_19(0),
      O => \addr_b[5]_INST_0_i_25_n_0\
    );
\addr_b[5]_INST_0_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_26_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_26_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_26_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_26_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_53_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_54_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_55_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_19(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_56_n_0\,
      S(2) => \addr_b[5]_INST_0_i_57_n_0\,
      S(1) => \addr_b[5]_INST_0_i_58_n_0\,
      S(0) => \addr_b[5]_INST_0_i_59_n_0\
    );
\addr_b[5]_INST_0_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_26_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_27_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_60_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_27_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_19(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_61_n_0\,
      S(0) => \addr_b[5]_INST_0_i_62_n_0\
    );
\addr_b[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_16(3),
      I1 => request_line_pre_16(4),
      I2 => request_line_pre_16(1),
      I3 => \y_expand_reg_n_0_[6]\,
      I4 => request_line_pre_16(2),
      I5 => request_line_pre_16(0),
      O => \addr_b[5]_INST_0_i_28_n_0\
    );
\addr_b[5]_INST_0_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_29_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_29_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_29_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_29_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_63_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_64_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_65_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_16(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_66_n_0\,
      S(2) => \addr_b[5]_INST_0_i_67_n_0\,
      S(1) => \addr_b[5]_INST_0_i_68_n_0\,
      S(0) => \addr_b[5]_INST_0_i_69_n_0\
    );
\addr_b[5]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \addr_b[3]_INST_0_i_2_n_0\,
      I1 => \addr_b[3]_INST_0_i_3_n_0\,
      I2 => \addr_b[3]_INST_0_i_4_n_0\,
      O => \addr_b[5]_INST_0_i_3_n_0\
    );
\addr_b[5]_INST_0_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_29_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_30_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_70_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_30_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_16(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_71_n_0\,
      S(0) => \addr_b[5]_INST_0_i_72_n_0\
    );
\addr_b[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_13(3),
      I1 => request_line_pre_13(4),
      I2 => request_line_pre_13(1),
      I3 => \y_expand_reg_n_0_[5]\,
      I4 => request_line_pre_13(2),
      I5 => request_line_pre_13(0),
      O => \addr_b[5]_INST_0_i_31_n_0\
    );
\addr_b[5]_INST_0_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_32_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_32_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_32_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_32_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_73_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_74_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_75_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_13(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_76_n_0\,
      S(2) => \addr_b[5]_INST_0_i_77_n_0\,
      S(1) => \addr_b[5]_INST_0_i_78_n_0\,
      S(0) => \addr_b[5]_INST_0_i_79_n_0\
    );
\addr_b[5]_INST_0_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_32_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_33_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_80_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_33_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_13(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_81_n_0\,
      S(0) => \addr_b[5]_INST_0_i_82_n_0\
    );
\addr_b[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_10(3),
      I1 => request_line_pre_10(4),
      I2 => request_line_pre_10(1),
      I3 => \y_expand_reg_n_0_[4]\,
      I4 => request_line_pre_10(2),
      I5 => request_line_pre_10(0),
      O => \addr_b[5]_INST_0_i_34_n_0\
    );
\addr_b[5]_INST_0_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_35_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_35_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_35_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_35_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_83_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_84_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_85_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_10(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_86_n_0\,
      S(2) => \addr_b[5]_INST_0_i_87_n_0\,
      S(1) => \addr_b[5]_INST_0_i_88_n_0\,
      S(0) => \addr_b[5]_INST_0_i_89_n_0\
    );
\addr_b[5]_INST_0_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_35_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_36_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_90_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_36_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_10(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_91_n_0\,
      S(0) => \addr_b[5]_INST_0_i_92_n_0\
    );
\addr_b[5]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_50_n_0\,
      I1 => request_line_pre_1(2),
      I2 => request_line_pre_1(4),
      I3 => \y_expand_reg_n_0_[1]\,
      I4 => request_line_pre_1(3),
      I5 => request_line_pre_1(5),
      O => sprite_1_offset(5)
    );
\addr_b[5]_INST_0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_47_n_0\,
      I1 => request_line_pre(2),
      I2 => request_line_pre(4),
      I3 => \y_expand_reg_n_0_[0]\,
      I4 => request_line_pre(3),
      I5 => request_line_pre(5),
      O => sprite_0_offset(5)
    );
\addr_b[5]_INST_0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_44_n_0\,
      I1 => request_line_pre_7(2),
      I2 => request_line_pre_7(4),
      I3 => \y_expand_reg_n_0_[3]\,
      I4 => request_line_pre_7(3),
      I5 => request_line_pre_7(5),
      O => sprite_3_offset(5)
    );
\addr_b[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \addr_b[5]_INST_0_i_8_n_0\,
      I1 => \addr_b[5]_INST_0_i_9_n_0\,
      O => \addr_b[5]_INST_0_i_4_n_0\,
      S => \addr_b[2]_INST_0_i_2_n_0\
    );
\addr_b[5]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5710F8EF08EA571"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_41_n_0\,
      I1 => request_line_pre_4(2),
      I2 => request_line_pre_4(4),
      I3 => \y_expand_reg_n_0_[2]\,
      I4 => request_line_pre_4(3),
      I5 => request_line_pre_4(5),
      O => sprite_2_offset(5)
    );
\addr_b[5]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_4(3),
      I1 => request_line_pre_4(4),
      I2 => request_line_pre_4(1),
      I3 => \y_expand_reg_n_0_[2]\,
      I4 => request_line_pre_4(2),
      I5 => request_line_pre_4(0),
      O => \addr_b[5]_INST_0_i_41_n_0\
    );
\addr_b[5]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_43_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_42_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_93_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_42_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_4(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_94_n_0\,
      S(0) => \addr_b[5]_INST_0_i_95_n_0\
    );
\addr_b[5]_INST_0_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_43_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_43_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_43_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_43_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_96_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_97_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_98_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_4(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_99_n_0\,
      S(2) => \addr_b[5]_INST_0_i_100_n_0\,
      S(1) => \addr_b[5]_INST_0_i_101_n_0\,
      S(0) => \addr_b[5]_INST_0_i_102_n_0\
    );
\addr_b[5]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_7(3),
      I1 => request_line_pre_7(4),
      I2 => request_line_pre_7(1),
      I3 => \y_expand_reg_n_0_[3]\,
      I4 => request_line_pre_7(2),
      I5 => request_line_pre_7(0),
      O => \addr_b[5]_INST_0_i_44_n_0\
    );
\addr_b[5]_INST_0_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_46_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_45_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_103_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_45_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_7(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_104_n_0\,
      S(0) => \addr_b[5]_INST_0_i_105_n_0\
    );
\addr_b[5]_INST_0_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_46_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_46_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_46_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_46_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_106_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_107_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_108_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_7(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_109_n_0\,
      S(2) => \addr_b[5]_INST_0_i_110_n_0\,
      S(1) => \addr_b[5]_INST_0_i_111_n_0\,
      S(0) => \addr_b[5]_INST_0_i_112_n_0\
    );
\addr_b[5]_INST_0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre(3),
      I1 => request_line_pre(4),
      I2 => request_line_pre(1),
      I3 => \y_expand_reg_n_0_[0]\,
      I4 => request_line_pre(2),
      I5 => request_line_pre(0),
      O => \addr_b[5]_INST_0_i_47_n_0\
    );
\addr_b[5]_INST_0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_49_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_48_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_113_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_48_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_114_n_0\,
      S(0) => \addr_b[5]_INST_0_i_115_n_0\
    );
\addr_b[5]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_49_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_49_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_49_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_49_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_116_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_117_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_118_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_119_n_0\,
      S(2) => \addr_b[5]_INST_0_i_120_n_0\,
      S(1) => \addr_b[5]_INST_0_i_121_n_0\,
      S(0) => \addr_b[5]_INST_0_i_122_n_0\
    );
\addr_b[5]_INST_0_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => sprite_7_offset(5),
      I1 => sprite_6_offset(5),
      O => \addr_b[5]_INST_0_i_5_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[5]_INST_0_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"735011F573501155"
    )
        port map (
      I0 => request_line_pre_1(3),
      I1 => request_line_pre_1(4),
      I2 => request_line_pre_1(1),
      I3 => \y_expand_reg_n_0_[1]\,
      I4 => request_line_pre_1(2),
      I5 => request_line_pre_1(0),
      O => \addr_b[5]_INST_0_i_50_n_0\
    );
\addr_b[5]_INST_0_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_b[5]_INST_0_i_52_n_0\,
      CO(3 downto 1) => \NLW_addr_b[5]_INST_0_i_51_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addr_b[5]_INST_0_i_51_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \addr_b[5]_INST_0_i_123_n_0\,
      O(3 downto 2) => \NLW_addr_b[5]_INST_0_i_51_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => request_line_pre_1(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \addr_b[5]_INST_0_i_124_n_0\,
      S(0) => \addr_b[5]_INST_0_i_125_n_0\
    );
\addr_b[5]_INST_0_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[5]_INST_0_i_52_n_0\,
      CO(2) => \addr_b[5]_INST_0_i_52_n_1\,
      CO(1) => \addr_b[5]_INST_0_i_52_n_2\,
      CO(0) => \addr_b[5]_INST_0_i_52_n_3\,
      CYINIT => '1',
      DI(3) => \addr_b[5]_INST_0_i_126_n_0\,
      DI(2) => \addr_b[5]_INST_0_i_127_n_0\,
      DI(1) => \addr_b[5]_INST_0_i_128_n_0\,
      DI(0) => y_pos_reg(0),
      O(3 downto 0) => request_line_pre_1(3 downto 0),
      S(3) => \addr_b[5]_INST_0_i_129_n_0\,
      S(2) => \addr_b[5]_INST_0_i_130_n_0\,
      S(1) => \addr_b[5]_INST_0_i_131_n_0\,
      S(0) => \addr_b[5]_INST_0_i_132_n_0\
    );
\addr_b[5]_INST_0_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_53_n_0\
    );
\addr_b[5]_INST_0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_54_n_0\
    );
\addr_b[5]_INST_0_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_55_n_0\
    );
\addr_b[5]_INST_0_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_7_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_56_n_0\
    );
\addr_b[5]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_7_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_57_n_0\
    );
\addr_b[5]_INST_0_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_7_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_58_n_0\
    );
\addr_b[5]_INST_0_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_7_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_59_n_0\
    );
\addr_b[5]_INST_0_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => sprite_5_offset(5),
      I1 => sprite_4_offset(5),
      O => \addr_b[5]_INST_0_i_6_n_0\,
      S => \x_pos_reg__0\(4)
    );
\addr_b[5]_INST_0_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_60_n_0\
    );
\addr_b[5]_INST_0_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_7_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_61_n_0\
    );
\addr_b[5]_INST_0_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_7_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_62_n_0\
    );
\addr_b[5]_INST_0_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_63_n_0\
    );
\addr_b[5]_INST_0_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_64_n_0\
    );
\addr_b[5]_INST_0_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_65_n_0\
    );
\addr_b[5]_INST_0_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_6_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_66_n_0\
    );
\addr_b[5]_INST_0_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_6_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_67_n_0\
    );
\addr_b[5]_INST_0_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_6_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_68_n_0\
    );
\addr_b[5]_INST_0_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_6_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_69_n_0\
    );
\addr_b[5]_INST_0_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \addr_b[5]_INST_0_i_15_n_0\,
      I1 => \addr_b[5]_INST_0_i_16_n_0\,
      O => \addr_b[5]_INST_0_i_7_n_0\,
      S => \addr_b[5]_INST_0_i_14_n_0\
    );
\addr_b[5]_INST_0_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_70_n_0\
    );
\addr_b[5]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_6_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_71_n_0\
    );
\addr_b[5]_INST_0_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_6_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_72_n_0\
    );
\addr_b[5]_INST_0_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_73_n_0\
    );
\addr_b[5]_INST_0_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_74_n_0\
    );
\addr_b[5]_INST_0_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_75_n_0\
    );
\addr_b[5]_INST_0_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_5_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_76_n_0\
    );
\addr_b[5]_INST_0_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_5_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_77_n_0\
    );
\addr_b[5]_INST_0_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_5_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_78_n_0\
    );
\addr_b[5]_INST_0_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_5_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_79_n_0\
    );
\addr_b[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_17_n_0\,
      I1 => \addr_b[5]_INST_0_i_18_n_0\,
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => \addr_b[5]_INST_0_i_19_n_0\,
      I5 => \addr_b[5]_INST_0_i_20_n_0\,
      O => \addr_b[5]_INST_0_i_8_n_0\
    );
\addr_b[5]_INST_0_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_80_n_0\
    );
\addr_b[5]_INST_0_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_5_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_81_n_0\
    );
\addr_b[5]_INST_0_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_5_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_82_n_0\
    );
\addr_b[5]_INST_0_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_83_n_0\
    );
\addr_b[5]_INST_0_i_84\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_84_n_0\
    );
\addr_b[5]_INST_0_i_85\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_85_n_0\
    );
\addr_b[5]_INST_0_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_4_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_86_n_0\
    );
\addr_b[5]_INST_0_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => \sprite_4_ypos_reg_n_0_[2]\,
      O => \addr_b[5]_INST_0_i_87_n_0\
    );
\addr_b[5]_INST_0_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => \sprite_4_ypos_reg_n_0_[1]\,
      O => \addr_b[5]_INST_0_i_88_n_0\
    );
\addr_b[5]_INST_0_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => \sprite_4_ypos_reg_n_0_[0]\,
      O => \addr_b[5]_INST_0_i_89_n_0\
    );
\addr_b[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAF0CAFFCA00CA0"
    )
        port map (
      I0 => \addr_b[5]_INST_0_i_21_n_0\,
      I1 => \addr_b[5]_INST_0_i_22_n_0\,
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => \addr_b[5]_INST_0_i_23_n_0\,
      I5 => \addr_b[5]_INST_0_i_24_n_0\,
      O => \addr_b[5]_INST_0_i_9_n_0\
    );
\addr_b[5]_INST_0_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_90_n_0\
    );
\addr_b[5]_INST_0_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_4_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_91_n_0\
    );
\addr_b[5]_INST_0_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_4_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_92_n_0\
    );
\addr_b[5]_INST_0_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(4),
      O => \addr_b[5]_INST_0_i_93_n_0\
    );
\addr_b[5]_INST_0_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(5),
      I4 => \sprite_2_ypos_reg_n_0_[5]\,
      O => \addr_b[5]_INST_0_i_94_n_0\
    );
\addr_b[5]_INST_0_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(2),
      I3 => \sprite_2_ypos_reg_n_0_[4]\,
      O => \addr_b[5]_INST_0_i_95_n_0\
    );
\addr_b[5]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(3),
      O => \addr_b[5]_INST_0_i_96_n_0\
    );
\addr_b[5]_INST_0_i_97\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(2),
      O => \addr_b[5]_INST_0_i_97_n_0\
    );
\addr_b[5]_INST_0_i_98\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_pos_reg(1),
      O => \addr_b[5]_INST_0_i_98_n_0\
    );
\addr_b[5]_INST_0_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => \sprite_2_ypos_reg_n_0_[3]\,
      O => \addr_b[5]_INST_0_i_99_n_0\
    );
\addr_b[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => \addr_b[6]_INST_0_i_1_n_0\,
      I1 => \addr_b[13]_INST_0_i_1_n_0\,
      I2 => \addr_b[9]_INST_0_i_2_n_0\,
      I3 => screen_mem_pos_reg(6),
      I4 => \addr_b[6]_INST_0_i_2_n_0\,
      I5 => sprite_data_location(0),
      O => p_2_in(6)
    );
\addr_b[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => char_line_pointer_reg(3),
      I1 => char_pointer_in_line_reg(3),
      I2 => \screen_control_1_reg_n_0_[5]\,
      I3 => char_buffer_out(3),
      O => \addr_b[6]_INST_0_i_1_n_0\
    );
\addr_b[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FD000000"
    )
        port map (
      I0 => \addr_b[6]_INST_0_i_3_n_0\,
      I1 => x_pos_reg(0),
      I2 => x_pos_reg(1),
      I3 => \x_pos_reg__0\(8),
      I4 => \addr_b[6]_INST_0_i_4_n_0\,
      I5 => \x_pos_reg__0\(7),
      O => \addr_b[6]_INST_0_i_2_n_0\
    );
\addr_b[6]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_pos_reg(2),
      I1 => x_pos_reg(3),
      O => \addr_b[6]_INST_0_i_3_n_0\
    );
\addr_b[6]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \x_pos_reg__0\(5),
      I1 => \x_pos_reg__0\(4),
      I2 => \x_pos_reg__0\(6),
      O => \addr_b[6]_INST_0_i_4_n_0\
    );
\addr_b[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => bit_data_pointer0(4),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(4),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[9]_INST_0_i_2_n_0\,
      I5 => \addr_b[7]_INST_0_i_1_n_0\,
      O => p_2_in(7)
    );
\addr_b[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sprite_data_location(1),
      I1 => \addr_b[6]_INST_0_i_2_n_0\,
      I2 => screen_mem_pos_reg(7),
      O => \addr_b[7]_INST_0_i_1_n_0\
    );
\addr_b[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => bit_data_pointer0(5),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(5),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[9]_INST_0_i_2_n_0\,
      I5 => \addr_b[8]_INST_0_i_1_n_0\,
      O => p_2_in(8)
    );
\addr_b[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sprite_data_location(2),
      I1 => \addr_b[6]_INST_0_i_2_n_0\,
      I2 => screen_mem_pos_reg(8),
      O => \addr_b[8]_INST_0_i_1_n_0\
    );
\addr_b[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => bit_data_pointer0(6),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out(6),
      I3 => \addr_b[13]_INST_0_i_1_n_0\,
      I4 => \addr_b[9]_INST_0_i_2_n_0\,
      I5 => \addr_b[9]_INST_0_i_3_n_0\,
      O => p_2_in(9)
    );
\addr_b[9]_INST_0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \addr_b[9]_INST_0_i_1_n_0\,
      CO(2) => \addr_b[9]_INST_0_i_1_n_1\,
      CO(1) => \addr_b[9]_INST_0_i_1_n_2\,
      CO(0) => \addr_b[9]_INST_0_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => char_line_pointer_reg(5 downto 3),
      O(3 downto 1) => bit_data_pointer0(6 downto 4),
      O(0) => \NLW_addr_b[9]_INST_0_i_1_O_UNCONNECTED\(0),
      S(3) => char_line_pointer_reg(6),
      S(2) => \addr_b[9]_INST_0_i_4_n_0\,
      S(1) => \addr_b[9]_INST_0_i_5_n_0\,
      S(0) => bit_data_pointer0(3)
    );
\addr_b[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002A"
    )
        port map (
      I0 => \addr_b[6]_INST_0_i_2_n_0\,
      I1 => x_pos_reg(0),
      I2 => x_pos_reg(1),
      I3 => x_pos_reg(2),
      I4 => x_pos_reg(3),
      O => \addr_b[9]_INST_0_i_2_n_0\
    );
\addr_b[9]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sprite_data_location(3),
      I1 => \addr_b[6]_INST_0_i_2_n_0\,
      I2 => screen_mem_pos_reg(9),
      O => \addr_b[9]_INST_0_i_3_n_0\
    );
\addr_b[9]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_line_pointer_reg(5),
      I1 => char_pointer_in_line_reg(5),
      O => \addr_b[9]_INST_0_i_4_n_0\
    );
\addr_b[9]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_line_pointer_reg(4),
      I1 => char_pointer_in_line_reg(4),
      O => \addr_b[9]_INST_0_i_5_n_0\
    );
\addr_b[9]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_line_pointer_reg(3),
      I1 => char_pointer_in_line_reg(3),
      O => bit_data_pointer0(3)
    );
audio_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001F0000"
    )
        port map (
      I0 => reset_counter_reg(2),
      I1 => reset_counter_reg(3),
      I2 => reset_counter_reg(4),
      I3 => audio_out_i_2_n_0,
      I4 => audio_out_i_3_n_0,
      I5 => audio_out_i_4_n_0,
      O => \^c64_reset\
    );
audio_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reset_counter_reg(5),
      I1 => reset_counter_reg(15),
      I2 => reset_counter_reg(24),
      I3 => reset_counter_reg(13),
      O => audio_out_i_2_n_0
    );
audio_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => reset_counter_reg(9),
      I1 => reset_counter_reg(21),
      I2 => reset_counter_reg(22),
      I3 => reset_counter_reg(16),
      I4 => audio_out_i_5_n_0,
      O => audio_out_i_3_n_0
    );
audio_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => audio_out_i_6_n_0,
      I1 => audio_out_i_7_n_0,
      I2 => reset_counter_reg(11),
      I3 => reset_counter_reg(10),
      I4 => reset_counter_reg(17),
      I5 => reset_counter_reg(8),
      O => audio_out_i_4_n_0
    );
audio_out_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => reset_counter_reg(12),
      I1 => reset_counter_reg(14),
      I2 => reset_counter_reg(23),
      I3 => reset_counter_reg(18),
      O => audio_out_i_5_n_0
    );
audio_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => reset_counter_reg(3),
      I1 => reset_counter_reg(2),
      I2 => reset_counter_reg(0),
      I3 => reset_counter_reg(1),
      I4 => reset_counter_reg(4),
      O => audio_out_i_6_n_0
    );
audio_out_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => reset_counter_reg(6),
      I1 => reset_counter_reg(7),
      I2 => reset_counter_reg(19),
      I3 => reset_counter_reg(20),
      O => audio_out_i_7_n_0
    );
\background_color_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \background_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \background_color_reg_n_0_[0]\,
      R => '0'
    );
\background_color_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \background_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \background_color_reg_n_0_[1]\,
      R => '0'
    );
\background_color_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \background_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \background_color_reg_n_0_[2]\,
      R => '0'
    );
\background_color_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \background_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \background_color_reg_n_0_[3]\,
      R => '0'
    );
blank_signal_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAABA"
    )
        port map (
      I0 => blank_signal_INST_0_i_1_n_0,
      I1 => y_pos_reg(8),
      I2 => blank_signal_INST_0_i_2_n_0,
      I3 => y_pos_reg(5),
      I4 => y_pos_reg(4),
      I5 => \^frame_sync\,
      O => \^blank_signal\
    );
blank_signal_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFC000000000000"
    )
        port map (
      I0 => \addr_b[6]_INST_0_i_3_n_0\,
      I1 => \x_pos_reg__0\(6),
      I2 => \x_pos_reg__0\(5),
      I3 => \x_pos_reg__0\(4),
      I4 => \x_pos_reg__0\(7),
      I5 => \x_pos_reg__0\(8),
      O => blank_signal_INST_0_i_1_n_0
    );
blank_signal_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_reg(6),
      I1 => y_pos_reg(7),
      O => blank_signal_INST_0_i_2_n_0
    );
blank_signal_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888000AAAAAAAA"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => y_pos_reg(5),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(2),
      I4 => y_pos_reg(4),
      I5 => blank_signal_INST_0_i_2_n_0,
      O => \^frame_sync\
    );
\border_color_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \border_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \border_color_reg_n_0_[0]\,
      R => '0'
    );
\border_color_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \border_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \border_color_reg_n_0_[1]\,
      R => '0'
    );
\border_color_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \border_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \border_color_reg_n_0_[2]\,
      R => '0'
    );
\border_color_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \border_color_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \border_color_reg_n_0_[3]\,
      R => '0'
    );
\c_data_debug[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \IRHOLD_reg[1]\,
      I1 => vic_reg_data_out(1),
      I2 => \IRHOLD_reg[1]_0\,
      I3 => \IRHOLD_reg[1]_1\(0),
      I4 => \out\(0),
      I5 => \IRHOLD_reg[1]_2\,
      O => \data_out_reg_reg[1]_0\
    );
\char_buf_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => char_buf_pos_reg(0),
      O => \p_0_in__3\(0)
    );
\char_buf_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_buf_pos_reg(0),
      I1 => char_buf_pos_reg(1),
      O => \p_0_in__3\(1)
    );
\char_buf_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => char_buf_pos_reg(2),
      I1 => char_buf_pos_reg(1),
      I2 => char_buf_pos_reg(0),
      O => \p_0_in__3\(2)
    );
\char_buf_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => char_buf_pos_reg(3),
      I1 => char_buf_pos_reg(0),
      I2 => char_buf_pos_reg(1),
      I3 => char_buf_pos_reg(2),
      O => \p_0_in__3\(3)
    );
\char_buf_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => char_buf_pos_reg(4),
      I1 => char_buf_pos_reg(2),
      I2 => char_buf_pos_reg(1),
      I3 => char_buf_pos_reg(0),
      I4 => char_buf_pos_reg(3),
      O => \p_0_in__3\(4)
    );
\char_buf_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \char_line_pointer[9]_i_1_n_0\,
      I1 => \char_buf_pos[5]_i_4_n_0\,
      I2 => char_buf_pos_reg(3),
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => char_buf_pos0,
      O => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \char_buf_pos[5]_i_5_n_0\,
      I1 => color_ram_reg(2),
      I2 => color_ram_reg(1),
      I3 => color_ram_reg(0),
      O => char_buf_pos0
    );
\char_buf_pos[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => char_buf_pos_reg(5),
      I1 => char_buf_pos_reg(3),
      I2 => char_buf_pos_reg(0),
      I3 => char_buf_pos_reg(1),
      I4 => char_buf_pos_reg(2),
      I5 => char_buf_pos_reg(4),
      O => \p_0_in__3\(5)
    );
\char_buf_pos[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => char_buf_pos_reg(2),
      I1 => char_buf_pos_reg(1),
      I2 => char_buf_pos_reg(0),
      O => \char_buf_pos[5]_i_4_n_0\
    );
\char_buf_pos[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFE00FFFFF0"
    )
        port map (
      I0 => cycle_in_line_reg(2),
      I1 => cycle_in_line_reg(1),
      I2 => cycle_in_line_reg(4),
      I3 => cycle_in_line_reg(5),
      I4 => cycle_in_line_reg(6),
      I5 => cycle_in_line_reg(3),
      O => \char_buf_pos[5]_i_5_n_0\
    );
\char_buf_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(0),
      Q => char_buf_pos_reg(0),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(1),
      Q => char_buf_pos_reg(1),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(2),
      Q => char_buf_pos_reg(2),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(3),
      Q => char_buf_pos_reg(3),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(4),
      Q => char_buf_pos_reg(4),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buf_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_buf_pos0,
      D => \p_0_in__3\(5),
      Q => char_buf_pos_reg(5),
      R => \char_buf_pos[5]_i_1_n_0\
    );
\char_buffer_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(0),
      I1 => WE_char_buf,
      I2 => char_buffer_reg_0_15_0_0_n_0,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => char_buffer_reg_0_31_0_0_n_0,
      O => \char_buffer_out[0]_i_1_n_0\
    );
\char_buffer_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data_in(2),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__9_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__9_n_0\,
      O => \char_buffer_out[10]_i_1_n_0\
    );
\char_buffer_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data_in(3),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__10_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__10_n_0\,
      O => \char_buffer_out[11]_i_1_n_0\
    );
\char_buffer_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \char_line_pointer[9]_i_1_n_0\,
      I1 => color_ram_reg(2),
      I2 => \char_buffer_out[11]_i_3_n_0\,
      I3 => \cycle_in_line[6]_i_3_n_0\,
      I4 => \char_buffer_out[11]_i_4_n_0\,
      I5 => \x_pos[8]_i_3_n_0\,
      O => WE_char_buf
    );
\char_buffer_out[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => color_ram_reg(0),
      I1 => color_ram_reg(1),
      O => \char_buffer_out[11]_i_3_n_0\
    );
\char_buffer_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => cycle_in_line_reg(6),
      I1 => cycle_in_line_reg(3),
      I2 => cycle_in_line_reg(4),
      I3 => \char_line_num_reg_n_0_[0]\,
      I4 => \char_line_num_reg_n_0_[1]\,
      I5 => \char_line_num_reg_n_0_[2]\,
      O => \char_buffer_out[11]_i_4_n_0\
    );
\char_buffer_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(1),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__0_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__0_n_0\,
      O => \char_buffer_out[1]_i_1_n_0\
    );
\char_buffer_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__1_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__1_n_0\,
      O => \char_buffer_out[2]_i_1_n_0\
    );
\char_buffer_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__2_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__2_n_0\,
      O => \char_buffer_out[3]_i_1_n_0\
    );
\char_buffer_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__3_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__3_n_0\,
      O => \char_buffer_out[4]_i_1_n_0\
    );
\char_buffer_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__4_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__4_n_0\,
      O => \char_buffer_out[5]_i_1_n_0\
    );
\char_buffer_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__5_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__5_n_0\,
      O => \char_buffer_out[6]_i_1_n_0\
    );
\char_buffer_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__6_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__6_n_0\,
      O => \char_buffer_out[7]_i_1_n_0\
    );
\char_buffer_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data_in(0),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__7_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__7_n_0\,
      O => \char_buffer_out[8]_i_1_n_0\
    );
\char_buffer_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data_in(1),
      I1 => WE_char_buf,
      I2 => \char_buffer_reg_0_15_0_0__8_n_0\,
      I3 => char_buf_pos_reg(4),
      I4 => char_buf_pos_reg(5),
      I5 => \char_buffer_reg_0_31_0_0__8_n_0\,
      O => \char_buffer_out[9]_i_1_n_0\
    );
\char_buffer_out_delayed[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => color_ram_reg(0),
      I1 => color_ram_reg(1),
      I2 => color_ram_reg(2),
      O => \char_buffer_out_delayed[11]_i_1_n_0\
    );
\char_buffer_out_delayed_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(0),
      Q => char_buffer_out_delayed(0),
      R => '0'
    );
\char_buffer_out_delayed_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(10),
      Q => char_buffer_out_delayed(10),
      R => '0'
    );
\char_buffer_out_delayed_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(11),
      Q => char_buffer_out_delayed(11),
      R => '0'
    );
\char_buffer_out_delayed_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(1),
      Q => char_buffer_out_delayed(1),
      R => '0'
    );
\char_buffer_out_delayed_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(2),
      Q => char_buffer_out_delayed(2),
      R => '0'
    );
\char_buffer_out_delayed_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(3),
      Q => char_buffer_out_delayed(3),
      R => '0'
    );
\char_buffer_out_delayed_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(4),
      Q => char_buffer_out_delayed(4),
      R => '0'
    );
\char_buffer_out_delayed_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(5),
      Q => char_buffer_out_delayed(5),
      R => '0'
    );
\char_buffer_out_delayed_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(6),
      Q => char_buffer_out_delayed(6),
      R => '0'
    );
\char_buffer_out_delayed_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(7),
      Q => char_buffer_out_delayed(7),
      R => '0'
    );
\char_buffer_out_delayed_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(8),
      Q => char_buffer_out_delayed(8),
      R => '0'
    );
\char_buffer_out_delayed_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_buffer_out_delayed[11]_i_1_n_0\,
      D => char_capture(9),
      Q => char_buffer_out_delayed(9),
      R => '0'
    );
\char_buffer_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[0]_i_1_n_0\,
      Q => char_buffer_out(0),
      R => '0'
    );
\char_buffer_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[10]_i_1_n_0\,
      Q => char_buffer_out(10),
      R => '0'
    );
\char_buffer_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[11]_i_1_n_0\,
      Q => char_buffer_out(11),
      R => '0'
    );
\char_buffer_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[1]_i_1_n_0\,
      Q => char_buffer_out(1),
      R => '0'
    );
\char_buffer_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[2]_i_1_n_0\,
      Q => char_buffer_out(2),
      R => '0'
    );
\char_buffer_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[3]_i_1_n_0\,
      Q => char_buffer_out(3),
      R => '0'
    );
\char_buffer_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[4]_i_1_n_0\,
      Q => char_buffer_out(4),
      R => '0'
    );
\char_buffer_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[5]_i_1_n_0\,
      Q => char_buffer_out(5),
      R => '0'
    );
\char_buffer_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[6]_i_1_n_0\,
      Q => char_buffer_out(6),
      R => '0'
    );
\char_buffer_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[7]_i_1_n_0\,
      Q => char_buffer_out(7),
      R => '0'
    );
\char_buffer_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[8]_i_1_n_0\,
      Q => char_buffer_out(8),
      R => '0'
    );
\char_buffer_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \char_buffer_out[9]_i_1_n_0\,
      Q => char_buffer_out(9),
      R => '0'
    );
char_buffer_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(0),
      O => char_buffer_reg_0_15_0_0_n_0,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(1),
      O => \char_buffer_reg_0_15_0_0__0_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(2),
      O => \char_buffer_reg_0_15_0_0__1_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => data_in(3),
      O => \char_buffer_reg_0_15_0_0__10_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(3),
      O => \char_buffer_reg_0_15_0_0__2_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(4),
      O => \char_buffer_reg_0_15_0_0__3_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(5),
      O => \char_buffer_reg_0_15_0_0__4_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(6),
      O => \char_buffer_reg_0_15_0_0__5_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => p_0_out(7),
      O => \char_buffer_reg_0_15_0_0__6_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => data_in(0),
      O => \char_buffer_reg_0_15_0_0__7_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => data_in(1),
      O => \char_buffer_reg_0_15_0_0__8_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
\char_buffer_reg_0_15_0_0__9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => '0',
      D => data_in(2),
      O => \char_buffer_reg_0_15_0_0__9_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_15_0_0_i_1_n_0
    );
char_buffer_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => char_buf_pos_reg(4),
      I1 => char_buf_pos_reg(5),
      I2 => WE_char_buf,
      O => char_buffer_reg_0_15_0_0_i_1_n_0
    );
char_buffer_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(0),
      O => char_buffer_reg_0_31_0_0_n_0,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(1),
      O => \char_buffer_reg_0_31_0_0__0_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(2),
      O => \char_buffer_reg_0_31_0_0__1_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__10\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => data_in(3),
      O => \char_buffer_reg_0_31_0_0__10_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(3),
      O => \char_buffer_reg_0_31_0_0__2_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(4),
      O => \char_buffer_reg_0_31_0_0__3_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(5),
      O => \char_buffer_reg_0_31_0_0__4_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(6),
      O => \char_buffer_reg_0_31_0_0__5_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => p_0_out(7),
      O => \char_buffer_reg_0_31_0_0__6_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__7\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => data_in(0),
      O => \char_buffer_reg_0_31_0_0__7_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__8\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => data_in(1),
      O => \char_buffer_reg_0_31_0_0__8_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_buffer_reg_0_31_0_0__9\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => char_buf_pos_reg(0),
      A1 => char_buf_pos_reg(1),
      A2 => char_buf_pos_reg(2),
      A3 => char_buf_pos_reg(3),
      A4 => char_buf_pos_reg(4),
      D => data_in(2),
      O => \char_buffer_reg_0_31_0_0__9_n_0\,
      WCLK => clk,
      WE => char_buffer_reg_0_31_0_0_i_1_n_0
    );
char_buffer_reg_0_31_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => WE_char_buf,
      I1 => char_buf_pos_reg(5),
      O => char_buffer_reg_0_31_0_0_i_1_n_0
    );
\char_capture[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => color_ram_reg(2),
      I1 => color_ram_reg(1),
      I2 => color_ram_reg(0),
      O => \char_capture[11]_i_1_n_0\
    );
\char_capture_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(0),
      Q => char_capture(0),
      R => '0'
    );
\char_capture_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(10),
      Q => char_capture(10),
      R => '0'
    );
\char_capture_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(11),
      Q => char_capture(11),
      R => '0'
    );
\char_capture_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(1),
      Q => char_capture(1),
      R => '0'
    );
\char_capture_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(2),
      Q => char_capture(2),
      R => '0'
    );
\char_capture_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(3),
      Q => char_capture(3),
      R => '0'
    );
\char_capture_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(4),
      Q => char_capture(4),
      R => '0'
    );
\char_capture_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(5),
      Q => char_capture(5),
      R => '0'
    );
\char_capture_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(6),
      Q => char_capture(6),
      R => '0'
    );
\char_capture_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(7),
      Q => char_capture(7),
      R => '0'
    );
\char_capture_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(8),
      Q => char_capture(8),
      R => '0'
    );
\char_capture_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \char_capture[11]_i_1_n_0\,
      D => char_buffer_out(9),
      Q => char_capture(9),
      R => '0'
    );
\char_line_num[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[0]\,
      I1 => char_line_num,
      I2 => \char_line_pointer[9]_i_1_n_0\,
      O => \char_line_num[0]_i_1_n_0\
    );
\char_line_num[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[1]\,
      I1 => char_line_num,
      I2 => \char_line_num_reg_n_0_[0]\,
      I3 => \char_line_pointer[9]_i_1_n_0\,
      O => \char_line_num[1]_i_1_n_0\
    );
\char_line_num[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \char_line_num_reg_n_0_[2]\,
      I1 => char_line_num,
      I2 => \char_line_num_reg_n_0_[0]\,
      I3 => \char_line_num_reg_n_0_[1]\,
      I4 => \char_line_pointer[9]_i_1_n_0\,
      O => \char_line_num[2]_i_1_n_0\
    );
\char_line_num[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => cycle_in_line_reg(1),
      I1 => cycle_in_line_reg(0),
      I2 => cycle_in_line_reg(2),
      I3 => cycle_in_line_reg(4),
      I4 => cycle_in_line_reg(3),
      I5 => \cycle_in_line[6]_i_3_n_0\,
      O => char_line_num
    );
\char_line_num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \char_line_num[0]_i_1_n_0\,
      Q => \char_line_num_reg_n_0_[0]\,
      R => '0'
    );
\char_line_num_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \char_line_num[1]_i_1_n_0\,
      Q => \char_line_num_reg_n_0_[1]\,
      R => '0'
    );
\char_line_num_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \char_line_num[2]_i_1_n_0\,
      Q => \char_line_num_reg_n_0_[2]\,
      R => '0'
    );
\char_line_pointer[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => char_line_pointer_reg(3),
      O => \p_0_in__6\(3)
    );
\char_line_pointer[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_line_pointer_reg(3),
      I1 => char_line_pointer_reg(4),
      O => \p_0_in__6\(4)
    );
\char_line_pointer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => char_line_pointer_reg(5),
      I1 => char_line_pointer_reg(4),
      I2 => char_line_pointer_reg(3),
      O => \char_line_pointer[5]_i_1_n_0\
    );
\char_line_pointer[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => char_line_pointer_reg(6),
      I1 => char_line_pointer_reg(5),
      I2 => char_line_pointer_reg(4),
      I3 => char_line_pointer_reg(3),
      O => \p_0_in__6\(6)
    );
\char_line_pointer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666AAAA"
    )
        port map (
      I0 => char_line_pointer_reg(7),
      I1 => char_line_pointer_reg(5),
      I2 => char_line_pointer_reg(4),
      I3 => char_line_pointer_reg(3),
      I4 => char_line_pointer_reg(6),
      O => \p_0_in__6\(7)
    );
\char_line_pointer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666AAAAAAAAAAA"
    )
        port map (
      I0 => char_line_pointer_reg(8),
      I1 => char_line_pointer_reg(6),
      I2 => char_line_pointer_reg(3),
      I3 => char_line_pointer_reg(4),
      I4 => char_line_pointer_reg(5),
      I5 => char_line_pointer_reg(7),
      O => \p_0_in__6\(8)
    );
\char_line_pointer[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCFDCCC"
    )
        port map (
      I0 => \y_pos[8]_i_3_n_0\,
      I1 => y_pos_reg(8),
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      I4 => \char_line_pointer[9]_i_4_n_0\,
      O => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \char_line_pointer[9]_i_5_n_0\,
      I1 => \char_line_num_reg_n_0_[0]\,
      I2 => \char_line_num_reg_n_0_[1]\,
      I3 => \char_line_num_reg_n_0_[2]\,
      O => char_line_pointer
    );
\char_line_pointer[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => char_line_pointer_reg(9),
      I1 => char_line_pointer_reg(7),
      I2 => \char_line_pointer[9]_i_6_n_0\,
      I3 => char_line_pointer_reg(8),
      O => \p_0_in__6\(9)
    );
\char_line_pointer[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => y_pos_reg(5),
      I1 => y_pos_reg(4),
      I2 => y_pos_reg(3),
      O => \char_line_pointer[9]_i_4_n_0\
    );
\char_line_pointer[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => char_line_pointer1,
      I1 => char_pointer_in_line_reg(5),
      I2 => char_pointer_in_line_reg(4),
      I3 => char_pointer_in_line_reg(3),
      I4 => \char_pointer_in_line[5]_i_4_n_0\,
      O => \char_line_pointer[9]_i_5_n_0\
    );
\char_line_pointer[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => char_line_pointer_reg(6),
      I1 => char_line_pointer_reg(3),
      I2 => char_line_pointer_reg(4),
      I3 => char_line_pointer_reg(5),
      O => \char_line_pointer[9]_i_6_n_0\
    );
\char_line_pointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(3),
      Q => char_line_pointer_reg(3),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(4),
      Q => char_line_pointer_reg(4),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \char_line_pointer[5]_i_1_n_0\,
      Q => char_line_pointer_reg(5),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(6),
      Q => char_line_pointer_reg(6),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(7),
      Q => char_line_pointer_reg(7),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(8),
      Q => char_line_pointer_reg(8),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_line_pointer_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer,
      D => \p_0_in__6\(9),
      Q => char_line_pointer_reg(9),
      R => \char_line_pointer[9]_i_1_n_0\
    );
\char_pointer_in_line[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => char_pointer_in_line_reg(0),
      O => \p_0_in__4\(0)
    );
\char_pointer_in_line[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => char_pointer_in_line_reg(0),
      I1 => char_pointer_in_line_reg(1),
      O => \p_0_in__4\(1)
    );
\char_pointer_in_line[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => char_pointer_in_line_reg(2),
      I1 => char_pointer_in_line_reg(1),
      I2 => char_pointer_in_line_reg(0),
      O => \p_0_in__4\(2)
    );
\char_pointer_in_line[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => char_pointer_in_line_reg(3),
      I1 => char_pointer_in_line_reg(0),
      I2 => char_pointer_in_line_reg(1),
      I3 => char_pointer_in_line_reg(2),
      O => \p_0_in__4\(3)
    );
\char_pointer_in_line[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => char_pointer_in_line_reg(4),
      I1 => char_pointer_in_line_reg(2),
      I2 => char_pointer_in_line_reg(1),
      I3 => char_pointer_in_line_reg(0),
      I4 => char_pointer_in_line_reg(3),
      O => \p_0_in__4\(4)
    );
\char_pointer_in_line[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \char_line_pointer[9]_i_1_n_0\,
      I1 => \char_pointer_in_line[5]_i_4_n_0\,
      I2 => char_pointer_in_line_reg(3),
      I3 => char_pointer_in_line_reg(4),
      I4 => char_pointer_in_line_reg(5),
      I5 => char_line_pointer1,
      O => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \char_buf_pos[5]_i_5_n_0\,
      I1 => color_ram_reg(0),
      I2 => color_ram_reg(1),
      I3 => color_ram_reg(2),
      O => char_line_pointer1
    );
\char_pointer_in_line[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => char_pointer_in_line_reg(5),
      I1 => char_pointer_in_line_reg(3),
      I2 => char_pointer_in_line_reg(0),
      I3 => char_pointer_in_line_reg(1),
      I4 => char_pointer_in_line_reg(2),
      I5 => char_pointer_in_line_reg(4),
      O => \p_0_in__4\(5)
    );
\char_pointer_in_line[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => char_pointer_in_line_reg(2),
      I1 => char_pointer_in_line_reg(1),
      I2 => char_pointer_in_line_reg(0),
      O => \char_pointer_in_line[5]_i_4_n_0\
    );
\char_pointer_in_line_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(0),
      Q => char_pointer_in_line_reg(0),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(1),
      Q => char_pointer_in_line_reg(1),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(2),
      Q => char_pointer_in_line_reg(2),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(3),
      Q => char_pointer_in_line_reg(3),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(4),
      Q => char_pointer_in_line_reg(4),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\char_pointer_in_line_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => char_line_pointer1,
      D => \p_0_in__4\(5),
      Q => char_pointer_in_line_reg(5),
      R => \char_pointer_in_line[5]_i_1_n_0\
    );
\cond_code[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^raster_int\,
      I1 => \int_enabled_reg_n_0_[0]\,
      I2 => irq,
      I3 => \cond_code_reg[1]\(0),
      O => PC_temp1
    );
\cpu_data_debug[4]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => irq,
      I1 => \int_enabled_reg_n_0_[0]\,
      I2 => \^raster_int\,
      O => IRQ0
    );
\cycle_in_line[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cycle_in_line_reg(0),
      O => \p_0_in__0\(0)
    );
\cycle_in_line[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cycle_in_line_reg(0),
      I1 => cycle_in_line_reg(1),
      O => \p_0_in__0\(1)
    );
\cycle_in_line[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => cycle_in_line_reg(2),
      I1 => cycle_in_line_reg(1),
      I2 => cycle_in_line_reg(0),
      O => \p_0_in__0\(2)
    );
\cycle_in_line[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cycle_in_line_reg(3),
      I1 => cycle_in_line_reg(2),
      I2 => cycle_in_line_reg(0),
      I3 => cycle_in_line_reg(1),
      O => \p_0_in__0\(3)
    );
\cycle_in_line[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cycle_in_line_reg(4),
      I1 => cycle_in_line_reg(1),
      I2 => cycle_in_line_reg(0),
      I3 => cycle_in_line_reg(2),
      I4 => cycle_in_line_reg(3),
      O => \p_0_in__0\(4)
    );
\cycle_in_line[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cycle_in_line_reg(5),
      I1 => cycle_in_line_reg(1),
      I2 => cycle_in_line_reg(0),
      I3 => cycle_in_line_reg(2),
      I4 => cycle_in_line_reg(3),
      I5 => cycle_in_line_reg(4),
      O => \p_0_in__0\(5)
    );
\cycle_in_line[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => cycle_in_line_reg(1),
      I1 => cycle_in_line_reg(0),
      I2 => cycle_in_line_reg(2),
      I3 => cycle_in_line_reg(4),
      I4 => cycle_in_line_reg(3),
      I5 => \cycle_in_line[6]_i_3_n_0\,
      O => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cycle_in_line_reg(6),
      I1 => cycle_in_line_reg(4),
      I2 => cycle_in_line_reg(3),
      I3 => \cycle_in_line[6]_i_4_n_0\,
      I4 => cycle_in_line_reg(5),
      O => \p_0_in__0\(6)
    );
\cycle_in_line[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cycle_in_line_reg(5),
      I1 => cycle_in_line_reg(6),
      O => \cycle_in_line[6]_i_3_n_0\
    );
\cycle_in_line[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cycle_in_line_reg(1),
      I1 => cycle_in_line_reg(0),
      I2 => cycle_in_line_reg(2),
      O => \cycle_in_line[6]_i_4_n_0\
    );
\cycle_in_line_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => cycle_in_line_reg(0),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => cycle_in_line_reg(1),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => cycle_in_line_reg(2),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => cycle_in_line_reg(3),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => cycle_in_line_reg(4),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => cycle_in_line_reg(5),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\cycle_in_line_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => '1',
      D => \p_0_in__0\(6),
      Q => cycle_in_line_reg(6),
      R => \cycle_in_line[6]_i_1_n_0\
    );
\data_out_reg[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[0]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_5_reg_n_0_[0]\,
      I3 => \data_out_reg[6]_i_3_0\(0),
      I4 => \sprite_multi_color_0_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_11_n_0\
    );
\data_out_reg[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[0]\,
      I1 => \data_out_reg[6]_i_3_0\(0),
      I2 => \sprite_primary_color_0_reg_n_0_[0]\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_multi_color_1_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_12_n_0\
    );
\data_out_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[0]\,
      I1 => \sprite_4_xpos_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_0_ypos_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(0),
      O => \data_out_reg[0]_i_15_n_0\
    );
\data_out_reg[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[0]\,
      I1 => \sprite_5_xpos_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_1_ypos_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_16_n_0\
    );
\data_out_reg[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[0]\,
      I1 => \sprite_6_xpos_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_2_ypos_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_17_n_0\
    );
\data_out_reg[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[0]\,
      I1 => \sprite_7_xpos_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_3_ypos_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_18_n_0\
    );
\data_out_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg[0]_i_2_n_0\,
      I1 => \data_out_reg_reg[0]_0\(1),
      I2 => \data_out_reg[0]_i_3_n_0\,
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[0]_i_4_n_0\,
      O => data_out_reg(0)
    );
\data_out_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[0]\,
      I1 => \screen_control_2_reg_n_0_[0]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[0]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_2_n_0\
    );
\data_out_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFA0CFCF"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[0]\,
      I1 => \int_enabled_reg_n_0_[0]\,
      I2 => \data_out_reg_reg[6]_1\,
      I3 => \data_out_reg[0]_i_6_n_0\,
      I4 => \data_out_reg_reg[6]_0\,
      I5 => y_pos_reg(0),
      O => \data_out_reg[0]_i_3_n_0\
    );
\data_out_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out_reg[0]_i_7_n_0\,
      I1 => \data_out_reg[0]_i_8_n_0\,
      I2 => \data_out_reg_reg[7]_4\,
      I3 => \data_out_reg_reg[0]_i_9_n_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[0]_i_10_n_0\,
      O => \data_out_reg[0]_i_4_n_0\
    );
\data_out_reg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[0]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_5_n_0\
    );
\data_out_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^raster_int\,
      I1 => \mem_pointers_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => data36(0),
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_msb_x_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_6_n_0\
    );
\data_out_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_2_reg_n_0_[0]\,
      I1 => \sprite_primary_color_1_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \background_color_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \border_color_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_7_n_0\
    );
\data_out_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_4_reg_n_0_[0]\,
      I1 => \sprite_primary_color_3_reg_n_0_[0]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \extra_background_color_2_reg_n_0_[0]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \extra_background_color_1_reg_n_0_[0]\,
      O => \data_out_reg[0]_i_8_n_0\
    );
\data_out_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030301F1F3F301F1"
    )
        port map (
      I0 => \sprite_multi_color_0_reg_n_0_[1]\,
      I1 => \data_out_reg[1]_i_12_n_0\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[1]_i_13_n_0\,
      I4 => \data_out_reg[6]_i_3_0\(0),
      I5 => \sprite_primary_color_7_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_10_n_0\
    );
\data_out_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030505F3F3F505F"
    )
        port map (
      I0 => \data_out_reg[1]_i_14_n_0\,
      I1 => \data_out_reg[1]_i_15_n_0\,
      I2 => \data_out_reg_reg[0]_0\(1),
      I3 => \data_out_reg[1]_i_16_n_0\,
      I4 => \data_out_reg_reg[7]_1\,
      I5 => \data_out_reg[1]_i_17_n_0\,
      O => \data_out_reg[1]_i_11_n_0\
    );
\data_out_reg[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[1]\,
      I1 => \data_out_reg[6]_i_3_0\(0),
      I2 => \data_out_reg_reg[7]_2\,
      I3 => \sprite_primary_color_5_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_12_n_0\
    );
\data_out_reg[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sprite_primary_color_0_reg_n_0_[1]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_multi_color_1_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_13_n_0\
    );
\data_out_reg[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[1]\,
      I1 => \sprite_6_xpos_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_2_ypos_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_14_n_0\
    );
\data_out_reg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[1]\,
      I1 => \sprite_7_xpos_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_3_ypos_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_15_n_0\
    );
\data_out_reg[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[1]\,
      I1 => \sprite_4_xpos_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_0_ypos_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(1),
      O => \data_out_reg[1]_i_16_n_0\
    );
\data_out_reg[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[1]\,
      I1 => \sprite_5_xpos_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_1_ypos_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_17_n_0\
    );
\data_out_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg[1]_i_2_n_0\,
      I1 => \data_out_reg_reg[0]_0\(1),
      I2 => \data_out_reg[1]_i_3_n_0\,
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[1]_i_4_n_0\,
      O => data_out_reg(1)
    );
\data_out_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[1]\,
      I1 => \screen_control_2_reg_n_0_[1]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[1]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_2_n_0\
    );
\data_out_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[1]\,
      I1 => \int_enabled_reg_n_0_[1]\,
      I2 => \data_out_reg_reg[6]_1\,
      I3 => \data_out_reg[1]_i_6_n_0\,
      I4 => \data_out_reg_reg[6]_0\,
      I5 => \data_out_reg[1]_i_7_n_0\,
      O => \data_out_reg[1]_i_3_n_0\
    );
\data_out_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC0F000FFF"
    )
        port map (
      I0 => \data_out_reg[1]_i_8_n_0\,
      I1 => \data_out_reg[1]_i_9_n_0\,
      I2 => \data_out_reg[1]_i_10_n_0\,
      I3 => \data_out_reg_reg[7]_5\,
      I4 => \data_out_reg[1]_i_11_n_0\,
      I5 => \data_out_reg_reg[7]_4\,
      O => \data_out_reg[1]_i_4_n_0\
    );
\data_out_reg[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[1]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_5_n_0\
    );
\data_out_reg[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \mem_pointers_reg_n_0_[1]\,
      I1 => \data_out_reg[6]_i_3_0\(0),
      I2 => data36(1),
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_msb_x_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_6_n_0\
    );
\data_out_reg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_pos_reg(0),
      I1 => y_pos_reg(1),
      O => \data_out_reg[1]_i_7_n_0\
    );
\data_out_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_2_reg_n_0_[1]\,
      I1 => \sprite_primary_color_1_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \background_color_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \border_color_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_8_n_0\
    );
\data_out_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_4_reg_n_0_[1]\,
      I1 => \sprite_primary_color_3_reg_n_0_[1]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \extra_background_color_2_reg_n_0_[1]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \extra_background_color_1_reg_n_0_[1]\,
      O => \data_out_reg[1]_i_9_n_0\
    );
\data_out_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg[2]_i_2__0_n_0\,
      I1 => \data_out_reg_reg[0]_0\(1),
      I2 => \data_out_reg[2]_i_3_n_0\,
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[2]_i_4_n_0\,
      O => data_out_reg(2)
    );
\data_out_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[2]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_5_reg_n_0_[2]\,
      I3 => \data_out_reg[6]_i_3_0\(0),
      I4 => \sprite_multi_color_0_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_12_n_0\
    );
\data_out_reg[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[2]\,
      I1 => \data_out_reg[6]_i_3_0\(0),
      I2 => \sprite_primary_color_0_reg_n_0_[2]\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_multi_color_1_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_13_n_0\
    );
\data_out_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[2]\,
      I1 => \sprite_4_xpos_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_0_ypos_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(2),
      O => \data_out_reg[2]_i_16_n_0\
    );
\data_out_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[2]\,
      I1 => \sprite_5_xpos_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_1_ypos_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_17_n_0\
    );
\data_out_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[2]\,
      I1 => \sprite_6_xpos_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_2_ypos_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_18_n_0\
    );
\data_out_reg[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[2]\,
      I1 => \sprite_7_xpos_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_3_ypos_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_19_n_0\
    );
\data_out_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[2]\,
      I1 => \screen_control_2_reg_n_0_[2]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[2]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_2__0_n_0\
    );
\data_out_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[2]\,
      I1 => \int_enabled_reg_n_0_[2]\,
      I2 => \data_out_reg_reg[6]_1\,
      I3 => \data_out_reg[2]_i_6_n_0\,
      I4 => \data_out_reg_reg[6]_0\,
      I5 => \data_out_reg[2]_i_7_n_0\,
      O => \data_out_reg[2]_i_3_n_0\
    );
\data_out_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out_reg[2]_i_8_n_0\,
      I1 => \data_out_reg[2]_i_9_n_0\,
      I2 => \data_out_reg_reg[7]_4\,
      I3 => \data_out_reg_reg[2]_i_10_n_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[2]_i_11_n_0\,
      O => \data_out_reg[2]_i_4_n_0\
    );
\data_out_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[2]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_5_n_0\
    );
\data_out_reg[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0AFC0C"
    )
        port map (
      I0 => data36(2),
      I1 => \sprite_msb_x_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \mem_pointers_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      O => \data_out_reg[2]_i_6_n_0\
    );
\data_out_reg[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(1),
      I2 => y_pos_reg(0),
      O => \data_out_reg[2]_i_7_n_0\
    );
\data_out_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_2_reg_n_0_[2]\,
      I1 => \sprite_primary_color_1_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \background_color_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \border_color_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_8_n_0\
    );
\data_out_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_4_reg_n_0_[2]\,
      I1 => \sprite_primary_color_3_reg_n_0_[2]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \extra_background_color_2_reg_n_0_[2]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \extra_background_color_1_reg_n_0_[2]\,
      O => \data_out_reg[2]_i_9_n_0\
    );
\data_out_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg[3]_i_2__0_n_0\,
      I1 => \data_out_reg_reg[0]_0\(1),
      I2 => \data_out_reg[3]_i_3_n_0\,
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[3]_i_4_n_0\,
      O => data_out_reg(3)
    );
\data_out_reg[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[3]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_5_reg_n_0_[3]\,
      I3 => \data_out_reg[6]_i_3_0\(0),
      I4 => \sprite_multi_color_0_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_11_n_0\
    );
\data_out_reg[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[3]\,
      I1 => \data_out_reg[6]_i_3_0\(0),
      I2 => \sprite_primary_color_0_reg_n_0_[3]\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_multi_color_1_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_12_n_0\
    );
\data_out_reg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[3]\,
      I1 => \sprite_4_xpos_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_0_ypos_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(3),
      O => \data_out_reg[3]_i_15_n_0\
    );
\data_out_reg[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[3]\,
      I1 => \sprite_5_xpos_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_1_ypos_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_16_n_0\
    );
\data_out_reg[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[3]\,
      I1 => \sprite_6_xpos_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_2_ypos_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_17_n_0\
    );
\data_out_reg[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[3]\,
      I1 => \sprite_7_xpos_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_3_ypos_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_18_n_0\
    );
\data_out_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[3]\,
      I1 => \screen_control_2_reg_n_0_[3]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[3]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_2__0_n_0\
    );
\data_out_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC0F000FFF"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[3]\,
      I1 => \int_enabled_reg_n_0_[3]\,
      I2 => \data_out_reg[3]_i_6_n_0\,
      I3 => \data_out_reg_reg[6]_0\,
      I4 => is_equal_raster_delayed_i_10_n_0,
      I5 => \data_out_reg_reg[6]_1\,
      O => \data_out_reg[3]_i_3_n_0\
    );
\data_out_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out_reg[3]_i_7_n_0\,
      I1 => \data_out_reg[3]_i_8_n_0\,
      I2 => \data_out_reg_reg[7]_4\,
      I3 => \data_out_reg_reg[3]_i_9_n_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[3]_i_10_n_0\,
      O => \data_out_reg[3]_i_4_n_0\
    );
\data_out_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[3]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_5_n_0\
    );
\data_out_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF5353"
    )
        port map (
      I0 => data36(3),
      I1 => \sprite_msb_x_reg_n_0_[3]\,
      I2 => \data_out_reg_reg[7]_2\,
      I3 => \mem_pointers_reg_n_0_[3]\,
      I4 => \data_out_reg[6]_i_3_0\(0),
      O => \data_out_reg[3]_i_6_n_0\
    );
\data_out_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_2_reg_n_0_[3]\,
      I1 => \sprite_primary_color_1_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \background_color_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \border_color_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_7_n_0\
    );
\data_out_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_primary_color_4_reg_n_0_[3]\,
      I1 => \sprite_primary_color_3_reg_n_0_[3]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \extra_background_color_2_reg_n_0_[3]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \extra_background_color_1_reg_n_0_[3]\,
      O => \data_out_reg[3]_i_8_n_0\
    );
\data_out_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \data_out_reg[4]_i_2_n_0\,
      I1 => \data_out_reg_reg[0]_0\(1),
      I2 => \data_out_reg[4]_i_3_n_0\,
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[4]_i_4_n_0\,
      O => data_out_reg(4)
    );
\data_out_reg[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sprite_primary_color_4_reg_n_0_[4]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_3_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_11_n_0\
    );
\data_out_reg[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[4]\,
      I1 => \sprite_4_xpos_reg_n_0_[4]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_0_ypos_reg_n_0_[4]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(4),
      O => \data_out_reg[4]_i_14_n_0\
    );
\data_out_reg[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[4]\,
      I1 => \sprite_5_xpos_reg_n_0_[4]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_1_ypos_reg_n_0_[4]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_15_n_0\
    );
\data_out_reg[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[4]\,
      I1 => \sprite_6_xpos_reg_n_0_[4]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_2_ypos_reg_n_0_[4]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_16_n_0\
    );
\data_out_reg[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[4]\,
      I1 => \sprite_7_xpos_reg_n_0_[4]\,
      I2 => \data_out_reg[6]_i_3_0\(0),
      I3 => \sprite_3_ypos_reg_n_0_[4]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_17_n_0\
    );
\data_out_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[4]\,
      I1 => p_2_in11_in,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[4]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_2_n_0\
    );
\data_out_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC0F000FFF"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[4]\,
      I1 => \int_enabled_reg_n_0_[4]\,
      I2 => \data_out_reg[4]_i_6_n_0\,
      I3 => \data_out_reg_reg[6]_0\,
      I4 => is_equal_raster_delayed_i_9_n_0,
      I5 => \data_out_reg_reg[6]_1\,
      O => \data_out_reg[4]_i_3_n_0\
    );
\data_out_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8BB8888"
    )
        port map (
      I0 => \data_out_reg[4]_i_7_n_0\,
      I1 => \data_out_reg_reg[7]_4\,
      I2 => \data_out_reg[4]_i_8_n_0\,
      I3 => \data_out_reg_reg[4]_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[4]_i_10_n_0\,
      O => \data_out_reg[4]_i_4_n_0\
    );
\data_out_reg[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[4]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[4]\,
      O => \data_out_reg[4]_i_5_n_0\
    );
\data_out_reg[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF5353"
    )
        port map (
      I0 => screen_enabled,
      I1 => \sprite_msb_x_reg_n_0_[4]\,
      I2 => \data_out_reg_reg[7]_2\,
      I3 => \mem_pointers_reg_n_0_[4]\,
      I4 => \data_out_reg[6]_i_3_0\(0),
      O => \data_out_reg[4]_i_6_n_0\
    );
\data_out_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200FF000000"
    )
        port map (
      I0 => \sprite_primary_color_1_reg_n_0_[4]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_2_reg_n_0_[4]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      I4 => \data_out_reg[4]_i_11_n_0\,
      I5 => \data_out_reg_reg[7]_5\,
      O => \data_out_reg[4]_i_7_n_0\
    );
\data_out_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \sprite_multi_color_1_reg_n_0_[4]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_0_reg_n_0_[4]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      I4 => \sprite_primary_color_7_reg_n_0_[4]\,
      I5 => \data_out_reg_reg[7]_1\,
      O => \data_out_reg[4]_i_8_n_0\
    );
\data_out_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => \data_out_reg[5]_i_2__0_n_0\,
      I1 => \data_out_reg[5]_i_3_n_0\,
      I2 => \data_out_reg_reg[0]_0\(1),
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[5]_i_4_n_0\,
      I5 => \data_out_reg_reg[5]_0\,
      O => data_out_reg(5)
    );
\data_out_reg[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_10_n_0\
    );
\data_out_reg[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \screen_control_1_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_msb_x_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_11_n_0\
    );
\data_out_reg[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_5_reg_n_0_[5]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      I4 => \sprite_multi_color_0_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_12_n_0\
    );
\data_out_reg[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[0]_0\(2),
      I2 => \sprite_primary_color_0_reg_n_0_[5]\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_multi_color_1_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_13_n_0\
    );
\data_out_reg[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[5]\,
      I1 => \sprite_4_xpos_reg_n_0_[5]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_0_ypos_reg_n_0_[5]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(5),
      O => \data_out_reg[5]_i_16_n_0\
    );
\data_out_reg[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[5]\,
      I1 => \sprite_5_xpos_reg_n_0_[5]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_1_ypos_reg_n_0_[5]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_17_n_0\
    );
\data_out_reg[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[5]\,
      I1 => \sprite_6_xpos_reg_n_0_[5]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_2_ypos_reg_n_0_[5]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_18_n_0\
    );
\data_out_reg[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[5]\,
      I1 => \sprite_7_xpos_reg_n_0_[5]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_3_ypos_reg_n_0_[5]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_19_n_0\
    );
\data_out_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out_reg[5]_i_6_n_0\,
      I1 => \data_out_reg[5]_i_7_n_0\,
      I2 => \data_out_reg_reg[7]_4\,
      I3 => \data_out_reg_reg[5]_i_8_n_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[5]_i_9_n_0\,
      O => \data_out_reg[5]_i_2__0_n_0\
    );
\data_out_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[5]\,
      I1 => \screen_control_2_reg_n_0_[5]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[5]_i_10_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[5]\,
      O => \data_out_reg[5]_i_3_n_0\
    );
\data_out_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0377007703440044"
    )
        port map (
      I0 => is_equal_raster_delayed_i_8_n_0,
      I1 => \data_out_reg_reg[7]_1\,
      I2 => \data_out_reg_reg[7]_2\,
      I3 => \data_out_reg_reg[0]_0\(2),
      I4 => \mem_pointers_reg_n_0_[5]\,
      I5 => \data_out_reg[5]_i_11_n_0\,
      O => \data_out_reg[5]_i_4_n_0\
    );
\data_out_reg[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sprite_primary_color_1_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_2_reg_n_0_[5]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      O => \data_out_reg[5]_i_6_n_0\
    );
\data_out_reg[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sprite_primary_color_3_reg_n_0_[5]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_4_reg_n_0_[5]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      O => \data_out_reg[5]_i_7_n_0\
    );
\data_out_reg[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F7F4F4F7F7F7F"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[6]\,
      I1 => \data_out_reg_reg[0]_0\(2),
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_primary_color_0_reg_n_0_[6]\,
      I5 => \sprite_multi_color_1_reg_n_0_[6]\,
      O => \sprite_primary_color_7_reg[6]_0\
    );
\data_out_reg[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[6]\,
      I1 => \sprite_4_xpos_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_0_ypos_reg_n_0_[6]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(6),
      O => \data_out_reg[6]_i_17_n_0\
    );
\data_out_reg[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[6]\,
      I1 => \sprite_5_xpos_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_1_ypos_reg_n_0_[6]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[6]\,
      O => \data_out_reg[6]_i_18_n_0\
    );
\data_out_reg[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[6]\,
      I1 => \sprite_6_xpos_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_2_ypos_reg_n_0_[6]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[6]\,
      O => \data_out_reg[6]_i_19_n_0\
    );
\data_out_reg[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[6]\,
      I1 => \sprite_7_xpos_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_3_ypos_reg_n_0_[6]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[6]\,
      O => \data_out_reg[6]_i_20_n_0\
    );
\data_out_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[6]\,
      I1 => \screen_control_2_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[6]_i_5_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[6]\,
      O => \y_expand_reg[6]_0\
    );
\data_out_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACC0F000FFF"
    )
        port map (
      I0 => \sprite_priority_reg_n_0_[6]\,
      I1 => \int_enabled_reg_n_0_[6]\,
      I2 => \data_out_reg[6]_i_6_n_0\,
      I3 => \data_out_reg_reg[6]_0\,
      I4 => is_equal_raster_delayed_i_6_n_0,
      I5 => \data_out_reg_reg[6]_1\,
      O => \sprite_priority_reg[6]_0\
    );
\data_out_reg[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[6]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[6]\,
      O => \data_out_reg[6]_i_5_n_0\
    );
\data_out_reg[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF5353"
    )
        port map (
      I0 => data36(6),
      I1 => \sprite_msb_x_reg_n_0_[6]\,
      I2 => \data_out_reg_reg[7]_2\,
      I3 => \mem_pointers_reg_n_0_[6]\,
      I4 => \data_out_reg[6]_i_3_0\(0),
      O => \data_out_reg[6]_i_6_n_0\
    );
\data_out_reg[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \x_expand_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \multi_color_mode_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_13_n_0\
    );
\data_out_reg[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => is_equal_raster_delayed_i_5_n_0,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_msb_x_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_15_n_0\
    );
\data_out_reg[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \sprite_primary_color_6_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_5_reg_n_0_[7]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      I4 => \sprite_multi_color_0_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_16_n_0\
    );
\data_out_reg[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \sprite_primary_color_7_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[0]_0\(2),
      I2 => \sprite_primary_color_0_reg_n_0_[7]\,
      I3 => \data_out_reg_reg[7]_2\,
      I4 => \sprite_multi_color_1_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_17_n_0\
    );
\data_out_reg[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[7]\,
      I1 => \sprite_4_xpos_reg_n_0_[7]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_0_ypos_reg_n_0_[7]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => sprite_0_xpos(7),
      O => \data_out_reg[7]_i_20_n_0\
    );
\data_out_reg[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[7]\,
      I1 => \sprite_5_xpos_reg_n_0_[7]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_1_ypos_reg_n_0_[7]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_1_xpos_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_21_n_0\
    );
\data_out_reg[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[7]\,
      I1 => \sprite_6_xpos_reg_n_0_[7]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_2_ypos_reg_n_0_[7]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_2_xpos_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_22_n_0\
    );
\data_out_reg[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[7]\,
      I1 => \sprite_7_xpos_reg_n_0_[7]\,
      I2 => \data_out_reg_reg[0]_0\(2),
      I3 => \sprite_3_ypos_reg_n_0_[7]\,
      I4 => \data_out_reg_reg[7]_2\,
      I5 => \sprite_3_xpos_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_23_n_0\
    );
\data_out_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAAC0AA"
    )
        port map (
      I0 => \data_out_reg[7]_i_3_n_0\,
      I1 => \data_out_reg[7]_i_4_n_0\,
      I2 => \data_out_reg_reg[0]_0\(1),
      I3 => \data_out_reg_reg[0]_0\(3),
      I4 => \data_out_reg[7]_i_5_n_0\,
      I5 => \data_out_reg_reg[7]_3\,
      O => data_out_reg(7)
    );
\data_out_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_7_n_0\,
      I1 => \data_out_reg[7]_i_8_n_0\,
      I2 => \data_out_reg_reg[7]_4\,
      I3 => \data_out_reg_reg[7]_i_10_n_0\,
      I4 => \data_out_reg_reg[7]_5\,
      I5 => \data_out_reg_reg[7]_i_12_n_0\,
      O => \data_out_reg[7]_i_3_n_0\
    );
\data_out_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \y_expand_reg_n_0_[7]\,
      I1 => \screen_control_2_reg_n_0_[7]\,
      I2 => \data_out_reg_reg[7]_1\,
      I3 => \data_out_reg[7]_i_13_n_0\,
      I4 => \data_out_reg_reg[0]_1\,
      I5 => \sprite_enabled_reg_n_0_[7]\,
      O => \data_out_reg[7]_i_4_n_0\
    );
\data_out_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220022FFF000F0"
    )
        port map (
      I0 => \mem_pointers_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \data_out_reg[7]_i_15_n_0\,
      I3 => \data_out_reg_reg[7]_1\,
      I4 => is_equal_raster_delayed_i_7_n_0,
      I5 => \data_out_reg_reg[0]_0\(2),
      O => \data_out_reg[7]_i_5_n_0\
    );
\data_out_reg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sprite_primary_color_1_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_2_reg_n_0_[7]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      O => \data_out_reg[7]_i_7_n_0\
    );
\data_out_reg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \sprite_primary_color_3_reg_n_0_[7]\,
      I1 => \data_out_reg_reg[7]_2\,
      I2 => \sprite_primary_color_4_reg_n_0_[7]\,
      I3 => \data_out_reg_reg[0]_0\(2),
      O => \data_out_reg[7]_i_8_n_0\
    );
\data_out_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(0),
      Q => \data_out_reg_reg[7]_0\(0),
      R => '0'
    );
\data_out_reg_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[0]_i_13_n_0\,
      I1 => \data_out_reg_reg[0]_i_14_n_0\,
      O => \data_out_reg_reg[0]_i_10_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[0]_i_15_n_0\,
      I1 => \data_out_reg[0]_i_16_n_0\,
      O => \data_out_reg_reg[0]_i_13_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[0]_i_17_n_0\,
      I1 => \data_out_reg[0]_i_18_n_0\,
      O => \data_out_reg_reg[0]_i_14_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[0]_i_11_n_0\,
      I1 => \data_out_reg[0]_i_12_n_0\,
      O => \data_out_reg_reg[0]_i_9_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(1),
      Q => vic_reg_data_out(1),
      R => '0'
    );
\data_out_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(2),
      Q => \data_out_reg_reg[7]_0\(1),
      R => '0'
    );
\data_out_reg_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[2]_i_12_n_0\,
      I1 => \data_out_reg[2]_i_13_n_0\,
      O => \data_out_reg_reg[2]_i_10_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[2]_i_14_n_0\,
      I1 => \data_out_reg_reg[2]_i_15_n_0\,
      O => \data_out_reg_reg[2]_i_11_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[2]_i_16_n_0\,
      I1 => \data_out_reg[2]_i_17_n_0\,
      O => \data_out_reg_reg[2]_i_14_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[2]_i_18_n_0\,
      I1 => \data_out_reg[2]_i_19_n_0\,
      O => \data_out_reg_reg[2]_i_15_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(3),
      Q => \data_out_reg_reg[7]_0\(2),
      R => '0'
    );
\data_out_reg_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[3]_i_13_n_0\,
      I1 => \data_out_reg_reg[3]_i_14_n_0\,
      O => \data_out_reg_reg[3]_i_10_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[3]_i_15_n_0\,
      I1 => \data_out_reg[3]_i_16_n_0\,
      O => \data_out_reg_reg[3]_i_13_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[3]_i_17_n_0\,
      I1 => \data_out_reg[3]_i_18_n_0\,
      O => \data_out_reg_reg[3]_i_14_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[3]_i_11_n_0\,
      I1 => \data_out_reg[3]_i_12_n_0\,
      O => \data_out_reg_reg[3]_i_9_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(4),
      Q => \data_out_reg_reg[7]_0\(3),
      R => '0'
    );
\data_out_reg_reg[4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[4]_i_12_n_0\,
      I1 => \data_out_reg_reg[4]_i_13_n_0\,
      O => \data_out_reg_reg[4]_i_10_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[4]_i_14_n_0\,
      I1 => \data_out_reg[4]_i_15_n_0\,
      O => \data_out_reg_reg[4]_i_12_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[4]_i_16_n_0\,
      I1 => \data_out_reg[4]_i_17_n_0\,
      O => \data_out_reg_reg[4]_i_13_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(5),
      Q => \data_out_reg_reg[7]_0\(4),
      R => '0'
    );
\data_out_reg_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[5]_i_16_n_0\,
      I1 => \data_out_reg[5]_i_17_n_0\,
      O => \data_out_reg_reg[5]_i_14_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[5]_i_18_n_0\,
      I1 => \data_out_reg[5]_i_19_n_0\,
      O => \data_out_reg_reg[5]_i_15_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[5]_i_12_n_0\,
      I1 => \data_out_reg[5]_i_13_n_0\,
      O => \data_out_reg_reg[5]_i_8_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[5]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[5]_i_14_n_0\,
      I1 => \data_out_reg_reg[5]_i_15_n_0\,
      O => \data_out_reg_reg[5]_i_9_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => D(0),
      Q => \data_out_reg_reg[7]_0\(5),
      R => '0'
    );
\data_out_reg_reg[6]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[6]_i_15_n_0\,
      I1 => \data_out_reg_reg[6]_i_16_n_0\,
      O => \OUT_reg[2]\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[6]_i_17_n_0\,
      I1 => \data_out_reg[6]_i_18_n_0\,
      O => \data_out_reg_reg[6]_i_15_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[6]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[6]_i_19_n_0\,
      I1 => \data_out_reg[6]_i_20_n_0\,
      O => \data_out_reg_reg[6]_i_16_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \data_out_reg_reg[7]_6\(0),
      D => data_out_reg(7),
      Q => \data_out_reg_reg[7]_0\(6),
      R => '0'
    );
\data_out_reg_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[7]_i_16_n_0\,
      I1 => \data_out_reg[7]_i_17_n_0\,
      O => \data_out_reg_reg[7]_i_10_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[7]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_out_reg_reg[7]_i_18_n_0\,
      I1 => \data_out_reg_reg[7]_i_19_n_0\,
      O => \data_out_reg_reg[7]_i_12_n_0\,
      S => \data_out_reg_reg[0]_0\(1)
    );
\data_out_reg_reg[7]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[7]_i_20_n_0\,
      I1 => \data_out_reg[7]_i_21_n_0\,
      O => \data_out_reg_reg[7]_i_18_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\data_out_reg_reg[7]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out_reg[7]_i_22_n_0\,
      I1 => \data_out_reg[7]_i_23_n_0\,
      O => \data_out_reg_reg[7]_i_19_n_0\,
      S => \data_out_reg_reg[7]_1\
    );
\extra_background_color_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_1_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \extra_background_color_1_reg_n_0_[0]\,
      R => '0'
    );
\extra_background_color_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_1_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \extra_background_color_1_reg_n_0_[1]\,
      R => '0'
    );
\extra_background_color_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_1_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \extra_background_color_1_reg_n_0_[2]\,
      R => '0'
    );
\extra_background_color_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_1_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \extra_background_color_1_reg_n_0_[3]\,
      R => '0'
    );
\extra_background_color_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_2_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \extra_background_color_2_reg_n_0_[0]\,
      R => '0'
    );
\extra_background_color_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_2_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \extra_background_color_2_reg_n_0_[1]\,
      R => '0'
    );
\extra_background_color_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_2_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \extra_background_color_2_reg_n_0_[2]\,
      R => '0'
    );
\extra_background_color_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \extra_background_color_2_reg[3]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \extra_background_color_2_reg_n_0_[3]\,
      R => '0'
    );
\int_enabled_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \int_enabled_reg_n_0_[0]\,
      R => '0'
    );
\int_enabled_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \int_enabled_reg_n_0_[1]\,
      R => '0'
    );
\int_enabled_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \int_enabled_reg_n_0_[2]\,
      R => '0'
    );
\int_enabled_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \int_enabled_reg_n_0_[3]\,
      R => '0'
    );
\int_enabled_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \int_enabled_reg_n_0_[4]\,
      R => '0'
    );
\int_enabled_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \int_enabled_reg[7]_0\(0),
      R => '0'
    );
\int_enabled_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \int_enabled_reg_n_0_[6]\,
      R => '0'
    );
\int_enabled_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => E(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \int_enabled_reg[7]_0\(1),
      R => '0'
    );
is_equal_raster_delayed_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57A8A857"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(1),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(3),
      I4 => is_equal_raster_delayed_i_12_n_0,
      O => is_equal_raster_delayed_i_10_n_0
    );
is_equal_raster_delayed_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA2"
    )
        port map (
      I0 => y_pos_minus_7(7),
      I1 => sprite_7_n_22,
      I2 => y_pos_reg(5),
      I3 => y_pos_reg(4),
      I4 => sprite_0_n_2,
      O => is_equal_raster_delayed_i_11_n_0
    );
is_equal_raster_delayed_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => y_pos_minus_7(8),
      I1 => is_equal_raster_delayed_i_16_n_0,
      I2 => sprite_0_n_2,
      I3 => y_pos_minus_7(7),
      O => is_equal_raster_delayed_i_12_n_0
    );
is_equal_raster_delayed_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEBEBEBEBEB"
    )
        port map (
      I0 => y_pos_reg(5),
      I1 => y_pos_reg(4),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(0),
      I4 => y_pos_reg(1),
      I5 => y_pos_reg(2),
      O => is_equal_raster_delayed_i_16_n_0
    );
is_equal_raster_delayed_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \screen_control_1_reg_n_0_[7]\,
      I1 => is_equal_raster_delayed_i_5_n_0,
      I2 => \rasterline_ref_reg_n_0_[6]\,
      I3 => is_equal_raster_delayed_i_6_n_0,
      I4 => is_equal_raster_delayed_i_7_n_0,
      I5 => \rasterline_ref_reg_n_0_[7]\,
      O => is_equal_raster_delayed_i_2_n_0
    );
is_equal_raster_delayed_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => is_equal_raster_delayed_i_8_n_0,
      I1 => \rasterline_ref_reg_n_0_[5]\,
      I2 => \rasterline_ref_reg_n_0_[4]\,
      I3 => is_equal_raster_delayed_i_9_n_0,
      I4 => \rasterline_ref_reg_n_0_[3]\,
      I5 => is_equal_raster_delayed_i_10_n_0,
      O => is_equal_raster_delayed_i_3_n_0
    );
is_equal_raster_delayed_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0201048020104008"
    )
        port map (
      I0 => \rasterline_ref_reg_n_0_[1]\,
      I1 => \rasterline_ref_reg_n_0_[0]\,
      I2 => y_pos_reg(2),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(0),
      I5 => \rasterline_ref_reg_n_0_[2]\,
      O => is_equal_raster_delayed_i_4_n_0
    );
is_equal_raster_delayed_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => y_pos_minus_7(8),
      I1 => is_equal_raster_delayed_i_11_n_0,
      I2 => is_equal_raster_delayed_i_12_n_0,
      O => is_equal_raster_delayed_i_5_n_0
    );
is_equal_raster_delayed_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA44444404"
    )
        port map (
      I0 => is_equal_raster_delayed_i_12_n_0,
      I1 => y_pos_minus_7(7),
      I2 => sprite_7_n_22,
      I3 => y_pos_reg(5),
      I4 => y_pos_reg(4),
      I5 => sprite_0_n_2,
      O => is_equal_raster_delayed_i_6_n_0
    );
is_equal_raster_delayed_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA888A8888"
    )
        port map (
      I0 => y_pos_minus_7(7),
      I1 => sprite_0_n_2,
      I2 => y_pos_reg(4),
      I3 => y_pos_reg(5),
      I4 => sprite_7_n_22,
      I5 => is_equal_raster_delayed_i_12_n_0,
      O => is_equal_raster_delayed_i_7_n_0
    );
is_equal_raster_delayed_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020FFEF"
    )
        port map (
      I0 => y_pos_reg(5),
      I1 => is_equal_raster_delayed_i_12_n_0,
      I2 => sprite_7_n_22,
      I3 => y_pos_reg(4),
      I4 => sprite_0_n_1,
      O => is_equal_raster_delayed_i_8_n_0
    );
is_equal_raster_delayed_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005757FFFFA8A800"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(1),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(3),
      I4 => is_equal_raster_delayed_i_12_n_0,
      I5 => y_pos_reg(4),
      O => is_equal_raster_delayed_i_9_n_0
    );
is_equal_raster_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => '1',
      D => \^co\(0),
      Q => is_equal_raster_delayed,
      R => '0'
    );
is_equal_raster_delayed_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_is_equal_raster_delayed_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => \^co\(0),
      CO(1) => is_equal_raster_delayed_reg_i_1_n_2,
      CO(0) => is_equal_raster_delayed_reg_i_1_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_is_equal_raster_delayed_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => is_equal_raster_delayed_i_2_n_0,
      S(1) => is_equal_raster_delayed_i_3_n_0,
      S(0) => is_equal_raster_delayed_i_4_n_0
    );
\mem_pointers_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \mem_pointers_reg_n_0_[0]\,
      R => '0'
    );
\mem_pointers_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \mem_pointers_reg_n_0_[1]\,
      R => '0'
    );
\mem_pointers_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \mem_pointers_reg_n_0_[2]\,
      R => '0'
    );
\mem_pointers_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \mem_pointers_reg_n_0_[3]\,
      R => '0'
    );
\mem_pointers_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \mem_pointers_reg_n_0_[4]\,
      R => '0'
    );
\mem_pointers_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \mem_pointers_reg_n_0_[5]\,
      R => '0'
    );
\mem_pointers_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \mem_pointers_reg_n_0_[6]\,
      R => '0'
    );
\mem_pointers_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \mem_pointers_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \mem_pointers_reg_n_0_[7]\,
      R => '0'
    );
\multi_color_mode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \multi_color_mode_reg_n_0_[0]\,
      R => '0'
    );
\multi_color_mode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \multi_color_mode_reg_n_0_[1]\,
      R => '0'
    );
\multi_color_mode_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \multi_color_mode_reg_n_0_[2]\,
      R => '0'
    );
\multi_color_mode_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \multi_color_mode_reg_n_0_[3]\,
      R => '0'
    );
\multi_color_mode_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \multi_color_mode_reg_n_0_[4]\,
      R => '0'
    );
\multi_color_mode_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \multi_color_mode_reg_n_0_[5]\,
      R => '0'
    );
\multi_color_mode_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \multi_color_mode_reg_n_0_[6]\,
      R => '0'
    );
\multi_color_mode_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \multi_color_mode_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \multi_color_mode_reg_n_0_[7]\,
      R => '0'
    );
\out_rgb[19]_INST_0_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000062FF40FF"
    )
        port map (
      I0 => p_1_in,
      I1 => \pixel_shift_reg_reg_n_0_[6]\,
      I2 => char_buffer_out_delayed(4),
      I3 => \screen_control_1_reg_n_0_[5]\,
      I4 => char_buffer_out_delayed(0),
      I5 => \out_rgb[19]_INST_0_i_103_n_0\,
      O => \out_rgb[19]_INST_0_i_100_n_0\
    );
\out_rgb[19]_INST_0_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABBBABBABBBBBB"
    )
        port map (
      I0 => \pixel_shift_reg[7]_i_3_n_0\,
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => p_1_in,
      I3 => \pixel_shift_reg_reg_n_0_[6]\,
      I4 => \extra_background_color_1_reg_n_0_[2]\,
      I5 => \extra_background_color_2_reg_n_0_[2]\,
      O => \out_rgb[19]_INST_0_i_101_n_0\
    );
\out_rgb[19]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABBBABBABBBBBB"
    )
        port map (
      I0 => \pixel_shift_reg[7]_i_3_n_0\,
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => p_1_in,
      I3 => \pixel_shift_reg_reg_n_0_[6]\,
      I4 => \extra_background_color_1_reg_n_0_[1]\,
      I5 => \extra_background_color_2_reg_n_0_[1]\,
      O => \out_rgb[19]_INST_0_i_102_n_0\
    );
\out_rgb[19]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAABBBABBABBBBBB"
    )
        port map (
      I0 => \pixel_shift_reg[7]_i_3_n_0\,
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => p_1_in,
      I3 => \pixel_shift_reg_reg_n_0_[6]\,
      I4 => \extra_background_color_1_reg_n_0_[0]\,
      I5 => \extra_background_color_2_reg_n_0_[0]\,
      O => \out_rgb[19]_INST_0_i_103_n_0\
    );
\out_rgb[19]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00000"
    )
        port map (
      I0 => \screen_control_1_reg_n_0_[5]\,
      I1 => char_buffer_out_delayed(11),
      I2 => p_2_in11_in,
      I3 => \out_rgb[19]_INST_0_i_95_n_0\,
      I4 => \out_rgb[19]_INST_0_i_96_n_0\,
      I5 => \out_rgb[19]_INST_0_i_97_n_0\,
      O => \out_rgb[19]_INST_0_i_69_n_0\
    );
\out_rgb[19]_INST_0_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCAC0CA0A"
    )
        port map (
      I0 => \background_color_reg_n_0_[2]\,
      I1 => char_buffer_out_delayed(10),
      I2 => p_1_in,
      I3 => \pixel_shift_reg[7]_i_3_n_0\,
      I4 => \pixel_shift_reg_reg_n_0_[6]\,
      I5 => \out_rgb[19]_INST_0_i_98_n_0\,
      O => \out_rgb[19]_INST_0_i_84_n_0\
    );
\out_rgb[19]_INST_0_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFAAAFAEEAAEE"
    )
        port map (
      I0 => \out_rgb[19]_INST_0_i_99_n_0\,
      I1 => \background_color_reg_n_0_[1]\,
      I2 => char_buffer_out_delayed(9),
      I3 => p_1_in,
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[6]\,
      O => \out_rgb[19]_INST_0_i_89_n_0\
    );
\out_rgb[19]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \char_line_pointer[9]_i_1_n_0\,
      I1 => \char_buf_pos[5]_i_5_n_0\,
      I2 => screen_enabled,
      O => \out_rgb[19]_INST_0_i_9_n_0\
    );
\out_rgb[19]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCAC0CA0A"
    )
        port map (
      I0 => \background_color_reg_n_0_[0]\,
      I1 => char_buffer_out_delayed(8),
      I2 => p_1_in,
      I3 => \pixel_shift_reg[7]_i_3_n_0\,
      I4 => \pixel_shift_reg_reg_n_0_[6]\,
      I5 => \out_rgb[19]_INST_0_i_100_n_0\,
      O => \out_rgb[19]_INST_0_i_94_n_0\
    );
\out_rgb[19]_INST_0_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F53F"
    )
        port map (
      I0 => \extra_background_color_1_reg_n_0_[3]\,
      I1 => \extra_background_color_2_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \pixel_shift_reg_reg_n_0_[6]\,
      I4 => \screen_control_1_reg_n_0_[5]\,
      O => \out_rgb[19]_INST_0_i_95_n_0\
    );
\out_rgb[19]_INST_0_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33BBF333"
    )
        port map (
      I0 => char_buffer_out_delayed(7),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out_delayed(3),
      I3 => p_1_in,
      I4 => \pixel_shift_reg_reg_n_0_[6]\,
      O => \out_rgb[19]_INST_0_i_96_n_0\
    );
\out_rgb[19]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80F080F057FF0000"
    )
        port map (
      I0 => \pixel_shift_reg_reg_n_0_[6]\,
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out_delayed(11),
      I3 => p_2_in11_in,
      I4 => \background_color_reg_n_0_[3]\,
      I5 => p_1_in,
      O => \out_rgb[19]_INST_0_i_97_n_0\
    );
\out_rgb[19]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000062FF40FF"
    )
        port map (
      I0 => p_1_in,
      I1 => \pixel_shift_reg_reg_n_0_[6]\,
      I2 => char_buffer_out_delayed(6),
      I3 => \screen_control_1_reg_n_0_[5]\,
      I4 => char_buffer_out_delayed(2),
      I5 => \out_rgb[19]_INST_0_i_101_n_0\,
      O => \out_rgb[19]_INST_0_i_98_n_0\
    );
\out_rgb[19]_INST_0_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000062FF40FF"
    )
        port map (
      I0 => p_1_in,
      I1 => \pixel_shift_reg_reg_n_0_[6]\,
      I2 => char_buffer_out_delayed(5),
      I3 => \screen_control_1_reg_n_0_[5]\,
      I4 => char_buffer_out_delayed(1),
      I5 => \out_rgb[19]_INST_0_i_102_n_0\,
      O => \out_rgb[19]_INST_0_i_99_n_0\
    );
pixel_sample_offset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => pixel_sample_offset,
      I1 => \^blank_signal\,
      I2 => \^frame_sync\,
      O => pixel_sample_offset_reg
    );
\pixel_shift_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_0_out(0),
      I1 => color_ram_reg(2),
      I2 => color_ram_reg(1),
      I3 => color_ram_reg(0),
      O => \pixel_shift_reg[0]_i_1_n_0\
    );
\pixel_shift_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8000B3338000"
    )
        port map (
      I0 => p_0_out(1),
      I1 => color_ram_reg(0),
      I2 => color_ram_reg(1),
      I3 => color_ram_reg(2),
      I4 => \pixel_shift_reg_reg_n_0_[0]\,
      I5 => \pixel_shift_reg[7]_i_3_n_0\,
      O => \pixel_shift_reg[1]_i_1_n_0\
    );
\pixel_shift_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(2),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[0]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[1]\,
      O => \pixel_shift_reg[2]_i_1_n_0\
    );
\pixel_shift_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[1]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[2]\,
      O => \pixel_shift_reg[3]_i_1_n_0\
    );
\pixel_shift_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(4),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[2]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[3]\,
      O => \pixel_shift_reg[4]_i_1_n_0\
    );
\pixel_shift_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(5),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[3]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[4]\,
      O => \pixel_shift_reg[5]_i_1_n_0\
    );
\pixel_shift_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(6),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[4]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[5]\,
      O => \pixel_shift_reg[6]_i_1_n_0\
    );
\pixel_shift_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFF"
    )
        port map (
      I0 => color_ram_reg(0),
      I1 => \screen_control_1_reg_n_0_[5]\,
      I2 => char_buffer_out_delayed(11),
      I3 => p_2_in11_in,
      O => \pixel_shift_reg[7]_i_1_n_0\
    );
\pixel_shift_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => p_0_out(7),
      I1 => \char_buffer_out_delayed[11]_i_1_n_0\,
      I2 => \pixel_shift_reg_reg_n_0_[5]\,
      I3 => color_ram_reg(0),
      I4 => \pixel_shift_reg[7]_i_3_n_0\,
      I5 => \pixel_shift_reg_reg_n_0_[6]\,
      O => \pixel_shift_reg[7]_i_2_n_0\
    );
\pixel_shift_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => p_2_in11_in,
      I1 => char_buffer_out_delayed(11),
      I2 => \screen_control_1_reg_n_0_[5]\,
      O => \pixel_shift_reg[7]_i_3_n_0\
    );
\pixel_shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[0]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[0]\,
      R => '0'
    );
\pixel_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[1]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[1]\,
      R => '0'
    );
\pixel_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[2]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[2]\,
      R => '0'
    );
\pixel_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[3]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[3]\,
      R => '0'
    );
\pixel_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[4]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[4]\,
      R => '0'
    );
\pixel_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[5]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[5]\,
      R => '0'
    );
\pixel_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[6]_i_1_n_0\,
      Q => \pixel_shift_reg_reg_n_0_[6]\,
      R => '0'
    );
\pixel_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \pixel_shift_reg[7]_i_1_n_0\,
      D => \pixel_shift_reg[7]_i_2_n_0\,
      Q => p_1_in,
      R => '0'
    );
ram_reg_1_7_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAEAAA"
    )
        port map (
      I0 => \^addr_b\(0),
      I1 => color_ram_reg(1),
      I2 => color_ram_reg(0),
      I3 => color_ram_reg(2),
      I4 => \data_out_reg_reg[0]_0\(0),
      O => p_2_in(0)
    );
ram_reg_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^write_pin\,
      I1 => ram_reg_3,
      O => WEA(0)
    );
ram_reg_3_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => do_sample,
      I1 => \^blank_signal\,
      I2 => pixel_sample_offset,
      O => \^write_pin\
    );
raster_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => '1',
      D => raster_int_reg_0,
      Q => \^raster_int\,
      R => '0'
    );
\rasterline_ref_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \rasterline_ref_reg_n_0_[0]\,
      R => '0'
    );
\rasterline_ref_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \rasterline_ref_reg_n_0_[1]\,
      R => '0'
    );
\rasterline_ref_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \rasterline_ref_reg_n_0_[2]\,
      R => '0'
    );
\rasterline_ref_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \rasterline_ref_reg_n_0_[3]\,
      R => '0'
    );
\rasterline_ref_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \rasterline_ref_reg_n_0_[4]\,
      R => '0'
    );
\rasterline_ref_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \rasterline_ref_reg_n_0_[5]\,
      R => '0'
    );
\rasterline_ref_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \rasterline_ref_reg_n_0_[6]\,
      R => '0'
    );
\rasterline_ref_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \rasterline_ref_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \rasterline_ref_reg_n_0_[7]\,
      R => '0'
    );
\reset_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \reset_counter[0]_i_3_n_0\,
      I1 => locked,
      I2 => reset_counter_reg(24),
      O => reset_counter0
    );
\reset_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555777777F7"
    )
        port map (
      I0 => reset_counter_reg(23),
      I1 => reset_counter_reg(19),
      I2 => \reset_counter[0]_i_5_n_0\,
      I3 => reset_counter_reg(18),
      I4 => reset_counter_reg(17),
      I5 => \reset_counter[0]_i_6_n_0\,
      O => \reset_counter[0]_i_3_n_0\
    );
\reset_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_counter_reg(0),
      O => \reset_counter[0]_i_4_n_0\
    );
\reset_counter[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555557F777F7F"
    )
        port map (
      I0 => reset_counter_reg(16),
      I1 => reset_counter_reg(14),
      I2 => reset_counter_reg(13),
      I3 => \reset_counter[0]_i_7_n_0\,
      I4 => reset_counter_reg(12),
      I5 => reset_counter_reg(15),
      O => \reset_counter[0]_i_5_n_0\
    );
\reset_counter[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => reset_counter_reg(22),
      I1 => reset_counter_reg(20),
      I2 => reset_counter_reg(21),
      O => \reset_counter[0]_i_6_n_0\
    );
\reset_counter[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => reset_counter_reg(10),
      I1 => reset_counter_reg(6),
      I2 => reset_counter_reg(7),
      I3 => reset_counter_reg(8),
      I4 => reset_counter_reg(9),
      I5 => reset_counter_reg(11),
      O => \reset_counter[0]_i_7_n_0\
    );
\reset_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[0]_i_2_n_7\,
      Q => reset_counter_reg(0),
      R => '0'
    );
\reset_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reset_counter_reg[0]_i_2_n_0\,
      CO(2) => \reset_counter_reg[0]_i_2_n_1\,
      CO(1) => \reset_counter_reg[0]_i_2_n_2\,
      CO(0) => \reset_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \reset_counter_reg[0]_i_2_n_4\,
      O(2) => \reset_counter_reg[0]_i_2_n_5\,
      O(1) => \reset_counter_reg[0]_i_2_n_6\,
      O(0) => \reset_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => reset_counter_reg(3 downto 1),
      S(0) => \reset_counter[0]_i_4_n_0\
    );
\reset_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[8]_i_1_n_5\,
      Q => reset_counter_reg(10),
      R => '0'
    );
\reset_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[8]_i_1_n_4\,
      Q => reset_counter_reg(11),
      R => '0'
    );
\reset_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[12]_i_1_n_7\,
      Q => reset_counter_reg(12),
      R => '0'
    );
\reset_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[8]_i_1_n_0\,
      CO(3) => \reset_counter_reg[12]_i_1_n_0\,
      CO(2) => \reset_counter_reg[12]_i_1_n_1\,
      CO(1) => \reset_counter_reg[12]_i_1_n_2\,
      CO(0) => \reset_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \reset_counter_reg[12]_i_1_n_4\,
      O(2) => \reset_counter_reg[12]_i_1_n_5\,
      O(1) => \reset_counter_reg[12]_i_1_n_6\,
      O(0) => \reset_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => reset_counter_reg(15 downto 12)
    );
\reset_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[12]_i_1_n_6\,
      Q => reset_counter_reg(13),
      R => '0'
    );
\reset_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[12]_i_1_n_5\,
      Q => reset_counter_reg(14),
      R => '0'
    );
\reset_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[12]_i_1_n_4\,
      Q => reset_counter_reg(15),
      R => '0'
    );
\reset_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[16]_i_1_n_7\,
      Q => reset_counter_reg(16),
      R => '0'
    );
\reset_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[12]_i_1_n_0\,
      CO(3) => \reset_counter_reg[16]_i_1_n_0\,
      CO(2) => \reset_counter_reg[16]_i_1_n_1\,
      CO(1) => \reset_counter_reg[16]_i_1_n_2\,
      CO(0) => \reset_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \reset_counter_reg[16]_i_1_n_4\,
      O(2) => \reset_counter_reg[16]_i_1_n_5\,
      O(1) => \reset_counter_reg[16]_i_1_n_6\,
      O(0) => \reset_counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => reset_counter_reg(19 downto 16)
    );
\reset_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[16]_i_1_n_6\,
      Q => reset_counter_reg(17),
      R => '0'
    );
\reset_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[16]_i_1_n_5\,
      Q => reset_counter_reg(18),
      R => '0'
    );
\reset_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[16]_i_1_n_4\,
      Q => reset_counter_reg(19),
      R => '0'
    );
\reset_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[0]_i_2_n_6\,
      Q => reset_counter_reg(1),
      R => '0'
    );
\reset_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[20]_i_1_n_7\,
      Q => reset_counter_reg(20),
      R => '0'
    );
\reset_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[16]_i_1_n_0\,
      CO(3) => \reset_counter_reg[20]_i_1_n_0\,
      CO(2) => \reset_counter_reg[20]_i_1_n_1\,
      CO(1) => \reset_counter_reg[20]_i_1_n_2\,
      CO(0) => \reset_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \reset_counter_reg[20]_i_1_n_4\,
      O(2) => \reset_counter_reg[20]_i_1_n_5\,
      O(1) => \reset_counter_reg[20]_i_1_n_6\,
      O(0) => \reset_counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => reset_counter_reg(23 downto 20)
    );
\reset_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[20]_i_1_n_6\,
      Q => reset_counter_reg(21),
      R => '0'
    );
\reset_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[20]_i_1_n_5\,
      Q => reset_counter_reg(22),
      R => '0'
    );
\reset_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[20]_i_1_n_4\,
      Q => reset_counter_reg(23),
      R => '0'
    );
\reset_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[24]_i_1_n_7\,
      Q => reset_counter_reg(24),
      R => '0'
    );
\reset_counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[20]_i_1_n_0\,
      CO(3 downto 0) => \NLW_reset_counter_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_reset_counter_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \reset_counter_reg[24]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => reset_counter_reg(24)
    );
\reset_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[0]_i_2_n_5\,
      Q => reset_counter_reg(2),
      R => '0'
    );
\reset_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[0]_i_2_n_4\,
      Q => reset_counter_reg(3),
      R => '0'
    );
\reset_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[4]_i_1_n_7\,
      Q => reset_counter_reg(4),
      R => '0'
    );
\reset_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[0]_i_2_n_0\,
      CO(3) => \reset_counter_reg[4]_i_1_n_0\,
      CO(2) => \reset_counter_reg[4]_i_1_n_1\,
      CO(1) => \reset_counter_reg[4]_i_1_n_2\,
      CO(0) => \reset_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \reset_counter_reg[4]_i_1_n_4\,
      O(2) => \reset_counter_reg[4]_i_1_n_5\,
      O(1) => \reset_counter_reg[4]_i_1_n_6\,
      O(0) => \reset_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => reset_counter_reg(7 downto 4)
    );
\reset_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[4]_i_1_n_6\,
      Q => reset_counter_reg(5),
      R => '0'
    );
\reset_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[4]_i_1_n_5\,
      Q => reset_counter_reg(6),
      R => '0'
    );
\reset_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[4]_i_1_n_4\,
      Q => reset_counter_reg(7),
      R => '0'
    );
\reset_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[8]_i_1_n_7\,
      Q => reset_counter_reg(8),
      R => '0'
    );
\reset_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reset_counter_reg[4]_i_1_n_0\,
      CO(3) => \reset_counter_reg[8]_i_1_n_0\,
      CO(2) => \reset_counter_reg[8]_i_1_n_1\,
      CO(1) => \reset_counter_reg[8]_i_1_n_2\,
      CO(0) => \reset_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \reset_counter_reg[8]_i_1_n_4\,
      O(2) => \reset_counter_reg[8]_i_1_n_5\,
      O(1) => \reset_counter_reg[8]_i_1_n_6\,
      O(0) => \reset_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => reset_counter_reg(11 downto 8)
    );
\reset_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reset_counter0,
      D => \reset_counter_reg[8]_i_1_n_6\,
      Q => reset_counter_reg(9),
      R => '0'
    );
\screen_control_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => data36(0),
      R => '0'
    );
\screen_control_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => data36(1),
      R => '0'
    );
\screen_control_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => data36(2),
      R => '0'
    );
\screen_control_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => data36(3),
      R => '0'
    );
\screen_control_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => screen_enabled,
      R => '0'
    );
\screen_control_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \screen_control_1_reg_n_0_[5]\,
      R => '0'
    );
\screen_control_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => data36(6),
      R => '0'
    );
\screen_control_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \screen_control_1_reg_n_0_[7]\,
      R => '0'
    );
\screen_control_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \screen_control_2_reg_n_0_[0]\,
      R => '0'
    );
\screen_control_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \screen_control_2_reg_n_0_[1]\,
      R => '0'
    );
\screen_control_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \screen_control_2_reg_n_0_[2]\,
      R => '0'
    );
\screen_control_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \screen_control_2_reg_n_0_[3]\,
      R => '0'
    );
\screen_control_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => p_2_in11_in,
      R => '0'
    );
\screen_control_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \screen_control_2_reg_n_0_[5]\,
      R => '0'
    );
\screen_control_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \screen_control_2_reg_n_0_[6]\,
      R => '0'
    );
\screen_control_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \screen_control_2_reg[7]_1\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \screen_control_2_reg_n_0_[7]\,
      R => '0'
    );
\screen_mem_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => screen_mem_pos_reg(0),
      O => \p_0_in__5\(0)
    );
\screen_mem_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => screen_mem_pos_reg(0),
      I1 => screen_mem_pos_reg(1),
      O => \p_0_in__5\(1)
    );
\screen_mem_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => screen_mem_pos_reg(2),
      I1 => screen_mem_pos_reg(1),
      I2 => screen_mem_pos_reg(0),
      O => \p_0_in__5\(2)
    );
\screen_mem_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => screen_mem_pos_reg(3),
      I1 => screen_mem_pos_reg(0),
      I2 => screen_mem_pos_reg(1),
      I3 => screen_mem_pos_reg(2),
      O => \p_0_in__5\(3)
    );
\screen_mem_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => screen_mem_pos_reg(4),
      I1 => screen_mem_pos_reg(3),
      I2 => screen_mem_pos_reg(2),
      I3 => screen_mem_pos_reg(1),
      I4 => screen_mem_pos_reg(0),
      O => \p_0_in__5\(4)
    );
\screen_mem_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => screen_mem_pos_reg(5),
      I1 => screen_mem_pos_reg(4),
      I2 => screen_mem_pos_reg(0),
      I3 => screen_mem_pos_reg(1),
      I4 => screen_mem_pos_reg(2),
      I5 => screen_mem_pos_reg(3),
      O => \p_0_in__5\(5)
    );
\screen_mem_pos[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => screen_mem_pos_reg(6),
      I1 => \screen_mem_pos[9]_i_4_n_0\,
      O => \p_0_in__5\(6)
    );
\screen_mem_pos[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => screen_mem_pos_reg(7),
      I1 => \screen_mem_pos[9]_i_4_n_0\,
      I2 => screen_mem_pos_reg(6),
      O => \p_0_in__5\(7)
    );
\screen_mem_pos[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => screen_mem_pos_reg(8),
      I1 => screen_mem_pos_reg(6),
      I2 => \screen_mem_pos[9]_i_4_n_0\,
      I3 => screen_mem_pos_reg(7),
      O => \p_0_in__5\(8)
    );
\screen_mem_pos[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \char_line_pointer[9]_i_1_n_0\,
      I1 => \^c64_reset\,
      O => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => char_line_pointer1,
      I1 => \char_line_num_reg_n_0_[0]\,
      I2 => \char_line_num_reg_n_0_[1]\,
      I3 => \char_line_num_reg_n_0_[2]\,
      O => screen_mem_pos0
    );
\screen_mem_pos[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => screen_mem_pos_reg(9),
      I1 => screen_mem_pos_reg(7),
      I2 => \screen_mem_pos[9]_i_4_n_0\,
      I3 => screen_mem_pos_reg(6),
      I4 => screen_mem_pos_reg(8),
      O => \p_0_in__5\(9)
    );
\screen_mem_pos[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => screen_mem_pos_reg(4),
      I1 => screen_mem_pos_reg(0),
      I2 => screen_mem_pos_reg(1),
      I3 => screen_mem_pos_reg(2),
      I4 => screen_mem_pos_reg(3),
      I5 => screen_mem_pos_reg(5),
      O => \screen_mem_pos[9]_i_4_n_0\
    );
\screen_mem_pos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(0),
      Q => screen_mem_pos_reg(0),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(1),
      Q => screen_mem_pos_reg(1),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(2),
      Q => screen_mem_pos_reg(2),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(3),
      Q => screen_mem_pos_reg(3),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(4),
      Q => screen_mem_pos_reg(4),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(5),
      Q => screen_mem_pos_reg(5),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(6),
      Q => screen_mem_pos_reg(6),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(7),
      Q => screen_mem_pos_reg(7),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(8),
      Q => screen_mem_pos_reg(8),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
\screen_mem_pos_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => screen_mem_pos0,
      D => \p_0_in__5\(9),
      Q => screen_mem_pos_reg(9),
      R => \screen_mem_pos[9]_i_1_n_0\
    );
sprite_0: entity work.design_1_block_test_0_1_sprite_generator
     port map (
      Q(1) => \sprite_priority_reg_n_0_[2]\,
      Q(0) => \sprite_priority_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_1(3 downto 0) => out_pixel_sprite_1(3 downto 0),
      out_pixel_sprite_2(3 downto 0) => out_pixel_sprite_2(3 downto 0),
      out_rgb(11 downto 0) => out_rgb(11 downto 0),
      \out_rgb[19]_INST_0_i_1_0\ => sprite_5_n_6,
      \out_rgb[19]_INST_0_i_1_1\ => sprite_7_n_21,
      \out_rgb[19]_INST_0_i_1_2\ => sprite_1_n_0,
      \out_rgb[19]_INST_0_i_2_0\ => sprite_5_n_7,
      \out_rgb[19]_INST_0_i_2_1\ => sprite_7_n_20,
      \out_rgb[19]_INST_0_i_3_0\ => sprite_2_n_0,
      \out_rgb[19]_INST_0_i_3_1\ => sprite_5_n_8,
      \out_rgb[19]_INST_0_i_3_2\ => sprite_7_n_18,
      \out_rgb[19]_INST_0_i_4_0\ => sprite_4_n_8,
      \out_rgb[19]_INST_0_i_4_1\ => sprite_7_n_19,
      \out_rgb[19]_INST_0_i_5_0\ => sprite_1_n_6,
      \out_rgb[19]_INST_0_i_7_0\(0) => \sprite_enabled_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_7_1\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_7_1\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_7_1\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_7_1\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_7_2\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_7_2\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_7_2\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_7_2\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_7_3\(3) => \sprite_primary_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_7_3\(2) => \sprite_primary_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_7_3\(1) => \sprite_primary_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_7_3\(0) => \sprite_primary_color_0_reg_n_0_[0]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      ram_reg_0 => sprite_7_n_7,
      ram_reg_0_0 => sprite_6_n_0,
      ram_reg_0_1 => \out_rgb[19]_INST_0_i_9_n_0\,
      ram_reg_0_2(3) => \border_color_reg_n_0_[3]\,
      ram_reg_0_2(2) => \border_color_reg_n_0_[2]\,
      ram_reg_0_2(1) => \border_color_reg_n_0_[1]\,
      ram_reg_0_2(0) => \border_color_reg_n_0_[0]\,
      ram_reg_0_3 => sprite_6_n_8,
      ram_reg_0_4 => sprite_6_n_7,
      ram_reg_0_5 => sprite_6_n_6,
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_1 => show_pixel_sprite_1,
      show_pixel_sprite_2 => show_pixel_sprite_2,
      \sprite_data[23]_i_3__5\ => \addr_b[6]_INST_0_i_2_n_0\,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[0]\,
      \sprite_data_reg[0]_1\(0) => \multi_color_mode_reg_n_0_[0]\,
      \sprite_priority_reg[0]\ => sprite_0_n_0,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12_0\(7 downto 0) => sprite_0_xpos(7 downto 0),
      \toggle_reg[1]_i_12_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_15_0\(7) => \sprite_0_ypos_reg_n_0_[7]\,
      \toggle_reg[1]_i_15_0\(6) => \sprite_0_ypos_reg_n_0_[6]\,
      \toggle_reg[1]_i_15_0\(5) => \sprite_0_ypos_reg_n_0_[5]\,
      \toggle_reg[1]_i_15_0\(4) => \sprite_0_ypos_reg_n_0_[4]\,
      \toggle_reg[1]_i_15_0\(3) => \sprite_0_ypos_reg_n_0_[3]\,
      \toggle_reg[1]_i_15_0\(2) => \sprite_0_ypos_reg_n_0_[2]\,
      \toggle_reg[1]_i_15_0\(1) => \sprite_0_ypos_reg_n_0_[1]\,
      \toggle_reg[1]_i_15_0\(0) => \sprite_0_ypos_reg_n_0_[0]\,
      \toggle_reg[1]_i_2_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2_1\(0) => \sprite_msb_x_reg_n_0_[0]\,
      \toggle_reg[1]_i_3_0\(8 downto 0) => y_pos_reg(8 downto 0),
      \toggle_reg[1]_i_45_0\(0) => \y_expand_reg_n_0_[0]\,
      \toggle_reg[1]_i_45_1\ => sprite_7_n_22,
      \x_pos_reg[0]\ => sprite_0_n_19,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7),
      \y_pos_reg[4]\ => sprite_0_n_3,
      \y_pos_reg[5]\ => sprite_0_n_1,
      \y_pos_reg[5]_0\ => sprite_0_n_6,
      \y_pos_reg[6]\ => sprite_0_n_2
    );
\sprite_0_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => sprite_0_xpos(0),
      R => '0'
    );
\sprite_0_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => sprite_0_xpos(1),
      R => '0'
    );
\sprite_0_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => sprite_0_xpos(2),
      R => '0'
    );
\sprite_0_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => sprite_0_xpos(3),
      R => '0'
    );
\sprite_0_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => sprite_0_xpos(4),
      R => '0'
    );
\sprite_0_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => sprite_0_xpos(5),
      R => '0'
    );
\sprite_0_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => sprite_0_xpos(6),
      R => '0'
    );
\sprite_0_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => sprite_0_xpos(7),
      R => '0'
    );
\sprite_0_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_0_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_0_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_0_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_0_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_0_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_0_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_0_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_0_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_0_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_0_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_0_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_0_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_0_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_0_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_0_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_0_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_1: entity work.design_1_block_test_0_1_sprite_generator_1
     port map (
      CO(0) => sprite_display_region15_in,
      Q(7) => \sprite_1_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_1_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_1_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_1_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_1_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_1_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_1_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_1_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_1(3 downto 0) => out_pixel_sprite_1(3 downto 0),
      out_pixel_sprite_2(0) => out_pixel_sprite_2(3),
      \out_rgb[19]_INST_0_i_22\(0) => \sprite_priority_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_48\(0) => \sprite_enabled_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_5_0\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5_0\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5_0\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5_0\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_5_1\(3) => \sprite_primary_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5_1\(2) => \sprite_primary_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5_1\(1) => \sprite_primary_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5_1\(0) => \sprite_primary_color_1_reg_n_0_[0]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_1 => show_pixel_sprite_1,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[1]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[1]\,
      \sprite_multi_color_1_reg[3]\ => sprite_1_n_0,
      \sprite_priority_reg[1]\ => sprite_1_n_6,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__0_0\(7) => \sprite_1_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__0_0\(6) => \sprite_1_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__0_0\(5) => \sprite_1_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__0_0\(4) => \sprite_1_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__0_0\(3) => \sprite_1_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__0_0\(2) => \sprite_1_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__0_0\(1) => \sprite_1_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__0_0\(0) => \sprite_1_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__0_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__0_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__0_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__0_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__0_1\(0) => \sprite_msb_x_reg_n_0_[1]\,
      \toggle_reg[1]_i_39_0\(0) => \y_expand_reg_n_0_[1]\,
      \toggle_reg[1]_i_39_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_1_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_1_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_1_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_1_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_1_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_1_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_1_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_1_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_1_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_1_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_1_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_1_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_1_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_1_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_1_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_1_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_1_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_1_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_1_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_1_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_1_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_1_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_1_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_1_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_1_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_1_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_1_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_1_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_1_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_1_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_1_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_1_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_1_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_2: entity work.design_1_block_test_0_1_sprite_generator_2
     port map (
      CO(0) => sprite_display_region15_in_3,
      Q(7) => \sprite_2_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_2_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_2_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_2_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_2_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_2_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_2_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_2_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_2(3 downto 0) => out_pixel_sprite_2(3 downto 0),
      \out_rgb[19]_INST_0_i_22\(0) => \sprite_enabled_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_5_0\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5_0\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5_0\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5_0\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_5_1\(3) => \sprite_primary_color_2_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_5_1\(2) => \sprite_primary_color_2_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_5_1\(1) => \sprite_primary_color_2_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_5_1\(0) => \sprite_primary_color_2_reg_n_0_[0]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_1 => show_pixel_sprite_1,
      show_pixel_sprite_2 => show_pixel_sprite_2,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[2]\,
      \sprite_data_reg[0]_1\(0) => \multi_color_mode_reg_n_0_[2]\,
      \sprite_data_reg[0]_2\ => sprite_0_n_19,
      \sprite_data_reg[23]_0\ => sprite_2_n_0,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__1_0\(7) => \sprite_2_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__1_0\(6) => \sprite_2_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__1_0\(5) => \sprite_2_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__1_0\(4) => \sprite_2_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__1_0\(3) => \sprite_2_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__1_0\(2) => \sprite_2_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__1_0\(1) => \sprite_2_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__1_0\(0) => \sprite_2_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__1_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__1_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14__0_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__0_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__0_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14__0_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__1_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__1_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__1_1\(0) => \sprite_msb_x_reg_n_0_[2]\,
      \toggle_reg[1]_i_39__0_0\(0) => \y_expand_reg_n_0_[2]\,
      \toggle_reg[1]_i_39__0_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_2_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_2_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_2_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_2_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_2_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_2_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_2_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_2_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_2_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_2_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_2_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_2_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_2_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_2_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_2_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_2_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_2_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_2_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_2_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_2_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_2_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_2_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_2_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_2_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_2_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_2_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_2_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_2_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_2_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_2_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_2_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_2_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_2_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_3: entity work.design_1_block_test_0_1_sprite_generator_3
     port map (
      CO(0) => sprite_display_region15_in_6,
      Q(7) => \sprite_3_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_3_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_3_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_3_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_3_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_3_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_3_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_3_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_3(3 downto 0) => out_pixel_sprite_3(3 downto 0),
      \out_rgb[19]_INST_0_i_29\(0) => \sprite_priority_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_29_0\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_29_0\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_29_0\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_29_0\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_29_1\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_29_1\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_29_1\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_29_1\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_29_2\(3) => \sprite_primary_color_3_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_29_2\(2) => \sprite_primary_color_3_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_29_2\(1) => \sprite_primary_color_3_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_29_2\(0) => \sprite_primary_color_3_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_55\(0) => \sprite_enabled_reg_n_0_[3]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_3 => show_pixel_sprite_3,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[3]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[3]\,
      \sprite_priority_reg[3]\ => sprite_3_n_0,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__2_0\(7) => \sprite_3_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__2_0\(6) => \sprite_3_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__2_0\(5) => \sprite_3_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__2_0\(4) => \sprite_3_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__2_0\(3) => \sprite_3_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__2_0\(2) => \sprite_3_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__2_0\(1) => \sprite_3_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__2_0\(0) => \sprite_3_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__2_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__2_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14__1_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__1_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__1_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14__1_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__2_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__2_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__2_1\(0) => \sprite_msb_x_reg_n_0_[3]\,
      \toggle_reg[1]_i_39__1_0\(0) => \y_expand_reg_n_0_[3]\,
      \toggle_reg[1]_i_39__1_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_3_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_3_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_3_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_3_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_3_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_3_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_3_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_3_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_3_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_3_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_3_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_3_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_3_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_3_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_3_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_xpos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_3_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_3_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_3_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_3_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_3_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_3_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_3_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_3_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_3_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_3_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_3_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_3_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_3_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_3_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_3_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_3_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_3_ypos_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_3_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_4: entity work.design_1_block_test_0_1_sprite_generator_4
     port map (
      CO(0) => sprite_display_region15_in_9,
      Q(7) => \sprite_4_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_4_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_4_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_4_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_4_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_4_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_4_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_4_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_3(3 downto 0) => out_pixel_sprite_3(3 downto 0),
      out_pixel_sprite_5(2 downto 0) => out_pixel_sprite_5(2 downto 0),
      \out_rgb[19]_INST_0_i_31\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_31_0\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31_0\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31_0\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31_0\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_31_1\(3) => \sprite_primary_color_4_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31_1\(2) => \sprite_primary_color_4_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31_1\(1) => \sprite_primary_color_4_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31_1\(0) => \sprite_primary_color_4_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_51_0\(2) => \^q\(0),
      \out_rgb[19]_INST_0_i_51_0\(1) => \sprite_priority_reg_n_0_[4]\,
      \out_rgb[19]_INST_0_i_51_0\(0) => \sprite_priority_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_6\ => sprite_3_n_0,
      \out_rgb[19]_INST_0_i_6_0\ => sprite_5_n_2,
      \out_rgb[19]_INST_0_i_79\(0) => \sprite_enabled_reg_n_0_[4]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_3 => show_pixel_sprite_3,
      show_pixel_sprite_4 => show_pixel_sprite_4,
      show_pixel_sprite_5 => show_pixel_sprite_5,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[4]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[4]\,
      \sprite_multi_color_1_reg[0]\ => sprite_4_n_4,
      \sprite_multi_color_1_reg[0]_0\ => sprite_4_n_8,
      \sprite_multi_color_1_reg[1]\ => sprite_4_n_0,
      \sprite_multi_color_1_reg[2]\ => sprite_4_n_5,
      \sprite_multi_color_1_reg[3]\(2 downto 0) => out_pixel_sprite_4(3 downto 1),
      \sprite_priority_reg[3]\ => sprite_4_n_7,
      \sprite_priority_reg[4]\ => sprite_4_n_6,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__3_0\(7) => \sprite_4_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__3_0\(6) => \sprite_4_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__3_0\(5) => \sprite_4_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__3_0\(4) => \sprite_4_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__3_0\(3) => \sprite_4_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__3_0\(2) => \sprite_4_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__3_0\(1) => \sprite_4_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__3_0\(0) => \sprite_4_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__3_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__3_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14__2_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__2_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__2_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14__2_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__3_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__3_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__3_1\(0) => \sprite_msb_x_reg_n_0_[4]\,
      \toggle_reg[1]_i_39__2_0\(0) => \y_expand_reg_n_0_[4]\,
      \toggle_reg[1]_i_39__2_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_4_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_4_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_4_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_4_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_4_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_4_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_4_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_4_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_4_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_4_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_4_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_4_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_4_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_4_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_4_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_4_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_4_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_4_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_4_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_4_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_4_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_4_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_4_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_4_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_4_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_4_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_4_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_4_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_4_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_4_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_4_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_4_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_4_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_5: entity work.design_1_block_test_0_1_sprite_generator_5
     port map (
      CO(0) => sprite_display_region15_in_12,
      Q(7) => \sprite_5_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_5_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_5_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_5_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_5_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_5_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_5_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_5_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_3(2 downto 0) => out_pixel_sprite_3(3 downto 1),
      \out_rgb[19]_INST_0_i_29\(0) => \^q\(0),
      \out_rgb[19]_INST_0_i_31_0\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31_0\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31_0\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31_0\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_31_1\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31_1\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31_1\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31_1\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_31_2\(3) => \sprite_primary_color_5_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_31_2\(2) => \sprite_primary_color_5_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_31_2\(1) => \sprite_primary_color_5_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_31_2\(0) => \sprite_primary_color_5_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_67\(0) => \sprite_enabled_reg_n_0_[5]\,
      \out_rgb[19]_INST_0_i_7\(2 downto 0) => out_pixel_sprite_4(3 downto 1),
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_3 => show_pixel_sprite_3,
      show_pixel_sprite_4 => show_pixel_sprite_4,
      show_pixel_sprite_5 => show_pixel_sprite_5,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[5]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[5]\,
      \sprite_enabled_reg[5]\ => sprite_5_n_0,
      \sprite_multi_color_1_reg[1]\ => sprite_5_n_8,
      \sprite_multi_color_1_reg[2]\(2 downto 0) => out_pixel_sprite_5(2 downto 0),
      \sprite_multi_color_1_reg[2]_0\ => sprite_5_n_7,
      \sprite_multi_color_1_reg[3]\ => sprite_5_n_6,
      \sprite_priority_reg[5]\ => sprite_5_n_2,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__4_0\(7) => \sprite_5_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__4_0\(6) => \sprite_5_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__4_0\(5) => \sprite_5_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__4_0\(4) => \sprite_5_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__4_0\(3) => \sprite_5_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__4_0\(2) => \sprite_5_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__4_0\(1) => \sprite_5_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__4_0\(0) => \sprite_5_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__4_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__4_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14__3_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__3_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__3_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14__3_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__4_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__4_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__4_1\(0) => \sprite_msb_x_reg_n_0_[5]\,
      \toggle_reg[1]_i_39__3_0\(0) => \y_expand_reg_n_0_[5]\,
      \toggle_reg[1]_i_39__3_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_5_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_5_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_5_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_5_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_5_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_5_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_5_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_5_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_5_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_5_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_5_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_5_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_5_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_5_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_5_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_5_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_5_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_5_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_5_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_5_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_5_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_5_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_5_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_5_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_5_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_5_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_5_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_5_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_5_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_5_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_5_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_5_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_5_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_6: entity work.design_1_block_test_0_1_sprite_generator_6
     port map (
      CO(0) => sprite_display_region15_in_15,
      Q(7) => \sprite_6_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_6_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_6_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_6_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_6_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_6_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_6_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_6_ypos_reg_n_0_[0]\,
      clk => clk,
      out_pixel_sprite_6(3 downto 0) => out_pixel_sprite_6(3 downto 0),
      \out_rgb[19]_INST_0_i_1\ => sprite_7_n_3,
      \out_rgb[19]_INST_0_i_1_0\ => sprite_4_n_6,
      \out_rgb[19]_INST_0_i_2\ => sprite_7_n_4,
      \out_rgb[19]_INST_0_i_2_0\ => sprite_4_n_5,
      \out_rgb[19]_INST_0_i_3\ => sprite_4_n_7,
      \out_rgb[19]_INST_0_i_32\(0) => \sprite_enabled_reg_n_0_[6]\,
      \out_rgb[19]_INST_0_i_32_0\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_0\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_0\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_0\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_32_1\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_1\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_1\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_1\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_32_2\(3) => \sprite_primary_color_6_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_2\(2) => \sprite_primary_color_6_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_2\(1) => \sprite_primary_color_6_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_2\(0) => \sprite_primary_color_6_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_3_0\ => sprite_0_n_0,
      \out_rgb[19]_INST_0_i_3_1\ => sprite_7_n_6,
      \out_rgb[19]_INST_0_i_3_2\ => sprite_4_n_0,
      \out_rgb[19]_INST_0_i_4\ => sprite_7_n_5,
      \out_rgb[19]_INST_0_i_4_0\ => sprite_4_n_4,
      \out_rgb[19]_INST_0_i_8\(0) => \sprite_priority_reg_n_0_[6]\,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_6 => show_pixel_sprite_6,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[6]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[6]\,
      \sprite_priority_reg[6]\ => sprite_6_n_0,
      \sprite_priority_reg[6]_0\ => sprite_6_n_1,
      \sprite_priority_reg[6]_1\ => sprite_6_n_6,
      \sprite_priority_reg[6]_2\ => sprite_6_n_7,
      \sprite_priority_reg[6]_3\ => sprite_6_n_8,
      \toggle_reg[0]_0\ => sprite_7_n_0,
      \toggle_reg[1]_i_12__5_0\(7) => \sprite_6_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__5_0\(6) => \sprite_6_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__5_0\(5) => \sprite_6_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__5_0\(4) => \sprite_6_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__5_0\(3) => \sprite_6_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__5_0\(2) => \sprite_6_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__5_0\(1) => \sprite_6_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__5_0\(0) => \sprite_6_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_12__5_1\ => sprite_7_n_1,
      \toggle_reg[1]_i_12__5_2\ => sprite_7_n_2,
      \toggle_reg[1]_i_14__4_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__4_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__4_2\(3 downto 0) => y_pos_reg(3 downto 0),
      \toggle_reg[1]_i_14__4_3\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__5_0\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle_reg[1]_i_2__5_0\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_2__5_1\(0) => \sprite_msb_x_reg_n_0_[6]\,
      \toggle_reg[1]_i_39__4_0\(0) => \y_expand_reg_n_0_[6]\,
      \toggle_reg[1]_i_39__4_1\ => sprite_7_n_22,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7)
    );
\sprite_6_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_6_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_6_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_6_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_6_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_6_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_6_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_6_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_6_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_6_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_6_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_6_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_6_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_6_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_6_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_6_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_6_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_6_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_6_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_6_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_6_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_6_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_6_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_6_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_6_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_6_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_6_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_6_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_6_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_6_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_6_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_6_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_6_ypos_reg_n_0_[7]\,
      R => '0'
    );
sprite_7: entity work.design_1_block_test_0_1_sprite_generator_7
     port map (
      CO(0) => sprite_display_region15_in_18,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      O(0) => bit_data_pointer0(9),
      Q(7) => \sprite_7_ypos_reg_n_0_[7]\,
      Q(6) => \sprite_7_ypos_reg_n_0_[6]\,
      Q(5) => \sprite_7_ypos_reg_n_0_[5]\,
      Q(4) => \sprite_7_ypos_reg_n_0_[4]\,
      Q(3) => \sprite_7_ypos_reg_n_0_[3]\,
      Q(2) => \sprite_7_ypos_reg_n_0_[2]\,
      Q(1) => \sprite_7_ypos_reg_n_0_[1]\,
      Q(0) => \sprite_7_ypos_reg_n_0_[0]\,
      cia_2_port_a(0) => cia_2_port_a(0),
      clk => clk,
      data_b(7 downto 0) => data_b(7 downto 0),
      is_equal_raster_delayed_i_6(3 downto 0) => y_pos_reg(3 downto 0),
      \mem_pointers_reg[3]\ => p_2_in(13),
      \mem_pointers_reg[6]\ => p_2_in(12),
      out_pixel_sprite_6(3 downto 0) => out_pixel_sprite_6(3 downto 0),
      \out_rgb[19]_INST_0_i_11\ => \out_rgb[19]_INST_0_i_84_n_0\,
      \out_rgb[19]_INST_0_i_13\ => sprite_6_n_1,
      \out_rgb[19]_INST_0_i_13_0\(0) => p_1_in,
      \out_rgb[19]_INST_0_i_13_1\ => sprite_4_n_7,
      \out_rgb[19]_INST_0_i_13_2\ => sprite_0_n_0,
      \out_rgb[19]_INST_0_i_14\ => \out_rgb[19]_INST_0_i_89_n_0\,
      \out_rgb[19]_INST_0_i_17\ => \out_rgb[19]_INST_0_i_94_n_0\,
      \out_rgb[19]_INST_0_i_32_0\(3) => \sprite_multi_color_1_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_0\(2) => \sprite_multi_color_1_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_0\(1) => \sprite_multi_color_1_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_0\(0) => \sprite_multi_color_1_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_32_1\(3) => \sprite_multi_color_0_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_1\(2) => \sprite_multi_color_0_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_1\(1) => \sprite_multi_color_0_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_1\(0) => \sprite_multi_color_0_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_32_2\(3) => \sprite_primary_color_7_reg_n_0_[3]\,
      \out_rgb[19]_INST_0_i_32_2\(2) => \sprite_primary_color_7_reg_n_0_[2]\,
      \out_rgb[19]_INST_0_i_32_2\(1) => \sprite_primary_color_7_reg_n_0_[1]\,
      \out_rgb[19]_INST_0_i_32_2\(0) => \sprite_primary_color_7_reg_n_0_[0]\,
      \out_rgb[19]_INST_0_i_47_0\(0) => \sprite_enabled_reg_n_0_[7]\,
      \out_rgb[19]_INST_0_i_6\(0) => \^q\(1),
      \out_rgb[19]_INST_0_i_6_0\ => \out_rgb[19]_INST_0_i_69_n_0\,
      \out_rgb[19]_INST_0_i_7\ => sprite_5_n_0,
      p_0_out(7 downto 0) => p_0_out(7 downto 0),
      ram_reg_1_7 => \addr_b[13]_INST_0_i_1_n_0\,
      ram_reg_1_7_0(3) => \mem_pointers_reg_n_0_[7]\,
      ram_reg_1_7_0(2) => \mem_pointers_reg_n_0_[6]\,
      ram_reg_1_7_0(1) => \mem_pointers_reg_n_0_[3]\,
      ram_reg_1_7_0(0) => \mem_pointers_reg_n_0_[2]\,
      ram_reg_1_7_1 => \addr_b[13]_INST_0_i_2_n_0\,
      ram_reg_1_7_2(1 downto 0) => sprite_data_location(7 downto 6),
      ram_reg_1_7_3(0) => \screen_control_1_reg_n_0_[5]\,
      raster_x_pos(0) => sprite_7_n_23,
      show_pixel_sprite_6 => show_pixel_sprite_6,
      \sprite_data_reg[0]_0\(0) => \x_expand_reg_n_0_[7]\,
      \sprite_data_reg[0]_1\ => sprite_0_n_19,
      \sprite_data_reg[0]_2\(0) => \multi_color_mode_reg_n_0_[7]\,
      \sprite_multi_color_1_reg[0]\ => sprite_7_n_19,
      \sprite_multi_color_1_reg[1]\ => sprite_7_n_18,
      \sprite_multi_color_1_reg[2]\ => sprite_7_n_20,
      \sprite_multi_color_1_reg[3]\ => sprite_7_n_21,
      \sprite_priority_reg[7]\ => sprite_7_n_3,
      \sprite_priority_reg[7]_0\ => sprite_7_n_4,
      \sprite_priority_reg[7]_1\ => sprite_7_n_5,
      \sprite_priority_reg[7]_2\ => sprite_7_n_6,
      \sprite_priority_reg[7]_3\ => sprite_7_n_7,
      \toggle[1]_i_14\(8 downto 4) => \x_pos_reg__0\(8 downto 4),
      \toggle[1]_i_14\(3 downto 0) => x_pos_reg(3 downto 0),
      \toggle_reg[1]_i_12__6_0\(7) => \sprite_7_xpos_reg_n_0_[7]\,
      \toggle_reg[1]_i_12__6_0\(6) => \sprite_7_xpos_reg_n_0_[6]\,
      \toggle_reg[1]_i_12__6_0\(5) => \sprite_7_xpos_reg_n_0_[5]\,
      \toggle_reg[1]_i_12__6_0\(4) => \sprite_7_xpos_reg_n_0_[4]\,
      \toggle_reg[1]_i_12__6_0\(3) => \sprite_7_xpos_reg_n_0_[3]\,
      \toggle_reg[1]_i_12__6_0\(2) => \sprite_7_xpos_reg_n_0_[2]\,
      \toggle_reg[1]_i_12__6_0\(1) => \sprite_7_xpos_reg_n_0_[1]\,
      \toggle_reg[1]_i_12__6_0\(0) => \sprite_7_xpos_reg_n_0_[0]\,
      \toggle_reg[1]_i_14__5_0\ => sprite_0_n_1,
      \toggle_reg[1]_i_14__5_1\ => sprite_0_n_2,
      \toggle_reg[1]_i_14__5_2\ => sprite_0_n_3,
      \toggle_reg[1]_i_2__6_0\(0) => \sprite_msb_x_reg_n_0_[7]\,
      \toggle_reg[1]_i_39__5_0\(0) => \y_expand_reg_n_0_[7]\,
      \x_pos_reg[6]\ => sprite_7_n_2,
      \x_pos_reg[7]\ => sprite_7_n_1,
      \x_pos_reg[8]\ => sprite_7_n_0,
      y_pos_minus_7(1 downto 0) => y_pos_minus_7(8 downto 7),
      \y_pos_reg[3]\ => sprite_7_n_22
    );
\sprite_7_xpos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_7_xpos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_7_xpos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_7_xpos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_7_xpos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_7_xpos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_7_xpos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_7_xpos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_7_xpos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_7_xpos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_7_xpos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_7_xpos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_7_xpos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_7_xpos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_7_xpos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_xpos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_7_xpos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_7_ypos_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_7_ypos_reg_n_0_[0]\,
      R => '0'
    );
\sprite_7_ypos_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_7_ypos_reg_n_0_[1]\,
      R => '0'
    );
\sprite_7_ypos_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_7_ypos_reg_n_0_[2]\,
      R => '0'
    );
\sprite_7_ypos_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_7_ypos_reg_n_0_[3]\,
      R => '0'
    );
\sprite_7_ypos_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_7_ypos_reg_n_0_[4]\,
      R => '0'
    );
\sprite_7_ypos_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_7_ypos_reg_n_0_[5]\,
      R => '0'
    );
\sprite_7_ypos_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_7_ypos_reg_n_0_[6]\,
      R => '0'
    );
\sprite_7_ypos_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_7_ypos_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_7_ypos_reg_n_0_[7]\,
      R => '0'
    );
\sprite_data_location[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \addr_b[6]_INST_0_i_2_n_0\,
      I1 => x_pos_reg(2),
      I2 => x_pos_reg(3),
      I3 => x_pos_reg(0),
      I4 => x_pos_reg(1),
      O => sprite_data_location0
    );
\sprite_data_location_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(0),
      Q => sprite_data_location(0),
      R => '0'
    );
\sprite_data_location_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(1),
      Q => sprite_data_location(1),
      R => '0'
    );
\sprite_data_location_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(2),
      Q => sprite_data_location(2),
      R => '0'
    );
\sprite_data_location_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(3),
      Q => sprite_data_location(3),
      R => '0'
    );
\sprite_data_location_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(4),
      Q => sprite_data_location(4),
      R => '0'
    );
\sprite_data_location_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(5),
      Q => sprite_data_location(5),
      R => '0'
    );
\sprite_data_location_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(6),
      Q => sprite_data_location(6),
      R => '0'
    );
\sprite_data_location_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => sprite_data_location0,
      D => p_0_out(7),
      Q => sprite_data_location(7),
      R => '0'
    );
\sprite_enabled_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_enabled_reg_n_0_[0]\,
      R => '0'
    );
\sprite_enabled_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_enabled_reg_n_0_[1]\,
      R => '0'
    );
\sprite_enabled_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_enabled_reg_n_0_[2]\,
      R => '0'
    );
\sprite_enabled_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_enabled_reg_n_0_[3]\,
      R => '0'
    );
\sprite_enabled_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_enabled_reg_n_0_[4]\,
      R => '0'
    );
\sprite_enabled_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_enabled_reg_n_0_[5]\,
      R => '0'
    );
\sprite_enabled_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_enabled_reg_n_0_[6]\,
      R => '0'
    );
\sprite_enabled_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_enabled_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_enabled_reg_n_0_[7]\,
      R => '0'
    );
\sprite_msb_x_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_msb_x_reg_n_0_[0]\,
      R => '0'
    );
\sprite_msb_x_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_msb_x_reg_n_0_[1]\,
      R => '0'
    );
\sprite_msb_x_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_msb_x_reg_n_0_[2]\,
      R => '0'
    );
\sprite_msb_x_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_msb_x_reg_n_0_[3]\,
      R => '0'
    );
\sprite_msb_x_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_msb_x_reg_n_0_[4]\,
      R => '0'
    );
\sprite_msb_x_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_msb_x_reg_n_0_[5]\,
      R => '0'
    );
\sprite_msb_x_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_msb_x_reg_n_0_[6]\,
      R => '0'
    );
\sprite_msb_x_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_1_mhz,
      CE => \sprite_msb_x_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_msb_x_reg_n_0_[7]\,
      R => '0'
    );
\sprite_multi_color_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_multi_color_0_reg_n_0_[0]\,
      R => '0'
    );
\sprite_multi_color_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_multi_color_0_reg_n_0_[1]\,
      R => '0'
    );
\sprite_multi_color_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_multi_color_0_reg_n_0_[2]\,
      R => '0'
    );
\sprite_multi_color_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_multi_color_0_reg_n_0_[3]\,
      R => '0'
    );
\sprite_multi_color_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_multi_color_0_reg[6]_0\(0),
      R => '0'
    );
\sprite_multi_color_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_multi_color_0_reg_n_0_[5]\,
      R => '0'
    );
\sprite_multi_color_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_multi_color_0_reg[6]_0\(1),
      R => '0'
    );
\sprite_multi_color_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_multi_color_0_reg_n_0_[7]\,
      R => '0'
    );
\sprite_multi_color_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_multi_color_1_reg_n_0_[0]\,
      R => '0'
    );
\sprite_multi_color_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_multi_color_1_reg_n_0_[1]\,
      R => '0'
    );
\sprite_multi_color_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_multi_color_1_reg_n_0_[2]\,
      R => '0'
    );
\sprite_multi_color_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_multi_color_1_reg_n_0_[3]\,
      R => '0'
    );
\sprite_multi_color_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_multi_color_1_reg_n_0_[4]\,
      R => '0'
    );
\sprite_multi_color_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_multi_color_1_reg_n_0_[5]\,
      R => '0'
    );
\sprite_multi_color_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_multi_color_1_reg_n_0_[6]\,
      R => '0'
    );
\sprite_multi_color_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_multi_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_multi_color_1_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_0_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_0_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_0_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_0_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_0_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_0_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_0_reg_n_0_[6]\,
      R => '0'
    );
\sprite_primary_color_0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_0_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_0_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_1_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_1_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_1_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_1_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_1_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_1_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_1_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_1_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_1_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_2_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_2_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_2_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_2_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_2_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_2_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_2_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_2_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_2_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_3_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_3_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_3_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_3_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_3_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_3_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_3_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_3_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_3_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_4_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_4_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_4_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_4_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_4_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_4_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_4_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_4_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_4_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_5_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_5_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_5_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_5_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_5_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_5_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_5_reg[6]_0\(1),
      R => '0'
    );
\sprite_primary_color_5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_5_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_5_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_6_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_6_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_6_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_6_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_6_reg[6]_0\(0),
      R => '0'
    );
\sprite_primary_color_6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_6_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_6_reg[6]_0\(1),
      R => '0'
    );
\sprite_primary_color_6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_6_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_6_reg_n_0_[7]\,
      R => '0'
    );
\sprite_primary_color_7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_primary_color_7_reg_n_0_[0]\,
      R => '0'
    );
\sprite_primary_color_7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_primary_color_7_reg_n_0_[1]\,
      R => '0'
    );
\sprite_primary_color_7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_primary_color_7_reg_n_0_[2]\,
      R => '0'
    );
\sprite_primary_color_7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_primary_color_7_reg_n_0_[3]\,
      R => '0'
    );
\sprite_primary_color_7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_primary_color_7_reg_n_0_[4]\,
      R => '0'
    );
\sprite_primary_color_7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \sprite_primary_color_7_reg_n_0_[5]\,
      R => '0'
    );
\sprite_primary_color_7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_primary_color_7_reg_n_0_[6]\,
      R => '0'
    );
\sprite_primary_color_7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_primary_color_7_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \sprite_primary_color_7_reg_n_0_[7]\,
      R => '0'
    );
\sprite_priority_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \sprite_priority_reg_n_0_[0]\,
      R => '0'
    );
\sprite_priority_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \sprite_priority_reg_n_0_[1]\,
      R => '0'
    );
\sprite_priority_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \sprite_priority_reg_n_0_[2]\,
      R => '0'
    );
\sprite_priority_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \sprite_priority_reg_n_0_[3]\,
      R => '0'
    );
\sprite_priority_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \sprite_priority_reg_n_0_[4]\,
      R => '0'
    );
\sprite_priority_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \^q\(0),
      R => '0'
    );
\sprite_priority_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \sprite_priority_reg_n_0_[6]\,
      R => '0'
    );
\sprite_priority_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \sprite_priority_reg[7]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \^q\(1),
      R => '0'
    );
\state[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^c64_reset\,
      I1 => reset_cpu,
      O => AR(0)
    );
\toggle[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__0_n_0\
    );
\toggle[1]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__1_n_0\
    );
\toggle[1]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__2_n_0\
    );
\toggle[1]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__3_n_0\
    );
\toggle[1]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__4_n_0\
    );
\toggle[1]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__5_n_0\
    );
\toggle[1]_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => sprite_0_n_6,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \toggle[1]_i_10__6_n_0\
    );
\toggle[1]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11_n_0\
    );
\toggle[1]_i_11__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__1_n_0\
    );
\toggle[1]_i_11__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__2_n_0\
    );
\toggle[1]_i_11__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__3_n_0\
    );
\toggle[1]_i_11__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__4_n_0\
    );
\toggle[1]_i_11__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__5_n_0\
    );
\toggle[1]_i_11__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_pos_minus_7(8),
      O => \toggle[1]_i_11__6_n_0\
    );
\toggle[1]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_1_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__0_n_0\
    );
\toggle[1]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_2_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__1_n_0\
    );
\toggle[1]_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_3_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__2_n_0\
    );
\toggle[1]_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_4_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__3_n_0\
    );
\toggle[1]_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_5_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__4_n_0\
    );
\toggle[1]_i_24__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_6_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__5_n_0\
    );
\toggle[1]_i_24__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F01"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[6]\,
      I1 => sprite_0_n_2,
      I2 => \sprite_7_ypos_reg_n_0_[7]\,
      I3 => y_pos_minus_7(7),
      O => \toggle[1]_i_24__6_n_0\
    );
\toggle[1]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_1_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__0_n_0\
    );
\toggle[1]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_2_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__1_n_0\
    );
\toggle[1]_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_3_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__2_n_0\
    );
\toggle[1]_i_25__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_4_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__3_n_0\
    );
\toggle[1]_i_25__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_5_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__4_n_0\
    );
\toggle[1]_i_25__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_6_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__5_n_0\
    );
\toggle[1]_i_25__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F1"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[4]\,
      I1 => sprite_0_n_3,
      I2 => sprite_0_n_1,
      I3 => \sprite_7_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_25__6_n_0\
    );
\toggle[1]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_1_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__0_n_0\
    );
\toggle[1]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_2_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__1_n_0\
    );
\toggle[1]_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_3_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__2_n_0\
    );
\toggle[1]_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_4_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__3_n_0\
    );
\toggle[1]_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_5_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__4_n_0\
    );
\toggle[1]_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_6_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__5_n_0\
    );
\toggle[1]_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00011110CCC77773"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_7_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_26__6_n_0\
    );
\toggle[1]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_1_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__0_n_0\
    );
\toggle[1]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_2_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__1_n_0\
    );
\toggle[1]_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_3_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__2_n_0\
    );
\toggle[1]_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_4_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__3_n_0\
    );
\toggle[1]_i_27__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_5_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__4_n_0\
    );
\toggle[1]_i_27__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_6_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__5_n_0\
    );
\toggle[1]_i_27__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01D3"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_7_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_27__6_n_0\
    );
\toggle[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_1_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_1_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28_n_0\
    );
\toggle[1]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_2_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_2_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__0_n_0\
    );
\toggle[1]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_3_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_3_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__1_n_0\
    );
\toggle[1]_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_4_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_4_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__2_n_0\
    );
\toggle[1]_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_5_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_5_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__3_n_0\
    );
\toggle[1]_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_6_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_6_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__4_n_0\
    );
\toggle[1]_i_28__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_2,
      I1 => \sprite_7_ypos_reg_n_0_[6]\,
      I2 => y_pos_minus_7(7),
      I3 => \sprite_7_ypos_reg_n_0_[7]\,
      O => \toggle[1]_i_28__5_n_0\
    );
\toggle[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_1_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_1_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29_n_0\
    );
\toggle[1]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_2_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_2_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__0_n_0\
    );
\toggle[1]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_3_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_3_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__1_n_0\
    );
\toggle[1]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_4_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_4_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__2_n_0\
    );
\toggle[1]_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_5_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_5_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__3_n_0\
    );
\toggle[1]_i_29__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_6_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_6_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__4_n_0\
    );
\toggle[1]_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => sprite_0_n_3,
      I1 => \sprite_7_ypos_reg_n_0_[4]\,
      I2 => sprite_0_n_1,
      I3 => \sprite_7_ypos_reg_n_0_[5]\,
      O => \toggle[1]_i_29__5_n_0\
    );
\toggle[1]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_1_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__0_n_0\
    );
\toggle[1]_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_2_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__1_n_0\
    );
\toggle[1]_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_3_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__2_n_0\
    );
\toggle[1]_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_4_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__3_n_0\
    );
\toggle[1]_i_30__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_5_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__4_n_0\
    );
\toggle[1]_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_6_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__5_n_0\
    );
\toggle[1]_i_30__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4442222111188884"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[2]\,
      I1 => y_pos_reg(3),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      I4 => y_pos_reg(2),
      I5 => \sprite_7_ypos_reg_n_0_[3]\,
      O => \toggle[1]_i_30__6_n_0\
    );
\toggle[1]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_1_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_1_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__0_n_0\
    );
\toggle[1]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_2_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_2_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__1_n_0\
    );
\toggle[1]_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_3_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_3_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__2_n_0\
    );
\toggle[1]_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_4_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_4_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__3_n_0\
    );
\toggle[1]_i_31__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_5_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_5_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__4_n_0\
    );
\toggle[1]_i_31__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_6_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_6_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__5_n_0\
    );
\toggle[1]_i_31__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4224"
    )
        port map (
      I0 => \sprite_7_ypos_reg_n_0_[0]\,
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => \sprite_7_ypos_reg_n_0_[1]\,
      O => \toggle[1]_i_31__6_n_0\
    );
\toggle_reg[1]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__0_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__0_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__1_n_0\
    );
\toggle_reg[1]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__1_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__2_n_0\
    );
\toggle_reg[1]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__2_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_6,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__3_n_0\
    );
\toggle_reg[1]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__3_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_9,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__4_n_0\
    );
\toggle_reg[1]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__4_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_12,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__5_n_0\
    );
\toggle_reg[1]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__5_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_15,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11__6_n_0\
    );
\toggle_reg[1]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \toggle_reg[1]_i_9__6_n_0\,
      CO(3 downto 1) => \NLW_toggle_reg[1]_i_3__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sprite_display_region15_in_18,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \toggle[1]_i_10__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_3__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \toggle[1]_i_11_n_0\
    );
\toggle_reg[1]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__0_n_0\,
      CO(2) => \toggle_reg[1]_i_9__0_n_1\,
      CO(1) => \toggle_reg[1]_i_9__0_n_2\,
      CO(0) => \toggle_reg[1]_i_9__0_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__0_n_0\,
      DI(2) => \toggle[1]_i_25__0_n_0\,
      DI(1) => \toggle[1]_i_26__0_n_0\,
      DI(0) => \toggle[1]_i_27__0_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28_n_0\,
      S(2) => \toggle[1]_i_29_n_0\,
      S(1) => \toggle[1]_i_30__0_n_0\,
      S(0) => \toggle[1]_i_31__0_n_0\
    );
\toggle_reg[1]_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__1_n_0\,
      CO(2) => \toggle_reg[1]_i_9__1_n_1\,
      CO(1) => \toggle_reg[1]_i_9__1_n_2\,
      CO(0) => \toggle_reg[1]_i_9__1_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__1_n_0\,
      DI(2) => \toggle[1]_i_25__1_n_0\,
      DI(1) => \toggle[1]_i_26__1_n_0\,
      DI(0) => \toggle[1]_i_27__1_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__0_n_0\,
      S(2) => \toggle[1]_i_29__0_n_0\,
      S(1) => \toggle[1]_i_30__1_n_0\,
      S(0) => \toggle[1]_i_31__1_n_0\
    );
\toggle_reg[1]_i_9__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__2_n_0\,
      CO(2) => \toggle_reg[1]_i_9__2_n_1\,
      CO(1) => \toggle_reg[1]_i_9__2_n_2\,
      CO(0) => \toggle_reg[1]_i_9__2_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__2_n_0\,
      DI(2) => \toggle[1]_i_25__2_n_0\,
      DI(1) => \toggle[1]_i_26__2_n_0\,
      DI(0) => \toggle[1]_i_27__2_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__1_n_0\,
      S(2) => \toggle[1]_i_29__1_n_0\,
      S(1) => \toggle[1]_i_30__2_n_0\,
      S(0) => \toggle[1]_i_31__2_n_0\
    );
\toggle_reg[1]_i_9__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__3_n_0\,
      CO(2) => \toggle_reg[1]_i_9__3_n_1\,
      CO(1) => \toggle_reg[1]_i_9__3_n_2\,
      CO(0) => \toggle_reg[1]_i_9__3_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__3_n_0\,
      DI(2) => \toggle[1]_i_25__3_n_0\,
      DI(1) => \toggle[1]_i_26__3_n_0\,
      DI(0) => \toggle[1]_i_27__3_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__2_n_0\,
      S(2) => \toggle[1]_i_29__2_n_0\,
      S(1) => \toggle[1]_i_30__3_n_0\,
      S(0) => \toggle[1]_i_31__3_n_0\
    );
\toggle_reg[1]_i_9__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__4_n_0\,
      CO(2) => \toggle_reg[1]_i_9__4_n_1\,
      CO(1) => \toggle_reg[1]_i_9__4_n_2\,
      CO(0) => \toggle_reg[1]_i_9__4_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__4_n_0\,
      DI(2) => \toggle[1]_i_25__4_n_0\,
      DI(1) => \toggle[1]_i_26__4_n_0\,
      DI(0) => \toggle[1]_i_27__4_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__3_n_0\,
      S(2) => \toggle[1]_i_29__3_n_0\,
      S(1) => \toggle[1]_i_30__4_n_0\,
      S(0) => \toggle[1]_i_31__4_n_0\
    );
\toggle_reg[1]_i_9__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__5_n_0\,
      CO(2) => \toggle_reg[1]_i_9__5_n_1\,
      CO(1) => \toggle_reg[1]_i_9__5_n_2\,
      CO(0) => \toggle_reg[1]_i_9__5_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__5_n_0\,
      DI(2) => \toggle[1]_i_25__5_n_0\,
      DI(1) => \toggle[1]_i_26__5_n_0\,
      DI(0) => \toggle[1]_i_27__5_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__4_n_0\,
      S(2) => \toggle[1]_i_29__4_n_0\,
      S(1) => \toggle[1]_i_30__5_n_0\,
      S(0) => \toggle[1]_i_31__5_n_0\
    );
\toggle_reg[1]_i_9__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \toggle_reg[1]_i_9__6_n_0\,
      CO(2) => \toggle_reg[1]_i_9__6_n_1\,
      CO(1) => \toggle_reg[1]_i_9__6_n_2\,
      CO(0) => \toggle_reg[1]_i_9__6_n_3\,
      CYINIT => '1',
      DI(3) => \toggle[1]_i_24__6_n_0\,
      DI(2) => \toggle[1]_i_25__6_n_0\,
      DI(1) => \toggle[1]_i_26__6_n_0\,
      DI(0) => \toggle[1]_i_27__6_n_0\,
      O(3 downto 0) => \NLW_toggle_reg[1]_i_9__6_O_UNCONNECTED\(3 downto 0),
      S(3) => \toggle[1]_i_28__5_n_0\,
      S(2) => \toggle[1]_i_29__5_n_0\,
      S(1) => \toggle[1]_i_30__6_n_0\,
      S(0) => \toggle[1]_i_31__6_n_0\
    );
\x_expand_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \x_expand_reg_n_0_[0]\,
      R => '0'
    );
\x_expand_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \x_expand_reg_n_0_[1]\,
      R => '0'
    );
\x_expand_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \x_expand_reg_n_0_[2]\,
      R => '0'
    );
\x_expand_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \x_expand_reg_n_0_[3]\,
      R => '0'
    );
\x_expand_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \x_expand_reg_n_0_[4]\,
      R => '0'
    );
\x_expand_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \x_expand_reg_n_0_[5]\,
      R => '0'
    );
\x_expand_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \x_expand_reg_n_0_[6]\,
      R => '0'
    );
\x_expand_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \x_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \x_expand_reg_n_0_[7]\,
      R => '0'
    );
\x_pos[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_pos_reg(0),
      O => \p_0_in__1\(0)
    );
\x_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_pos_reg(0),
      I1 => x_pos_reg(1),
      O => \p_0_in__1\(1)
    );
\x_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => x_pos_reg(2),
      I1 => x_pos_reg(1),
      I2 => x_pos_reg(0),
      O => \p_0_in__1\(2)
    );
\x_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => x_pos_reg(3),
      I1 => x_pos_reg(2),
      I2 => x_pos_reg(0),
      I3 => x_pos_reg(1),
      O => \p_0_in__1\(3)
    );
\x_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \x_pos_reg__0\(4),
      I1 => x_pos_reg(1),
      I2 => x_pos_reg(0),
      I3 => x_pos_reg(2),
      I4 => x_pos_reg(3),
      O => \p_0_in__1\(4)
    );
\x_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \x_pos_reg__0\(5),
      I1 => \x_pos_reg__0\(4),
      I2 => x_pos_reg(3),
      I3 => x_pos_reg(2),
      I4 => x_pos_reg(0),
      I5 => x_pos_reg(1),
      O => \p_0_in__1\(5)
    );
\x_pos[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \x_pos_reg__0\(6),
      I1 => \x_pos_reg__0\(4),
      I2 => \x_pos_reg__0\(5),
      I3 => \x_pos[8]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\x_pos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \x_pos_reg__0\(7),
      I1 => \x_pos_reg__0\(6),
      I2 => \x_pos[8]_i_4_n_0\,
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(4),
      O => \p_0_in__1\(7)
    );
\x_pos[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \x_pos[8]_i_3_n_0\,
      I1 => cycle_in_line_reg(2),
      I2 => cycle_in_line_reg(1),
      I3 => cycle_in_line_reg(0),
      I4 => \char_buffer_out_delayed[11]_i_1_n_0\,
      O => x_pos0
    );
\x_pos[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \x_pos_reg__0\(8),
      I1 => \x_pos_reg__0\(6),
      I2 => \x_pos_reg__0\(4),
      I3 => \x_pos_reg__0\(5),
      I4 => \x_pos_reg__0\(7),
      I5 => \x_pos[8]_i_4_n_0\,
      O => \p_0_in__1\(8)
    );
\x_pos[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cycle_in_line_reg(4),
      I1 => cycle_in_line_reg(5),
      I2 => cycle_in_line_reg(6),
      I3 => cycle_in_line_reg(3),
      O => \x_pos[8]_i_3_n_0\
    );
\x_pos[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => x_pos_reg(3),
      I1 => x_pos_reg(2),
      I2 => x_pos_reg(0),
      I3 => x_pos_reg(1),
      O => \x_pos[8]_i_4_n_0\
    );
\x_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => x_pos_reg(0),
      R => x_pos0
    );
\x_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => x_pos_reg(1),
      R => x_pos0
    );
\x_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => x_pos_reg(2),
      R => x_pos0
    );
\x_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => x_pos_reg(3),
      R => x_pos0
    );
\x_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \x_pos_reg__0\(4),
      R => x_pos0
    );
\x_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \x_pos_reg__0\(5),
      R => x_pos0
    );
\x_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(6),
      Q => \x_pos_reg__0\(6),
      R => x_pos0
    );
\x_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(7),
      Q => \x_pos_reg__0\(7),
      R => x_pos0
    );
\x_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \p_0_in__1\(8),
      Q => \x_pos_reg__0\(8),
      R => x_pos0
    );
\y_expand_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(0),
      Q => \y_expand_reg_n_0_[0]\,
      R => '0'
    );
\y_expand_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(1),
      Q => \y_expand_reg_n_0_[1]\,
      R => '0'
    );
\y_expand_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(2),
      Q => \y_expand_reg_n_0_[2]\,
      R => '0'
    );
\y_expand_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(3),
      Q => \y_expand_reg_n_0_[3]\,
      R => '0'
    );
\y_expand_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(4),
      Q => \y_expand_reg_n_0_[4]\,
      R => '0'
    );
\y_expand_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(5),
      Q => \y_expand_reg_n_0_[5]\,
      R => '0'
    );
\y_expand_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(6),
      Q => \y_expand_reg_n_0_[6]\,
      R => '0'
    );
\y_expand_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_1_mhz,
      CE => \y_expand_reg[0]_0\(0),
      D => \screen_control_2_reg[7]_0\(7),
      Q => \y_expand_reg_n_0_[7]\,
      R => '0'
    );
\y_pos[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08FFFF"
    )
        port map (
      I0 => blank_signal_INST_0_i_2_n_0,
      I1 => \y_pos[8]_i_3_n_0\,
      I2 => y_pos_reg(3),
      I3 => \y_pos[8]_i_4_n_0\,
      I4 => y_pos_reg(8),
      I5 => y_pos_reg(0),
      O => \y_pos[0]_i_1_n_0\
    );
\y_pos[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => y_pos_reg(0),
      O => \y_pos[1]_i_1_n_0\
    );
\y_pos[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(1),
      I2 => y_pos_reg(0),
      O => \y_pos[2]_i_1_n_0\
    );
\y_pos[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => y_pos_reg(3),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(0),
      I3 => y_pos_reg(1),
      O => \y_pos[3]_i_1_n_0\
    );
\y_pos[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => y_pos_reg(4),
      I1 => y_pos_reg(2),
      I2 => y_pos_reg(3),
      I3 => y_pos_reg(0),
      I4 => y_pos_reg(1),
      O => \y_pos[4]_i_1_n_0\
    );
\y_pos[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => y_pos_reg(5),
      I1 => y_pos_reg(4),
      I2 => y_pos_reg(1),
      I3 => y_pos_reg(0),
      I4 => y_pos_reg(3),
      I5 => y_pos_reg(2),
      O => \y_pos[5]_i_1_n_0\
    );
\y_pos[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => y_pos_reg(6),
      I1 => y_pos_reg(5),
      I2 => y_pos_reg(4),
      I3 => y_pos_reg(3),
      I4 => \y_pos[8]_i_3_n_0\,
      O => \y_pos[6]_i_1_n_0\
    );
\y_pos[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => y_pos_reg(7),
      I1 => y_pos_reg(6),
      I2 => \y_pos[8]_i_3_n_0\,
      I3 => y_pos_reg(3),
      I4 => y_pos_reg(4),
      I5 => y_pos_reg(5),
      O => \y_pos[7]_i_1_n_0\
    );
\y_pos[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \cycle_in_line[6]_i_1_n_0\,
      I1 => blank_signal_INST_0_i_2_n_0,
      I2 => \y_pos[8]_i_3_n_0\,
      I3 => y_pos_reg(3),
      I4 => \y_pos[8]_i_4_n_0\,
      I5 => y_pos_reg(8),
      O => y_pos
    );
\y_pos[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => y_pos_reg(8),
      I1 => \y_pos[8]_i_5_n_0\,
      I2 => y_pos_reg(6),
      I3 => y_pos_reg(7),
      O => \p_0_in__2\(8)
    );
\y_pos[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => y_pos_reg(1),
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(2),
      O => \y_pos[8]_i_3_n_0\
    );
\y_pos[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => y_pos_reg(5),
      I1 => y_pos_reg(4),
      I2 => y_pos_reg(7),
      I3 => y_pos_reg(6),
      O => \y_pos[8]_i_4_n_0\
    );
\y_pos[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => y_pos_reg(2),
      I1 => y_pos_reg(0),
      I2 => y_pos_reg(1),
      I3 => y_pos_reg(3),
      I4 => y_pos_reg(4),
      I5 => y_pos_reg(5),
      O => \y_pos[8]_i_5_n_0\
    );
\y_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[0]_i_1_n_0\,
      Q => y_pos_reg(0),
      R => '0'
    );
\y_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[1]_i_1_n_0\,
      Q => y_pos_reg(1),
      R => y_pos
    );
\y_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[2]_i_1_n_0\,
      Q => y_pos_reg(2),
      R => y_pos
    );
\y_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[3]_i_1_n_0\,
      Q => y_pos_reg(3),
      R => y_pos
    );
\y_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[4]_i_1_n_0\,
      Q => y_pos_reg(4),
      R => y_pos
    );
\y_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[5]_i_1_n_0\,
      Q => y_pos_reg(5),
      R => y_pos
    );
\y_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[6]_i_1_n_0\,
      Q => y_pos_reg(6),
      R => y_pos
    );
\y_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \y_pos[7]_i_1_n_0\,
      Q => y_pos_reg(7),
      R => y_pos
    );
\y_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \y_pos_reg[8]_0\,
      CE => \cycle_in_line[6]_i_1_n_0\,
      D => \p_0_in__2\(8),
      Q => y_pos_reg(8),
      R => y_pos
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_burst_block is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_in_buf_reg[10]_0\ : out STD_LOGIC;
    \count_in_buf_reg[11]_0\ : out STD_LOGIC;
    \count_in_buf_reg[12]_0\ : out STD_LOGIC;
    ip2bus_mst_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    full_reg_reg : out STD_LOGIC;
    read : out STD_LOGIC;
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ip2bus_mstwr_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_mst_length : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_clk_in : in STD_LOGIC;
    proc_rst : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    write_pin : in STD_LOGIC;
    frame_sync : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_data_in : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_burst_block : entity is "burst_block";
end design_1_block_test_0_1_burst_block;

architecture STRUCTURE of design_1_block_test_0_1_burst_block is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_data_inc[5]_i_1_n_0\ : STD_LOGIC;
  signal axi_start_address : STD_LOGIC;
  signal axi_start_address0 : STD_LOGIC;
  signal \axi_start_address[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_start_address[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_start_address[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_start_address[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \axi_start_address_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal bytes_to_send : STD_LOGIC;
  signal \bytes_to_send[0]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[10]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[11]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_6_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_7_n_0\ : STD_LOGIC;
  signal \bytes_to_send[12]_i_8_n_0\ : STD_LOGIC;
  signal \bytes_to_send[1]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[2]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[3]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[4]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[4]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_send[4]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_to_send[4]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_to_send[4]_i_6_n_0\ : STD_LOGIC;
  signal \bytes_to_send[5]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[6]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[7]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[8]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send[8]_i_3_n_0\ : STD_LOGIC;
  signal \bytes_to_send[8]_i_4_n_0\ : STD_LOGIC;
  signal \bytes_to_send[8]_i_5_n_0\ : STD_LOGIC;
  signal \bytes_to_send[8]_i_6_n_0\ : STD_LOGIC;
  signal \bytes_to_send[9]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_to_send_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \bytes_to_send_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \bytes_to_send_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \bytes_to_send_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_send_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_to_send_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_to_send_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_to_send_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_to_send_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \bytes_to_send_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \bytes_to_send_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[0]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[10]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[11]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[12]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[1]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[2]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[3]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[4]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[5]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[6]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[7]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[8]\ : STD_LOGIC;
  signal \bytes_to_send_reg_n_0_[9]\ : STD_LOGIC;
  signal count_in_buf11_out : STD_LOGIC;
  signal \count_in_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf[11]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[11]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[11]_i_5_n_0\ : STD_LOGIC;
  signal \count_in_buf[11]_i_6_n_0\ : STD_LOGIC;
  signal \count_in_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \count_in_buf[3]_i_6_n_0\ : STD_LOGIC;
  signal \count_in_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \count_in_buf[7]_i_3_n_0\ : STD_LOGIC;
  signal \count_in_buf[7]_i_4_n_0\ : STD_LOGIC;
  signal \count_in_buf[7]_i_5_n_0\ : STD_LOGIC;
  signal \^count_in_buf_reg[10]_0\ : STD_LOGIC;
  signal \^count_in_buf_reg[11]_0\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \^count_in_buf_reg[12]_0\ : STD_LOGIC;
  signal \count_in_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_in_buf_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal in5 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \ip2bus_inputs[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_inputs[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \ip2bus_inputs[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \^ip2bus_mst_addr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ip2bus_mst_length[11]_i_1_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_length[11]_i_2_n_0\ : STD_LOGIC;
  signal \ip2bus_mst_length[11]_i_3_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_axi_start_address_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axi_start_address_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_axi_start_address_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bytes_to_send_reg[12]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_in_buf_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_in_buf_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_2\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "IDLE:000,INIT_CMD:001,START:010,ACT:011,TRANSMITTING:100,";
  attribute SOFT_HLUTNM of \axi_start_address[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bytes_to_send[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ip2bus_inputs[0]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ip2bus_inputs[2]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ip2bus_inputs[4]_INST_0\ : label is "soft_lutpair2";
begin
  AR(0) <= \^ar\(0);
  D(9 downto 0) <= \^d\(9 downto 0);
  \count_in_buf_reg[10]_0\ <= \^count_in_buf_reg[10]_0\;
  \count_in_buf_reg[11]_0\ <= \^count_in_buf_reg[11]_0\;
  \count_in_buf_reg[12]_0\ <= \^count_in_buf_reg[12]_0\;
  ip2bus_mst_addr(29 downto 0) <= \^ip2bus_mst_addr\(29 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2600"
    )
        port map (
      I0 => state(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(2),
      I3 => proc_rst,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"262A0000"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(2),
      I3 => state(0),
      I4 => proc_rst,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"62220000"
    )
        port map (
      I0 => state(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => proc_rst,
      O => \FSM_sequential_state[2]_i_1_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF02"
    )
        port map (
      I0 => \ip2bus_mst_length[11]_i_2_n_0\,
      I1 => state(2),
      I2 => state(1),
      I3 => \FSM_sequential_state[2]_i_3_n_0\,
      I4 => \FSM_sequential_state[2]_i_4_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000044440000F000"
    )
        port map (
      I0 => state(0),
      I1 => ip2bus_otputs(0),
      I2 => \FSM_sequential_state[2]_i_5_n_0\,
      I3 => frame_sync,
      I4 => state(2),
      I5 => state(1),
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400440FCC00CC"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => \ip2bus_inputs[4]_INST_0_i_1_n_0\,
      I3 => state(2),
      I4 => \bytes_to_send_reg_n_0_[0]\,
      I5 => ip2bus_otputs(1),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(0),
      I2 => \^d\(3),
      I3 => \^d\(2),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => '1',
      D => \FSM_sequential_state[2]_i_1_n_0\,
      Q => state(2),
      R => '0'
    );
\axi_data_inc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800080000"
    )
        port map (
      I0 => \axi_start_address[31]_i_4_n_0\,
      I1 => proc_rst,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      I5 => \in\(5),
      O => \axi_data_inc[5]_i_1_n_0\
    );
\axi_data_inc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => \axi_data_inc[5]_i_1_n_0\,
      Q => \in\(5),
      R => '0'
    );
\axi_start_address[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880800"
    )
        port map (
      I0 => \axi_start_address[31]_i_4_n_0\,
      I1 => proc_rst,
      I2 => \axi_start_address[2]_i_2_n_0\,
      I3 => \in\(5),
      I4 => \^ip2bus_mst_addr\(0),
      O => \axi_start_address[2]_i_1_n_0\
    );
\axi_start_address[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      O => \axi_start_address[2]_i_2_n_0\
    );
\axi_start_address[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \axi_start_address[31]_i_4_n_0\,
      I1 => proc_rst,
      O => axi_start_address0
    );
\axi_start_address[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      O => axi_start_address
    );
\axi_start_address[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => frame_sync,
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => \^d\(3),
      I4 => \^d\(2),
      I5 => \ip2bus_mst_length[11]_i_2_n_0\,
      O => \axi_start_address[31]_i_4_n_0\
    );
\axi_start_address[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => \^ip2bus_mst_addr\(3),
      O => \axi_start_address[5]_i_2_n_0\
    );
\axi_start_address[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => \^ip2bus_mst_addr\(2),
      O => \axi_start_address[5]_i_3_n_0\
    );
\axi_start_address[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => \^ip2bus_mst_addr\(1),
      O => \axi_start_address[5]_i_4_n_0\
    );
\axi_start_address[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \in\(5),
      I1 => \^ip2bus_mst_addr\(0),
      O => \axi_start_address[5]_i_5_n_0\
    );
\axi_start_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[13]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(8),
      R => axi_start_address0
    );
\axi_start_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[13]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(9),
      R => axi_start_address0
    );
\axi_start_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[13]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(10),
      R => axi_start_address0
    );
\axi_start_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[13]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(11),
      R => axi_start_address0
    );
\axi_start_address_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[9]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[13]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[13]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[13]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[13]_i_1_n_4\,
      O(2) => \axi_start_address_reg[13]_i_1_n_5\,
      O(1) => \axi_start_address_reg[13]_i_1_n_6\,
      O(0) => \axi_start_address_reg[13]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(11 downto 8)
    );
\axi_start_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[17]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(12),
      R => axi_start_address0
    );
\axi_start_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[17]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(13),
      R => axi_start_address0
    );
\axi_start_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[17]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(14),
      R => axi_start_address0
    );
\axi_start_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[17]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(15),
      R => axi_start_address0
    );
\axi_start_address_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[13]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[17]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[17]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[17]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[17]_i_1_n_4\,
      O(2) => \axi_start_address_reg[17]_i_1_n_5\,
      O(1) => \axi_start_address_reg[17]_i_1_n_6\,
      O(0) => \axi_start_address_reg[17]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(15 downto 12)
    );
\axi_start_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[21]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(16),
      R => axi_start_address0
    );
\axi_start_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[21]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(17),
      R => axi_start_address0
    );
\axi_start_address_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[21]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(18),
      S => axi_start_address0
    );
\axi_start_address_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[21]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(19),
      S => axi_start_address0
    );
\axi_start_address_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[17]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[21]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[21]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[21]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[21]_i_1_n_4\,
      O(2) => \axi_start_address_reg[21]_i_1_n_5\,
      O(1) => \axi_start_address_reg[21]_i_1_n_6\,
      O(0) => \axi_start_address_reg[21]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(19 downto 16)
    );
\axi_start_address_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[25]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(20),
      S => axi_start_address0
    );
\axi_start_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[25]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(21),
      R => axi_start_address0
    );
\axi_start_address_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[25]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(22),
      S => axi_start_address0
    );
\axi_start_address_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[25]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(23),
      S => axi_start_address0
    );
\axi_start_address_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[21]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[25]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[25]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[25]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[25]_i_1_n_4\,
      O(2) => \axi_start_address_reg[25]_i_1_n_5\,
      O(1) => \axi_start_address_reg[25]_i_1_n_6\,
      O(0) => \axi_start_address_reg[25]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(23 downto 20)
    );
\axi_start_address_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[29]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(24),
      S => axi_start_address0
    );
\axi_start_address_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[29]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(25),
      S => axi_start_address0
    );
\axi_start_address_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[29]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(26),
      S => axi_start_address0
    );
\axi_start_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[29]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(27),
      R => axi_start_address0
    );
\axi_start_address_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[25]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[29]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[29]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[29]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[29]_i_1_n_4\,
      O(2) => \axi_start_address_reg[29]_i_1_n_5\,
      O(1) => \axi_start_address_reg[29]_i_1_n_6\,
      O(0) => \axi_start_address_reg[29]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(27 downto 24)
    );
\axi_start_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => \axi_start_address[2]_i_1_n_0\,
      Q => \^ip2bus_mst_addr\(0),
      R => '0'
    );
\axi_start_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[31]_i_3_n_7\,
      Q => \^ip2bus_mst_addr\(28),
      R => axi_start_address0
    );
\axi_start_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[31]_i_3_n_6\,
      Q => \^ip2bus_mst_addr\(29),
      R => axi_start_address0
    );
\axi_start_address_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_axi_start_address_reg[31]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \axi_start_address_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_axi_start_address_reg[31]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \axi_start_address_reg[31]_i_3_n_6\,
      O(0) => \axi_start_address_reg[31]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^ip2bus_mst_addr\(29 downto 28)
    );
\axi_start_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[5]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(1),
      R => axi_start_address0
    );
\axi_start_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[5]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(2),
      R => axi_start_address0
    );
\axi_start_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[5]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(3),
      R => axi_start_address0
    );
\axi_start_address_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_start_address_reg[5]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[5]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[5]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \in\(5),
      DI(2) => \in\(5),
      DI(1) => \in\(5),
      DI(0) => \in\(5),
      O(3) => \axi_start_address_reg[5]_i_1_n_4\,
      O(2) => \axi_start_address_reg[5]_i_1_n_5\,
      O(1) => \axi_start_address_reg[5]_i_1_n_6\,
      O(0) => \NLW_axi_start_address_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \axi_start_address[5]_i_2_n_0\,
      S(2) => \axi_start_address[5]_i_3_n_0\,
      S(1) => \axi_start_address[5]_i_4_n_0\,
      S(0) => \axi_start_address[5]_i_5_n_0\
    );
\axi_start_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[9]_i_1_n_7\,
      Q => \^ip2bus_mst_addr\(4),
      R => axi_start_address0
    );
\axi_start_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[9]_i_1_n_6\,
      Q => \^ip2bus_mst_addr\(5),
      R => axi_start_address0
    );
\axi_start_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[9]_i_1_n_5\,
      Q => \^ip2bus_mst_addr\(6),
      R => axi_start_address0
    );
\axi_start_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \axi_start_address_reg[9]_i_1_n_4\,
      Q => \^ip2bus_mst_addr\(7),
      R => axi_start_address0
    );
\axi_start_address_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_start_address_reg[5]_i_1_n_0\,
      CO(3) => \axi_start_address_reg[9]_i_1_n_0\,
      CO(2) => \axi_start_address_reg[9]_i_1_n_1\,
      CO(1) => \axi_start_address_reg[9]_i_1_n_2\,
      CO(0) => \axi_start_address_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \axi_start_address_reg[9]_i_1_n_4\,
      O(2) => \axi_start_address_reg[9]_i_1_n_5\,
      O(1) => \axi_start_address_reg[9]_i_1_n_6\,
      O(0) => \axi_start_address_reg[9]_i_1_n_7\,
      S(3 downto 0) => \^ip2bus_mst_addr\(7 downto 4)
    );
\bytes_to_send[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5551"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[0]\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(0),
      O => \bytes_to_send[0]_i_1_n_0\
    );
\bytes_to_send[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(10),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^count_in_buf_reg[10]_0\,
      O => \bytes_to_send[10]_i_1_n_0\
    );
\bytes_to_send[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(11),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^count_in_buf_reg[11]_0\,
      O => \bytes_to_send[11]_i_1_n_0\
    );
\bytes_to_send[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \ip2bus_mst_length[11]_i_2_n_0\,
      I1 => state(2),
      I2 => state(0),
      I3 => state(1),
      O => bytes_to_send
    );
\bytes_to_send[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005400FF00005400"
    )
        port map (
      I0 => ip2bus_otputs(1),
      I1 => \ip2bus_inputs[4]_INST_0_i_1_n_0\,
      I2 => \bytes_to_send_reg_n_0_[0]\,
      I3 => state(2),
      I4 => state(0),
      I5 => state(1),
      O => \bytes_to_send[12]_i_2_n_0\
    );
\bytes_to_send[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(12),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^count_in_buf_reg[12]_0\,
      O => \bytes_to_send[12]_i_3_n_0\
    );
\bytes_to_send[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[12]\,
      O => \bytes_to_send[12]_i_5_n_0\
    );
\bytes_to_send[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[11]\,
      O => \bytes_to_send[12]_i_6_n_0\
    );
\bytes_to_send[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[10]\,
      O => \bytes_to_send[12]_i_7_n_0\
    );
\bytes_to_send[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[9]\,
      O => \bytes_to_send[12]_i_8_n_0\
    );
\bytes_to_send[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(1),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(1),
      O => \bytes_to_send[1]_i_1_n_0\
    );
\bytes_to_send[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(2),
      O => \bytes_to_send[2]_i_1_n_0\
    );
\bytes_to_send[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(3),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(3),
      O => \bytes_to_send[3]_i_1_n_0\
    );
\bytes_to_send[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(4),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(4),
      O => \bytes_to_send[4]_i_1_n_0\
    );
\bytes_to_send[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[4]\,
      O => \bytes_to_send[4]_i_3_n_0\
    );
\bytes_to_send[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[3]\,
      O => \bytes_to_send[4]_i_4_n_0\
    );
\bytes_to_send[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[2]\,
      O => \bytes_to_send[4]_i_5_n_0\
    );
\bytes_to_send[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[1]\,
      O => \bytes_to_send[4]_i_6_n_0\
    );
\bytes_to_send[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(5),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(5),
      O => \bytes_to_send[5]_i_1_n_0\
    );
\bytes_to_send[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(6),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(6),
      O => \bytes_to_send[6]_i_1_n_0\
    );
\bytes_to_send[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(7),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(7),
      O => \bytes_to_send[7]_i_1_n_0\
    );
\bytes_to_send[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(8),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(8),
      O => \bytes_to_send[8]_i_1_n_0\
    );
\bytes_to_send[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[8]\,
      O => \bytes_to_send[8]_i_3_n_0\
    );
\bytes_to_send[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[7]\,
      O => \bytes_to_send[8]_i_4_n_0\
    );
\bytes_to_send[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[6]\,
      O => \bytes_to_send[8]_i_5_n_0\
    );
\bytes_to_send[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[5]\,
      O => \bytes_to_send[8]_i_6_n_0\
    );
\bytes_to_send[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => in5(9),
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => \^d\(9),
      O => \bytes_to_send[9]_i_1_n_0\
    );
\bytes_to_send_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[0]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[0]\,
      S => bytes_to_send
    );
\bytes_to_send_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[10]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[10]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[11]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[11]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[12]_i_3_n_0\,
      Q => \bytes_to_send_reg_n_0_[12]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_to_send_reg[8]_i_2_n_0\,
      CO(3) => \NLW_bytes_to_send_reg[12]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \bytes_to_send_reg[12]_i_4_n_1\,
      CO(1) => \bytes_to_send_reg[12]_i_4_n_2\,
      CO(0) => \bytes_to_send_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \bytes_to_send_reg_n_0_[11]\,
      DI(1) => \bytes_to_send_reg_n_0_[10]\,
      DI(0) => \bytes_to_send_reg_n_0_[9]\,
      O(3 downto 0) => in5(12 downto 9),
      S(3) => \bytes_to_send[12]_i_5_n_0\,
      S(2) => \bytes_to_send[12]_i_6_n_0\,
      S(1) => \bytes_to_send[12]_i_7_n_0\,
      S(0) => \bytes_to_send[12]_i_8_n_0\
    );
\bytes_to_send_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[1]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[1]\,
      S => bytes_to_send
    );
\bytes_to_send_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[2]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[2]\,
      S => bytes_to_send
    );
\bytes_to_send_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[3]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[3]\,
      S => bytes_to_send
    );
\bytes_to_send_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[4]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[4]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bytes_to_send_reg[4]_i_2_n_0\,
      CO(2) => \bytes_to_send_reg[4]_i_2_n_1\,
      CO(1) => \bytes_to_send_reg[4]_i_2_n_2\,
      CO(0) => \bytes_to_send_reg[4]_i_2_n_3\,
      CYINIT => \bytes_to_send_reg_n_0_[0]\,
      DI(3) => \bytes_to_send_reg_n_0_[4]\,
      DI(2) => \bytes_to_send_reg_n_0_[3]\,
      DI(1) => \bytes_to_send_reg_n_0_[2]\,
      DI(0) => \bytes_to_send_reg_n_0_[1]\,
      O(3 downto 0) => in5(4 downto 1),
      S(3) => \bytes_to_send[4]_i_3_n_0\,
      S(2) => \bytes_to_send[4]_i_4_n_0\,
      S(1) => \bytes_to_send[4]_i_5_n_0\,
      S(0) => \bytes_to_send[4]_i_6_n_0\
    );
\bytes_to_send_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[5]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[5]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[6]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[6]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[7]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[7]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[8]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[8]\,
      R => bytes_to_send
    );
\bytes_to_send_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bytes_to_send_reg[4]_i_2_n_0\,
      CO(3) => \bytes_to_send_reg[8]_i_2_n_0\,
      CO(2) => \bytes_to_send_reg[8]_i_2_n_1\,
      CO(1) => \bytes_to_send_reg[8]_i_2_n_2\,
      CO(0) => \bytes_to_send_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \bytes_to_send_reg_n_0_[8]\,
      DI(2) => \bytes_to_send_reg_n_0_[7]\,
      DI(1) => \bytes_to_send_reg_n_0_[6]\,
      DI(0) => \bytes_to_send_reg_n_0_[5]\,
      O(3 downto 0) => in5(8 downto 5),
      S(3) => \bytes_to_send[8]_i_3_n_0\,
      S(2) => \bytes_to_send[8]_i_4_n_0\,
      S(1) => \bytes_to_send[8]_i_5_n_0\,
      S(0) => \bytes_to_send[8]_i_6_n_0\
    );
\bytes_to_send_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \bytes_to_send[12]_i_2_n_0\,
      D => \bytes_to_send[9]_i_1_n_0\,
      Q => \bytes_to_send_reg_n_0_[9]\,
      R => bytes_to_send
    );
\count_in_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0510FFFF"
    )
        port map (
      I0 => ip2bus_otputs(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => write_pin,
      O => \count_in_buf[11]_i_2_n_0\
    );
\count_in_buf[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^count_in_buf_reg[11]_0\,
      O => \count_in_buf[11]_i_3_n_0\
    );
\count_in_buf[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^count_in_buf_reg[10]_0\,
      O => \count_in_buf[11]_i_4_n_0\
    );
\count_in_buf[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(9),
      O => \count_in_buf[11]_i_5_n_0\
    );
\count_in_buf[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(8),
      O => \count_in_buf[11]_i_6_n_0\
    );
\count_in_buf[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA696"
    )
        port map (
      I0 => write_pin,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      I4 => ip2bus_otputs(1),
      O => \count_in_buf[12]_i_1_n_0\
    );
\count_in_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => count_in_buf11_out,
      I1 => \^count_in_buf_reg[12]_0\,
      I2 => \count_in_buf[11]_i_2_n_0\,
      O => \count_in_buf[12]_i_3_n_0\
    );
\count_in_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(3),
      O => \count_in_buf[3]_i_3_n_0\
    );
\count_in_buf[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(2),
      O => \count_in_buf[3]_i_4_n_0\
    );
\count_in_buf[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(1),
      O => \count_in_buf[3]_i_5_n_0\
    );
\count_in_buf[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count_in_buf11_out,
      I1 => \^d\(0),
      O => \count_in_buf[3]_i_6_n_0\
    );
\count_in_buf[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(7),
      O => \count_in_buf[7]_i_2_n_0\
    );
\count_in_buf[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(6),
      O => \count_in_buf[7]_i_3_n_0\
    );
\count_in_buf[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(5),
      O => \count_in_buf[7]_i_4_n_0\
    );
\count_in_buf[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_in_buf[11]_i_2_n_0\,
      I1 => \^d\(4),
      O => \count_in_buf[7]_i_5_n_0\
    );
\count_in_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[3]_i_1_n_7\,
      Q => \^d\(0),
      R => \^ar\(0)
    );
\count_in_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[11]_i_1_n_5\,
      Q => \^count_in_buf_reg[10]_0\,
      R => \^ar\(0)
    );
\count_in_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[11]_i_1_n_4\,
      Q => \^count_in_buf_reg[11]_0\,
      R => \^ar\(0)
    );
\count_in_buf_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[7]_i_1_n_0\,
      CO(3) => \count_in_buf_reg[11]_i_1_n_0\,
      CO(2) => \count_in_buf_reg[11]_i_1_n_1\,
      CO(1) => \count_in_buf_reg[11]_i_1_n_2\,
      CO(0) => \count_in_buf_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_in_buf[11]_i_2_n_0\,
      DI(2) => \count_in_buf[11]_i_2_n_0\,
      DI(1) => \count_in_buf[11]_i_2_n_0\,
      DI(0) => \count_in_buf[11]_i_2_n_0\,
      O(3) => \count_in_buf_reg[11]_i_1_n_4\,
      O(2) => \count_in_buf_reg[11]_i_1_n_5\,
      O(1) => \count_in_buf_reg[11]_i_1_n_6\,
      O(0) => \count_in_buf_reg[11]_i_1_n_7\,
      S(3) => \count_in_buf[11]_i_3_n_0\,
      S(2) => \count_in_buf[11]_i_4_n_0\,
      S(1) => \count_in_buf[11]_i_5_n_0\,
      S(0) => \count_in_buf[11]_i_6_n_0\
    );
\count_in_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[12]_i_2_n_7\,
      Q => \^count_in_buf_reg[12]_0\,
      R => \^ar\(0)
    );
\count_in_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_count_in_buf_reg[12]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_count_in_buf_reg[12]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \count_in_buf_reg[12]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \count_in_buf[12]_i_3_n_0\
    );
\count_in_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[3]_i_1_n_6\,
      Q => \^d\(1),
      R => \^ar\(0)
    );
\count_in_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[3]_i_1_n_5\,
      Q => \^d\(2),
      R => \^ar\(0)
    );
\count_in_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[3]_i_1_n_4\,
      Q => \^d\(3),
      R => \^ar\(0)
    );
\count_in_buf_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_in_buf_reg[3]_i_1_n_0\,
      CO(2) => \count_in_buf_reg[3]_i_1_n_1\,
      CO(1) => \count_in_buf_reg[3]_i_1_n_2\,
      CO(0) => \count_in_buf_reg[3]_i_1_n_3\,
      CYINIT => \count_in_buf[11]_i_2_n_0\,
      DI(3) => \count_in_buf[11]_i_2_n_0\,
      DI(2) => \count_in_buf[11]_i_2_n_0\,
      DI(1) => \count_in_buf[11]_i_2_n_0\,
      DI(0) => count_in_buf11_out,
      O(3) => \count_in_buf_reg[3]_i_1_n_4\,
      O(2) => \count_in_buf_reg[3]_i_1_n_5\,
      O(1) => \count_in_buf_reg[3]_i_1_n_6\,
      O(0) => \count_in_buf_reg[3]_i_1_n_7\,
      S(3) => \count_in_buf[3]_i_3_n_0\,
      S(2) => \count_in_buf[3]_i_4_n_0\,
      S(1) => \count_in_buf[3]_i_5_n_0\,
      S(0) => \count_in_buf[3]_i_6_n_0\
    );
\count_in_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[7]_i_1_n_7\,
      Q => \^d\(4),
      R => \^ar\(0)
    );
\count_in_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[7]_i_1_n_6\,
      Q => \^d\(5),
      R => \^ar\(0)
    );
\count_in_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[7]_i_1_n_5\,
      Q => \^d\(6),
      R => \^ar\(0)
    );
\count_in_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[7]_i_1_n_4\,
      Q => \^d\(7),
      R => \^ar\(0)
    );
\count_in_buf_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_in_buf_reg[3]_i_1_n_0\,
      CO(3) => \count_in_buf_reg[7]_i_1_n_0\,
      CO(2) => \count_in_buf_reg[7]_i_1_n_1\,
      CO(1) => \count_in_buf_reg[7]_i_1_n_2\,
      CO(0) => \count_in_buf_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \count_in_buf[11]_i_2_n_0\,
      DI(2) => \count_in_buf[11]_i_2_n_0\,
      DI(1) => \count_in_buf[11]_i_2_n_0\,
      DI(0) => \count_in_buf[11]_i_2_n_0\,
      O(3) => \count_in_buf_reg[7]_i_1_n_4\,
      O(2) => \count_in_buf_reg[7]_i_1_n_5\,
      O(1) => \count_in_buf_reg[7]_i_1_n_6\,
      O(0) => \count_in_buf_reg[7]_i_1_n_7\,
      S(3) => \count_in_buf[7]_i_2_n_0\,
      S(2) => \count_in_buf[7]_i_3_n_0\,
      S(1) => \count_in_buf[7]_i_4_n_0\,
      S(0) => \count_in_buf[7]_i_5_n_0\
    );
\count_in_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[11]_i_1_n_7\,
      Q => \^d\(8),
      R => \^ar\(0)
    );
\count_in_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk_in,
      CE => \count_in_buf[12]_i_1_n_0\,
      D => \count_in_buf_reg[11]_i_1_n_6\,
      Q => \^d\(9),
      R => \^ar\(0)
    );
data_buf: entity work.design_1_block_test_0_1_fifo
     port map (
      WEA(0) => WEA(0),
      axi_clk_in => axi_clk_in,
      count_in_buf11_out => count_in_buf11_out,
      full_reg_reg_0 => full_reg_reg,
      ip2bus_mstwr_d(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      ip2bus_otputs(0) => ip2bus_otputs(1),
      proc_rst => proc_rst,
      proc_rst_0 => \^ar\(0),
      read => read,
      state(2 downto 0) => state(2 downto 0),
      write_data_in(23 downto 0) => write_data_in(23 downto 0),
      write_pin => write_pin
    );
\ip2bus_inputs[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      O => ip2bus_inputs(0)
    );
\ip2bus_inputs[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => ip2bus_inputs(1)
    );
\ip2bus_inputs[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[0]\,
      I1 => ip2bus_otputs(1),
      I2 => \ip2bus_inputs[4]_INST_0_i_1_n_0\,
      O => ip2bus_inputs(2)
    );
\ip2bus_inputs[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1FF10F"
    )
        port map (
      I0 => \ip2bus_inputs[4]_INST_0_i_1_n_0\,
      I1 => \bytes_to_send_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(2),
      I4 => state(0),
      O => ip2bus_inputs(3)
    );
\ip2bus_inputs[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ip2bus_inputs[4]_INST_0_i_2_n_0\,
      I1 => \bytes_to_send_reg_n_0_[6]\,
      I2 => \bytes_to_send_reg_n_0_[5]\,
      I3 => \bytes_to_send_reg_n_0_[8]\,
      I4 => \bytes_to_send_reg_n_0_[7]\,
      I5 => \ip2bus_inputs[4]_INST_0_i_3_n_0\,
      O => \ip2bus_inputs[4]_INST_0_i_1_n_0\
    );
\ip2bus_inputs[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[10]\,
      I1 => \bytes_to_send_reg_n_0_[9]\,
      I2 => \bytes_to_send_reg_n_0_[12]\,
      I3 => \bytes_to_send_reg_n_0_[11]\,
      O => \ip2bus_inputs[4]_INST_0_i_2_n_0\
    );
\ip2bus_inputs[4]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bytes_to_send_reg_n_0_[2]\,
      I1 => \bytes_to_send_reg_n_0_[1]\,
      I2 => \bytes_to_send_reg_n_0_[4]\,
      I3 => \bytes_to_send_reg_n_0_[3]\,
      O => \ip2bus_inputs[4]_INST_0_i_3_n_0\
    );
\ip2bus_mst_length[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ip2bus_mst_length[11]_i_2_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ip2bus_mst_length[11]_i_3_n_0\,
      I1 => \^d\(9),
      I2 => \^count_in_buf_reg[10]_0\,
      I3 => \^d\(7),
      I4 => \^d\(8),
      O => \ip2bus_mst_length[11]_i_2_n_0\
    );
\ip2bus_mst_length[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^d\(4),
      I1 => \^count_in_buf_reg[11]_0\,
      I2 => \^count_in_buf_reg[12]_0\,
      I3 => \^d\(6),
      I4 => \^d\(5),
      O => \ip2bus_mst_length[11]_i_3_n_0\
    );
\ip2bus_mst_length_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(8),
      Q => ip2bus_mst_length(8),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(9),
      Q => ip2bus_mst_length(9),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(0),
      Q => ip2bus_mst_length(0),
      S => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(1),
      Q => ip2bus_mst_length(1),
      S => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(2),
      Q => ip2bus_mst_length(2),
      S => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(3),
      Q => ip2bus_mst_length(3),
      S => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(4),
      Q => ip2bus_mst_length(4),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(5),
      Q => ip2bus_mst_length(5),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(6),
      Q => ip2bus_mst_length(6),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
\ip2bus_mst_length_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => axi_start_address,
      D => \^d\(7),
      Q => ip2bus_mst_length(7),
      R => \ip2bus_mst_length[11]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1_block_test is
  port (
    \OUT_reg[3]\ : out STD_LOGIC;
    addr_a : out STD_LOGIC_VECTOR ( 14 downto 0 );
    out_rgb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mem_pointers_reg[3]\ : out STD_LOGIC;
    \mem_pointers_reg[6]\ : out STD_LOGIC;
    data_b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_1_mhz : out STD_LOGIC;
    audio_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_reg[7]\ : out STD_LOGIC;
    \data_out_reg[6]\ : out STD_LOGIC;
    \data_out_reg[5]\ : out STD_LOGIC;
    \data_out_reg[4]\ : out STD_LOGIC;
    ram_reg_1_3_0 : out STD_LOGIC;
    ram_reg_1_2_0 : out STD_LOGIC;
    ram_reg_1_1_0 : out STD_LOGIC;
    ram_reg_1_0_0 : out STD_LOGIC;
    we_debug : out STD_LOGIC;
    clk_2_mhz_debug : out STD_LOGIC;
    addr_b : out STD_LOGIC_VECTOR ( 13 downto 0 );
    blank_signal : out STD_LOGIC;
    ip2bus_mstwr_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    proc_rst_neg : out STD_LOGIC;
    ip2bus_mst_length : out STD_LOGIC_VECTOR ( 9 downto 0 );
    count_in_buf : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ip2bus_mst_addr : out STD_LOGIC_VECTOR ( 29 downto 0 );
    read : out STD_LOGIC;
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 3 downto 0 );
    motor_control : out STD_LOGIC;
    data_a : out STD_LOGIC_VECTOR ( 7 downto 0 );
    proc_rst : in STD_LOGIC;
    slave_0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slave_1_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    flag1 : in STD_LOGIC;
    joybits : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset_cpu : in STD_LOGIC;
    clk : in STD_LOGIC;
    locked : in STD_LOGIC;
    axi_clk_in : in STD_LOGIC;
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 1 downto 0 );
    joybits2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tape_button : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_block_test_0_1_block_test : entity is "block_test";
end design_1_block_test_0_1_block_test;

architecture STRUCTURE of design_1_block_test_0_1_block_test is
  signal \^do\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal IRQ0 : STD_LOGIC;
  signal \^out_reg[3]\ : STD_LOGIC;
  signal P : STD_LOGIC_VECTOR ( 2 to 2 );
  signal PC_temp1 : STD_LOGIC;
  signal \^addr_a\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^addr_b\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal addr_delayed : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal background_color : STD_LOGIC;
  signal basic_n_0 : STD_LOGIC;
  signal basic_n_1 : STD_LOGIC;
  signal basic_n_2 : STD_LOGIC;
  signal basic_n_3 : STD_LOGIC;
  signal basic_n_4 : STD_LOGIC;
  signal basic_n_5 : STD_LOGIC;
  signal basic_n_6 : STD_LOGIC;
  signal basic_n_7 : STD_LOGIC;
  signal border_color : STD_LOGIC;
  signal burst_tst_n_44 : STD_LOGIC;
  signal c64_reset : STD_LOGIC;
  signal cia_1_n_0 : STD_LOGIC;
  signal cia_1_n_1 : STD_LOGIC;
  signal cia_1_n_16 : STD_LOGIC;
  signal cia_1_n_17 : STD_LOGIC;
  signal cia_1_n_18 : STD_LOGIC;
  signal cia_1_n_19 : STD_LOGIC;
  signal cia_1_n_2 : STD_LOGIC;
  signal cia_1_n_20 : STD_LOGIC;
  signal cia_1_n_21 : STD_LOGIC;
  signal cia_1_n_22 : STD_LOGIC;
  signal cia_1_n_23 : STD_LOGIC;
  signal cia_1_n_24 : STD_LOGIC;
  signal cia_1_n_25 : STD_LOGIC;
  signal cia_1_n_26 : STD_LOGIC;
  signal cia_1_n_27 : STD_LOGIC;
  signal cia_1_n_28 : STD_LOGIC;
  signal cia_1_n_29 : STD_LOGIC;
  signal cia_1_n_30 : STD_LOGIC;
  signal cia_1_n_31 : STD_LOGIC;
  signal cia_1_n_32 : STD_LOGIC;
  signal cia_1_n_33 : STD_LOGIC;
  signal cia_1_n_34 : STD_LOGIC;
  signal cia_1_n_35 : STD_LOGIC;
  signal cia_1_n_6 : STD_LOGIC;
  signal cia_1_n_7 : STD_LOGIC;
  signal cia_2_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal cia_2_n_2 : STD_LOGIC;
  signal cia_2_n_3 : STD_LOGIC;
  signal cia_2_n_6 : STD_LOGIC;
  signal cia_2_n_7 : STD_LOGIC;
  signal cia_2_n_8 : STD_LOGIC;
  signal cia_2_n_9 : STD_LOGIC;
  signal cia_2_port_a : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal clk_1_enable : STD_LOGIC;
  signal clk_1_enable_i_1_n_0 : STD_LOGIC;
  signal \^clk_1_mhz\ : STD_LOGIC;
  signal clk_2_enable : STD_LOGIC;
  signal clk_2_enable_reg0 : STD_LOGIC;
  signal \^clk_2_mhz_debug\ : STD_LOGIC;
  signal clk_div_counter : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \clk_div_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \clk_div_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal clk_div_counter_cycle : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal color_ram_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal color_ram_out2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal color_ram_write_enable : STD_LOGIC;
  signal cont_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cont_bits[0]_i_1_n_0\ : STD_LOGIC;
  signal \cont_bits[1]_i_1_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_a\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_b\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_buf/write_en\ : STD_LOGIC;
  signal data_out_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^data_out_reg[4]\ : STD_LOGIC;
  signal \^data_out_reg[5]\ : STD_LOGIC;
  signal \^data_out_reg[7]\ : STD_LOGIC;
  signal data_out_reg_6_sn_1 : STD_LOGIC;
  signal do_sample : STD_LOGIC;
  signal do_sample0 : STD_LOGIC;
  signal extra_background_color_2 : STD_LOGIC;
  signal filter : STD_LOGIC;
  signal flag1_delayed : STD_LOGIC;
  signal frame_sync : STD_LOGIC;
  signal int_enabled : STD_LOGIC;
  signal irq : STD_LOGIC;
  signal is_equal_raster : STD_LOGIC;
  signal is_equal_raster_delayed : STD_LOGIC;
  signal kernel_n_0 : STD_LOGIC;
  signal kernel_n_2 : STD_LOGIC;
  signal kernel_n_3 : STD_LOGIC;
  signal kernel_n_4 : STD_LOGIC;
  signal kernel_n_5 : STD_LOGIC;
  signal kernel_n_6 : STD_LOGIC;
  signal kernel_n_7 : STD_LOGIC;
  signal \^mem_pointers_reg[3]\ : STD_LOGIC;
  signal \^mem_pointers_reg[6]\ : STD_LOGIC;
  signal \^motor_control\ : STD_LOGIC;
  signal mycpu_n_1 : STD_LOGIC;
  signal mycpu_n_100 : STD_LOGIC;
  signal mycpu_n_101 : STD_LOGIC;
  signal mycpu_n_102 : STD_LOGIC;
  signal mycpu_n_103 : STD_LOGIC;
  signal mycpu_n_104 : STD_LOGIC;
  signal mycpu_n_109 : STD_LOGIC;
  signal mycpu_n_11 : STD_LOGIC;
  signal mycpu_n_110 : STD_LOGIC;
  signal mycpu_n_111 : STD_LOGIC;
  signal mycpu_n_112 : STD_LOGIC;
  signal mycpu_n_113 : STD_LOGIC;
  signal mycpu_n_114 : STD_LOGIC;
  signal mycpu_n_116 : STD_LOGIC;
  signal mycpu_n_117 : STD_LOGIC;
  signal mycpu_n_12 : STD_LOGIC;
  signal mycpu_n_122 : STD_LOGIC;
  signal mycpu_n_13 : STD_LOGIC;
  signal mycpu_n_137 : STD_LOGIC;
  signal mycpu_n_14 : STD_LOGIC;
  signal mycpu_n_15 : STD_LOGIC;
  signal mycpu_n_151 : STD_LOGIC;
  signal mycpu_n_152 : STD_LOGIC;
  signal mycpu_n_153 : STD_LOGIC;
  signal mycpu_n_154 : STD_LOGIC;
  signal mycpu_n_155 : STD_LOGIC;
  signal mycpu_n_158 : STD_LOGIC;
  signal mycpu_n_159 : STD_LOGIC;
  signal mycpu_n_160 : STD_LOGIC;
  signal mycpu_n_161 : STD_LOGIC;
  signal mycpu_n_162 : STD_LOGIC;
  signal mycpu_n_163 : STD_LOGIC;
  signal mycpu_n_164 : STD_LOGIC;
  signal mycpu_n_165 : STD_LOGIC;
  signal mycpu_n_166 : STD_LOGIC;
  signal mycpu_n_167 : STD_LOGIC;
  signal mycpu_n_168 : STD_LOGIC;
  signal mycpu_n_169 : STD_LOGIC;
  signal mycpu_n_17 : STD_LOGIC;
  signal mycpu_n_170 : STD_LOGIC;
  signal mycpu_n_171 : STD_LOGIC;
  signal mycpu_n_172 : STD_LOGIC;
  signal mycpu_n_173 : STD_LOGIC;
  signal mycpu_n_18 : STD_LOGIC;
  signal mycpu_n_19 : STD_LOGIC;
  signal mycpu_n_21 : STD_LOGIC;
  signal mycpu_n_22 : STD_LOGIC;
  signal mycpu_n_23 : STD_LOGIC;
  signal mycpu_n_24 : STD_LOGIC;
  signal mycpu_n_25 : STD_LOGIC;
  signal mycpu_n_26 : STD_LOGIC;
  signal mycpu_n_28 : STD_LOGIC;
  signal mycpu_n_29 : STD_LOGIC;
  signal mycpu_n_30 : STD_LOGIC;
  signal mycpu_n_31 : STD_LOGIC;
  signal mycpu_n_32 : STD_LOGIC;
  signal mycpu_n_33 : STD_LOGIC;
  signal mycpu_n_34 : STD_LOGIC;
  signal mycpu_n_35 : STD_LOGIC;
  signal mycpu_n_36 : STD_LOGIC;
  signal mycpu_n_37 : STD_LOGIC;
  signal mycpu_n_38 : STD_LOGIC;
  signal mycpu_n_39 : STD_LOGIC;
  signal mycpu_n_41 : STD_LOGIC;
  signal mycpu_n_42 : STD_LOGIC;
  signal mycpu_n_44 : STD_LOGIC;
  signal mycpu_n_45 : STD_LOGIC;
  signal mycpu_n_46 : STD_LOGIC;
  signal mycpu_n_47 : STD_LOGIC;
  signal mycpu_n_48 : STD_LOGIC;
  signal mycpu_n_51 : STD_LOGIC;
  signal mycpu_n_52 : STD_LOGIC;
  signal mycpu_n_53 : STD_LOGIC;
  signal mycpu_n_54 : STD_LOGIC;
  signal mycpu_n_55 : STD_LOGIC;
  signal mycpu_n_56 : STD_LOGIC;
  signal mycpu_n_57 : STD_LOGIC;
  signal mycpu_n_58 : STD_LOGIC;
  signal mycpu_n_59 : STD_LOGIC;
  signal mycpu_n_60 : STD_LOGIC;
  signal mycpu_n_61 : STD_LOGIC;
  signal mycpu_n_62 : STD_LOGIC;
  signal mycpu_n_64 : STD_LOGIC;
  signal mycpu_n_65 : STD_LOGIC;
  signal mycpu_n_67 : STD_LOGIC;
  signal mycpu_n_76 : STD_LOGIC;
  signal mycpu_n_77 : STD_LOGIC;
  signal mycpu_n_78 : STD_LOGIC;
  signal mycpu_n_79 : STD_LOGIC;
  signal mycpu_n_80 : STD_LOGIC;
  signal mycpu_n_82 : STD_LOGIC;
  signal mycpu_n_83 : STD_LOGIC;
  signal mycpu_n_84 : STD_LOGIC;
  signal mycpu_n_91 : STD_LOGIC;
  signal mycpu_n_94 : STD_LOGIC;
  signal mycpu_n_95 : STD_LOGIC;
  signal mycpu_n_96 : STD_LOGIC;
  signal mycpu_n_97 : STD_LOGIC;
  signal mycpu_n_98 : STD_LOGIC;
  signal mycpu_n_99 : STD_LOGIC;
  signal \^out_rgb\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pixel_16_bit_delay : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal pixel_sample_offset : STD_LOGIC;
  signal ram_reg_0_0_n_0 : STD_LOGIC;
  signal ram_reg_0_0_n_1 : STD_LOGIC;
  signal ram_reg_0_1_n_0 : STD_LOGIC;
  signal ram_reg_0_1_n_1 : STD_LOGIC;
  signal ram_reg_0_2_n_0 : STD_LOGIC;
  signal ram_reg_0_2_n_1 : STD_LOGIC;
  signal ram_reg_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_3_n_1 : STD_LOGIC;
  signal ram_reg_0_4_n_0 : STD_LOGIC;
  signal ram_reg_0_4_n_1 : STD_LOGIC;
  signal ram_reg_0_5_n_0 : STD_LOGIC;
  signal ram_reg_0_5_n_1 : STD_LOGIC;
  signal ram_reg_0_6_n_0 : STD_LOGIC;
  signal ram_reg_0_6_n_1 : STD_LOGIC;
  signal ram_reg_0_7_n_0 : STD_LOGIC;
  signal ram_reg_0_7_n_1 : STD_LOGIC;
  signal \^ram_reg_1_0_0\ : STD_LOGIC;
  signal \^ram_reg_1_1_0\ : STD_LOGIC;
  signal \^ram_reg_1_2_0\ : STD_LOGIC;
  signal \^ram_reg_1_3_0\ : STD_LOGIC;
  signal raster_int : STD_LOGIC;
  signal reg_1_65100 : STD_LOGIC;
  signal reset0 : STD_LOGIC;
  signal rom_out_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rom_out_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal screen_control_1 : STD_LOGIC;
  signal screen_control_2 : STD_LOGIC;
  signal sid_n_0 : STD_LOGIC;
  signal sid_n_1 : STD_LOGIC;
  signal sid_n_2 : STD_LOGIC;
  signal slave_reg_0 : STD_LOGIC;
  signal slave_reg_14 : STD_LOGIC;
  signal slave_reg_14_5 : STD_LOGIC;
  signal slave_reg_15 : STD_LOGIC;
  signal slave_reg_15_4 : STD_LOGIC;
  signal slave_reg_2 : STD_LOGIC;
  signal slave_reg_2_3 : STD_LOGIC;
  signal slave_reg_3 : STD_LOGIC;
  signal slave_reg_4 : STD_LOGIC;
  signal slave_reg_5 : STD_LOGIC;
  signal slave_reg_6 : STD_LOGIC;
  signal slave_reg_6_2 : STD_LOGIC;
  signal slave_reg_7 : STD_LOGIC;
  signal sprite_0_ypos : STD_LOGIC;
  signal sprite_1_ypos : STD_LOGIC;
  signal sprite_2_xpos : STD_LOGIC;
  signal sprite_4_xpos : STD_LOGIC;
  signal sprite_4_ypos : STD_LOGIC;
  signal sprite_5_xpos : STD_LOGIC;
  signal sprite_5_ypos : STD_LOGIC;
  signal sprite_6_xpos : STD_LOGIC;
  signal sprite_6_ypos : STD_LOGIC;
  signal sprite_7_xpos : STD_LOGIC;
  signal sprite_7_ypos : STD_LOGIC;
  signal sprite_multi_color_0 : STD_LOGIC;
  signal sprite_multi_color_1 : STD_LOGIC;
  signal sprite_primary_color_0 : STD_LOGIC;
  signal sprite_primary_color_1 : STD_LOGIC;
  signal sprite_primary_color_2 : STD_LOGIC;
  signal sprite_primary_color_3 : STD_LOGIC;
  signal sprite_primary_color_4 : STD_LOGIC;
  signal sprite_primary_color_5 : STD_LOGIC;
  signal sprite_primary_color_6 : STD_LOGIC;
  signal sprite_primary_color_7 : STD_LOGIC;
  signal sprite_priority : STD_LOGIC;
  signal started_status_a : STD_LOGIC;
  signal started_status_a_1 : STD_LOGIC;
  signal started_status_b : STD_LOGIC;
  signal started_status_b_0 : STD_LOGIC;
  signal target_logic_level : STD_LOGIC;
  signal target_logic_level_i_1_n_0 : STD_LOGIC;
  signal v1_out : STD_LOGIC;
  signal v4_out : STD_LOGIC;
  signal v7_out : STD_LOGIC;
  signal vic_inst_n_15 : STD_LOGIC;
  signal vic_inst_n_16 : STD_LOGIC;
  signal vic_inst_n_30 : STD_LOGIC;
  signal vic_inst_n_32 : STD_LOGIC;
  signal vic_inst_n_33 : STD_LOGIC;
  signal vic_inst_n_34 : STD_LOGIC;
  signal vic_inst_n_35 : STD_LOGIC;
  signal vic_inst_n_42 : STD_LOGIC;
  signal vic_inst_n_52 : STD_LOGIC;
  signal vic_inst_n_53 : STD_LOGIC;
  signal vic_inst_n_54 : STD_LOGIC;
  signal vic_inst_n_55 : STD_LOGIC;
  signal vic_inst_n_56 : STD_LOGIC;
  signal vic_inst_n_57 : STD_LOGIC;
  signal vic_inst_n_58 : STD_LOGIC;
  signal vic_inst_n_59 : STD_LOGIC;
  signal vic_inst_n_60 : STD_LOGIC;
  signal vic_inst_n_61 : STD_LOGIC;
  signal vic_inst_n_62 : STD_LOGIC;
  signal vic_inst_n_63 : STD_LOGIC;
  signal vic_inst_n_64 : STD_LOGIC;
  signal vic_reg_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_pin : STD_LOGIC;
  signal NLW_color_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_color_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_color_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_color_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_0_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_1_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_2_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_3_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_4_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_5_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_6_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_7_DIPBDIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of BUFGCE_1_mhz : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of BUFGCE_1_mhz : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of BUFGCE_1_mhz : label is "CE:CE0 I:I0";
  attribute BOX_TYPE of BUFGCE_2_mhz : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of BUFGCE_2_mhz : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP of BUFGCE_2_mhz : label is "CE:CE0 I:I0";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_1_enable_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of clk_2_enable_i_1 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \clk_div_counter[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \clk_div_counter[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \clk_div_counter_cycle[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \clk_div_counter_cycle[2]_i_1\ : label is "soft_lutpair300";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \clk_div_counter_cycle_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \clk_div_counter_cycle_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \clk_div_counter_cycle_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \clk_div_counter_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \clk_div_counter_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \clk_div_counter_reg[2]\ : label is "no";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of color_ram_reg : label is "p0_d4";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of color_ram_reg : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of color_ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of color_ram_reg : label is 4000;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of color_ram_reg : label is "color_ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of color_ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of color_ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of color_ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of color_ram_reg : label is 3;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of color_ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of color_ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of color_ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of color_ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of color_ram_reg : label is 3;
  attribute SOFT_HLUTNM of \cont_bits[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \cont_bits[1]_i_1\ : label is "soft_lutpair299";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_0 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_0 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_0 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_0 : label is 0;
  attribute bram_addr_end of ram_reg_0_0 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_0 : label is 0;
  attribute bram_slice_end of ram_reg_0_0 : label is 0;
  attribute ram_addr_begin of ram_reg_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_0 : label is 32767;
  attribute ram_offset of ram_reg_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_1 : label is 0;
  attribute bram_addr_end of ram_reg_0_1 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_1 : label is 1;
  attribute bram_slice_end of ram_reg_0_1 : label is 1;
  attribute ram_addr_begin of ram_reg_0_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_1 : label is 32767;
  attribute ram_offset of ram_reg_0_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_2 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_2 : label is 0;
  attribute bram_addr_end of ram_reg_0_2 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_2 : label is 2;
  attribute bram_slice_end of ram_reg_0_2 : label is 2;
  attribute ram_addr_begin of ram_reg_0_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_2 : label is 32767;
  attribute ram_offset of ram_reg_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_3 : label is 0;
  attribute bram_addr_end of ram_reg_0_3 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_3 : label is 3;
  attribute bram_slice_end of ram_reg_0_3 : label is 3;
  attribute ram_addr_begin of ram_reg_0_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_3 : label is 32767;
  attribute ram_offset of ram_reg_0_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_4 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_4 : label is 0;
  attribute bram_addr_end of ram_reg_0_4 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_4 : label is 4;
  attribute bram_slice_end of ram_reg_0_4 : label is 4;
  attribute ram_addr_begin of ram_reg_0_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_4 : label is 32767;
  attribute ram_offset of ram_reg_0_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_5 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_5 : label is 0;
  attribute bram_addr_end of ram_reg_0_5 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_5 : label is 5;
  attribute bram_slice_end of ram_reg_0_5 : label is 5;
  attribute ram_addr_begin of ram_reg_0_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_5 : label is 32767;
  attribute ram_offset of ram_reg_0_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_6 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_6 : label is 0;
  attribute bram_addr_end of ram_reg_0_6 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_6 : label is 6;
  attribute bram_slice_end of ram_reg_0_6 : label is 6;
  attribute ram_addr_begin of ram_reg_0_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_6 : label is 32767;
  attribute ram_offset of ram_reg_0_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_0_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_0_7 : label is 0;
  attribute bram_addr_end of ram_reg_0_7 : label is 32767;
  attribute bram_slice_begin of ram_reg_0_7 : label is 7;
  attribute bram_slice_end of ram_reg_0_7 : label is 7;
  attribute ram_addr_begin of ram_reg_0_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7 : label is 32767;
  attribute ram_offset of ram_reg_0_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_0 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_0 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_0 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_0 : label is 32768;
  attribute bram_addr_end of ram_reg_1_0 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_0 : label is 0;
  attribute bram_slice_end of ram_reg_1_0 : label is 0;
  attribute ram_addr_begin of ram_reg_1_0 : label is 32768;
  attribute ram_addr_end of ram_reg_1_0 : label is 65535;
  attribute ram_offset of ram_reg_1_0 : label is 0;
  attribute ram_slice_begin of ram_reg_1_0 : label is 0;
  attribute ram_slice_end of ram_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_1 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_1 : label is 32768;
  attribute bram_addr_end of ram_reg_1_1 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_1 : label is 1;
  attribute bram_slice_end of ram_reg_1_1 : label is 1;
  attribute ram_addr_begin of ram_reg_1_1 : label is 32768;
  attribute ram_addr_end of ram_reg_1_1 : label is 65535;
  attribute ram_offset of ram_reg_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_2 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_2 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_2 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_2 : label is 32768;
  attribute bram_addr_end of ram_reg_1_2 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_2 : label is 2;
  attribute bram_slice_end of ram_reg_1_2 : label is 2;
  attribute ram_addr_begin of ram_reg_1_2 : label is 32768;
  attribute ram_addr_end of ram_reg_1_2 : label is 65535;
  attribute ram_offset of ram_reg_1_2 : label is 0;
  attribute ram_slice_begin of ram_reg_1_2 : label is 2;
  attribute ram_slice_end of ram_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_3 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_3 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_3 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_3 : label is 32768;
  attribute bram_addr_end of ram_reg_1_3 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_3 : label is 3;
  attribute bram_slice_end of ram_reg_1_3 : label is 3;
  attribute ram_addr_begin of ram_reg_1_3 : label is 32768;
  attribute ram_addr_end of ram_reg_1_3 : label is 65535;
  attribute ram_offset of ram_reg_1_3 : label is 0;
  attribute ram_slice_begin of ram_reg_1_3 : label is 3;
  attribute ram_slice_end of ram_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_4 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_4 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_4 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_4 : label is 32768;
  attribute bram_addr_end of ram_reg_1_4 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_4 : label is 4;
  attribute bram_slice_end of ram_reg_1_4 : label is 4;
  attribute ram_addr_begin of ram_reg_1_4 : label is 32768;
  attribute ram_addr_end of ram_reg_1_4 : label is 65535;
  attribute ram_offset of ram_reg_1_4 : label is 0;
  attribute ram_slice_begin of ram_reg_1_4 : label is 4;
  attribute ram_slice_end of ram_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_5 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_5 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_5 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_5 : label is 32768;
  attribute bram_addr_end of ram_reg_1_5 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_5 : label is 5;
  attribute bram_slice_end of ram_reg_1_5 : label is 5;
  attribute ram_addr_begin of ram_reg_1_5 : label is 32768;
  attribute ram_addr_end of ram_reg_1_5 : label is 65535;
  attribute ram_offset of ram_reg_1_5 : label is 0;
  attribute ram_slice_begin of ram_reg_1_5 : label is 5;
  attribute ram_slice_end of ram_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_6 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_6 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_6 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_6 : label is 32768;
  attribute bram_addr_end of ram_reg_1_6 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_6 : label is 6;
  attribute bram_slice_end of ram_reg_1_6 : label is 6;
  attribute ram_addr_begin of ram_reg_1_6 : label is 32768;
  attribute ram_addr_end of ram_reg_1_6 : label is 65535;
  attribute ram_offset of ram_reg_1_6 : label is 0;
  attribute ram_slice_begin of ram_reg_1_6 : label is 6;
  attribute ram_slice_end of ram_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_7 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_7 : label is 524288;
  attribute RTL_RAM_NAME of ram_reg_1_7 : label is "ram";
  attribute bram_addr_begin of ram_reg_1_7 : label is 32768;
  attribute bram_addr_end of ram_reg_1_7 : label is 65535;
  attribute bram_slice_begin of ram_reg_1_7 : label is 7;
  attribute bram_slice_end of ram_reg_1_7 : label is 7;
  attribute ram_addr_begin of ram_reg_1_7 : label is 32768;
  attribute ram_addr_end of ram_reg_1_7 : label is 65535;
  attribute ram_offset of ram_reg_1_7 : label is 0;
  attribute ram_slice_begin of ram_reg_1_7 : label is 7;
  attribute ram_slice_end of ram_reg_1_7 : label is 7;
begin
  DO(7 downto 0) <= \^do\(7 downto 0);
  \OUT_reg[3]\ <= \^out_reg[3]\;
  addr_a(14 downto 0) <= \^addr_a\(14 downto 0);
  addr_b(13 downto 0) <= \^addr_b\(13 downto 0);
  clk_1_mhz <= \^clk_1_mhz\;
  clk_2_mhz_debug <= \^clk_2_mhz_debug\;
  data_a(7 downto 0) <= \^data_a\(7 downto 0);
  data_b(7 downto 0) <= \^data_b\(7 downto 0);
  \data_out_reg[4]\ <= \^data_out_reg[4]\;
  \data_out_reg[5]\ <= \^data_out_reg[5]\;
  \data_out_reg[6]\ <= data_out_reg_6_sn_1;
  \data_out_reg[7]\ <= \^data_out_reg[7]\;
  \mem_pointers_reg[3]\ <= \^mem_pointers_reg[3]\;
  \mem_pointers_reg[6]\ <= \^mem_pointers_reg[6]\;
  motor_control <= \^motor_control\;
  out_rgb(11 downto 0) <= \^out_rgb\(11 downto 0);
  ram_reg_1_0_0 <= \^ram_reg_1_0_0\;
  ram_reg_1_1_0 <= \^ram_reg_1_1_0\;
  ram_reg_1_2_0 <= \^ram_reg_1_2_0\;
  ram_reg_1_3_0 <= \^ram_reg_1_3_0\;
BUFGCE_1_mhz: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE0 => clk_1_enable,
      CE1 => '0',
      I0 => clk,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => \^clk_1_mhz\,
      S0 => '1',
      S1 => '0'
    );
BUFGCE_2_mhz: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE0 => clk_2_enable,
      CE1 => '0',
      I0 => clk,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => \^clk_2_mhz_debug\,
      S0 => '1',
      S1 => '0'
    );
\addr_delayed_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => mycpu_n_14,
      Q => addr_delayed(0),
      R => '0'
    );
\addr_delayed_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(9),
      Q => addr_delayed(10),
      R => '0'
    );
\addr_delayed_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(10),
      Q => addr_delayed(11),
      R => '0'
    );
\addr_delayed_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(11),
      Q => addr_delayed(12),
      R => '0'
    );
\addr_delayed_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(12),
      Q => addr_delayed(13),
      R => '0'
    );
\addr_delayed_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(13),
      Q => addr_delayed(14),
      R => '0'
    );
\addr_delayed_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(14),
      Q => addr_delayed(15),
      R => '0'
    );
\addr_delayed_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => mycpu_n_13,
      Q => addr_delayed(1),
      R => '0'
    );
\addr_delayed_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => mycpu_n_12,
      Q => addr_delayed(2),
      R => '0'
    );
\addr_delayed_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => mycpu_n_11,
      Q => addr_delayed(3),
      R => '0'
    );
\addr_delayed_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(3),
      Q => addr_delayed(4),
      R => '0'
    );
\addr_delayed_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(4),
      Q => addr_delayed(5),
      R => '0'
    );
\addr_delayed_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(5),
      Q => addr_delayed(6),
      R => '0'
    );
\addr_delayed_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(6),
      Q => addr_delayed(7),
      R => '0'
    );
\addr_delayed_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(7),
      Q => addr_delayed(8),
      R => '0'
    );
\addr_delayed_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => \^addr_a\(8),
      Q => addr_delayed(9),
      R => '0'
    );
basic: entity work.\design_1_block_test_0_1_rom__parameterized0\
     port map (
      ADDRARDADDR(1) => mycpu_n_11,
      ADDRARDADDR(0) => mycpu_n_12,
      \IRHOLD_reg[0]\(1 downto 0) => data0(1 downto 0),
      \IRHOLD_reg[4]\ => mycpu_n_161,
      \IRHOLD_reg[4]_0\ => mycpu_n_166,
      \IRHOLD_reg[4]_1\ => mycpu_n_164,
      \IRHOLD_reg[4]_2\ => kernel_n_4,
      \IRHOLD_reg[5]\ => kernel_n_5,
      \IRHOLD_reg[6]\ => kernel_n_6,
      \IRHOLD_reg[7]\ => kernel_n_7,
      Q(2 downto 0) => addr_delayed(15 downto 13),
      \addr_delayed_reg[14]\ => basic_n_4,
      \addr_delayed_reg[14]_0\ => basic_n_5,
      \addr_delayed_reg[14]_1\ => basic_n_6,
      \addr_delayed_reg[14]_2\ => basic_n_7,
      clk_1_mhz => \^clk_1_mhz\,
      data_a(3 downto 0) => \^data_a\(7 downto 4),
      rom_out_reg_0_0 => mycpu_n_13,
      rom_out_reg_1_0 => basic_n_0,
      rom_out_reg_1_1 => basic_n_1,
      rom_out_reg_1_2 => basic_n_2,
      rom_out_reg_1_3 => basic_n_3,
      sel(12 downto 4) => \^addr_a\(11 downto 3),
      sel(3) => mycpu_n_19,
      sel(2) => \^addr_a\(2),
      sel(1) => mycpu_n_21,
      sel(0) => mycpu_n_14
    );
burst_tst: entity work.design_1_block_test_0_1_burst_block
     port map (
      AR(0) => proc_rst_neg,
      D(9 downto 0) => count_in_buf(9 downto 0),
      WEA(0) => \data_buf/write_en\,
      axi_clk_in => axi_clk_in,
      \count_in_buf_reg[10]_0\ => count_in_buf(10),
      \count_in_buf_reg[11]_0\ => count_in_buf(11),
      \count_in_buf_reg[12]_0\ => count_in_buf(12),
      frame_sync => frame_sync,
      full_reg_reg => burst_tst_n_44,
      ip2bus_inputs(3 downto 0) => ip2bus_inputs(3 downto 0),
      ip2bus_mst_addr(29 downto 0) => ip2bus_mst_addr(29 downto 0),
      ip2bus_mst_length(9 downto 0) => ip2bus_mst_length(9 downto 0),
      ip2bus_mstwr_d(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      ip2bus_otputs(1 downto 0) => ip2bus_otputs(1 downto 0),
      proc_rst => proc_rst,
      read => read,
      write_data_in(23 downto 20) => pixel_16_bit_delay(15 downto 12),
      write_data_in(19 downto 16) => pixel_16_bit_delay(9 downto 6),
      write_data_in(15 downto 12) => pixel_16_bit_delay(4 downto 1),
      write_data_in(11 downto 0) => \^out_rgb\(11 downto 0),
      write_pin => write_pin
    );
chargen: entity work.\design_1_block_test_0_1_rom__parameterized1\
     port map (
      ADDRARDADDR(11 downto 0) => \^addr_b\(11 downto 0),
      DOADO(7 downto 0) => \rom_out_reg__0\(7 downto 0),
      rom_out_reg_0 => \^clk_2_mhz_debug\
    );
cia_1: entity work.design_1_block_test_0_1_cia
     port map (
      D(7 downto 0) => \^do\(7 downto 0),
      DOADO(3 downto 0) => color_ram_out(3 downto 0),
      E(0) => slave_reg_14_5,
      \IRHOLD_reg[0]\ => kernel_n_0,
      \IRHOLD_reg[0]_0\ => mycpu_n_164,
      \IRHOLD_reg[0]_1\ => basic_n_4,
      \IRHOLD_reg[0]_2\ => mycpu_n_161,
      \IRHOLD_reg[0]_3\ => mycpu_n_158,
      \IRHOLD_reg[1]\ => vic_inst_n_42,
      \IRHOLD_reg[1]_0\ => basic_n_5,
      \IRHOLD_reg[2]\ => kernel_n_2,
      \IRHOLD_reg[2]_0\ => basic_n_6,
      \IRHOLD_reg[3]\ => kernel_n_3,
      \IRHOLD_reg[3]_0\ => basic_n_7,
      \IRHOLD_reg[4]\ => mycpu_n_160,
      \IRHOLD_reg[4]_0\ => mycpu_n_159,
      \IRHOLD_reg[4]_1\ => basic_n_0,
      \IRHOLD_reg[5]\ => basic_n_1,
      \IRHOLD_reg[6]\ => basic_n_2,
      \IRHOLD_reg[7]\ => basic_n_3,
      clk_1_mhz => \^clk_1_mhz\,
      \counter_reg[0]\(0) => mycpu_n_79,
      \counter_reg[0]_0\(0) => mycpu_n_83,
      \counter_reg[15]\ => mycpu_n_78,
      \counter_reg[15]_0\ => mycpu_n_82,
      \counter_reg[7]\ => cia_1_n_6,
      \counter_reg[7]_0\ => cia_1_n_7,
      data_a(3 downto 0) => \^data_a\(3 downto 0),
      data_out(7 downto 0) => cia_2_data_out(7 downto 0),
      \data_out_reg[0]_0\(1) => \^out_reg[3]\,
      \data_out_reg[0]_0\(0) => mycpu_n_13,
      \data_out_reg[0]_1\(0) => mycpu_n_1,
      \data_out_reg[6]_0\ => mycpu_n_15,
      \data_out_reg[7]_0\(7) => \^data_out_reg[7]\,
      \data_out_reg[7]_0\(6) => data_out_reg_6_sn_1,
      \data_out_reg[7]_0\(5) => \^data_out_reg[5]\,
      \data_out_reg[7]_0\(4) => \^data_out_reg[4]\,
      \data_out_reg[7]_0\(3) => \^ram_reg_1_3_0\,
      \data_out_reg[7]_0\(2) => \^ram_reg_1_2_0\,
      \data_out_reg[7]_0\(1) => \^ram_reg_1_1_0\,
      \data_out_reg[7]_0\(0) => \^ram_reg_1_0_0\,
      \data_out_reg[7]_1\ => mycpu_n_94,
      flag1 => flag1,
      flag1_delayed => flag1_delayed,
      \int_mask_reg[0]_0\ => cia_1_n_2,
      \int_mask_reg[0]_1\ => mycpu_n_77,
      \int_mask_reg[1]_0\ => cia_1_n_1,
      \int_mask_reg[1]_1\ => mycpu_n_76,
      \int_mask_reg[4]_0\ => cia_1_n_0,
      \int_mask_reg[4]_1\ => mycpu_n_67,
      \int_stat_reg[1]_0\ => mycpu_n_91,
      irq => irq,
      joybits(4 downto 0) => joybits(4 downto 0),
      p_1_out(4 downto 0) => p_1_out(4 downto 0),
      runmode_reg(0) => slave_reg_15_4,
      slave_0_reg(31 downto 0) => slave_0_reg(31 downto 0),
      slave_1_reg(31 downto 0) => slave_1_reg(31 downto 0),
      \slave_reg_0_reg[0]_0\ => cia_1_n_19,
      \slave_reg_0_reg[0]_1\ => cia_1_n_23,
      \slave_reg_0_reg[0]_2\ => cia_1_n_27,
      \slave_reg_0_reg[0]_3\ => cia_1_n_31,
      \slave_reg_0_reg[0]_4\ => cia_1_n_35,
      \slave_reg_0_reg[2]_0\ => cia_1_n_16,
      \slave_reg_0_reg[2]_1\ => cia_1_n_20,
      \slave_reg_0_reg[2]_2\ => cia_1_n_24,
      \slave_reg_0_reg[2]_3\ => cia_1_n_28,
      \slave_reg_0_reg[2]_4\ => cia_1_n_32,
      \slave_reg_0_reg[4]_0\ => cia_1_n_17,
      \slave_reg_0_reg[4]_1\ => cia_1_n_21,
      \slave_reg_0_reg[4]_2\ => cia_1_n_25,
      \slave_reg_0_reg[4]_3\ => cia_1_n_29,
      \slave_reg_0_reg[4]_4\ => cia_1_n_33,
      \slave_reg_0_reg[6]_0\ => cia_1_n_18,
      \slave_reg_0_reg[6]_1\ => cia_1_n_22,
      \slave_reg_0_reg[6]_2\ => cia_1_n_26,
      \slave_reg_0_reg[6]_3\ => cia_1_n_30,
      \slave_reg_0_reg[6]_4\ => cia_1_n_34,
      \slave_reg_0_reg[7]_0\(0) => slave_reg_0,
      \slave_reg_2_reg[7]_0\(0) => slave_reg_2_3,
      \slave_reg_3_reg[7]_0\(0) => slave_reg_3,
      \slave_reg_4_reg[7]_0\(0) => slave_reg_4,
      \slave_reg_5_reg[7]_0\(0) => slave_reg_5,
      \slave_reg_6_reg[7]_0\(0) => slave_reg_6_2,
      \slave_reg_7_reg[7]_0\(0) => slave_reg_7,
      started_reg => mycpu_n_80,
      started_reg_0 => mycpu_n_84,
      started_status_a => started_status_a,
      started_status_b => started_status_b
    );
cia_2: entity work.design_1_block_test_0_1_cia_0
     port map (
      ADDRARDADDR(1) => mycpu_n_11,
      ADDRARDADDR(0) => mycpu_n_12,
      D(7 downto 0) => \^do\(7 downto 0),
      E(0) => slave_reg_14,
      Q(7 downto 0) => cia_2_data_out(7 downto 0),
      cia_2_port_a(1 downto 0) => cia_2_port_a(1 downto 0),
      clk_1_mhz => \^clk_1_mhz\,
      \counter_reg[0]\(0) => mycpu_n_103,
      \counter_reg[0]_0\(0) => mycpu_n_100,
      \counter_reg[12]\ => cia_2_n_8,
      \counter_reg[15]\ => mycpu_n_99,
      \counter_reg[15]_0\ => mycpu_n_102,
      \counter_reg[7]\ => cia_2_n_7,
      \counter_reg[8]\ => cia_2_n_6,
      \data_out_reg[0]_0\(0) => mycpu_n_23,
      \data_out_reg[2]_0\(0) => mycpu_n_13,
      \data_out_reg[3]_0\ => mycpu_n_15,
      \data_out_reg[4]_0\(0) => mycpu_n_110,
      \data_out_reg[6]_0\ => mycpu_n_111,
      \int_mask_reg[0]_0\ => cia_2_n_3,
      \int_mask_reg[0]_1\ => mycpu_n_98,
      \int_mask_reg[1]_0\ => cia_2_n_2,
      \int_mask_reg[1]_1\ => mycpu_n_97,
      \int_stat_reg[1]_0\ => mycpu_n_109,
      p_2_in(1 downto 0) => \^addr_b\(13 downto 12),
      runmode_reg(0) => slave_reg_15,
      \slave_reg_0_reg[0]_0\ => mycpu_n_96,
      \slave_reg_0_reg[1]_0\ => mycpu_n_95,
      \slave_reg_2_reg[7]_0\(0) => slave_reg_2,
      \slave_reg_3_reg[0]_0\(0) => mycpu_n_17,
      \slave_reg_3_reg[4]_0\ => cia_2_n_9,
      \slave_reg_4_reg[0]_0\(0) => mycpu_n_22,
      \slave_reg_5_reg[0]_0\(0) => mycpu_n_29,
      \slave_reg_6_reg[7]_0\(0) => slave_reg_6,
      \slave_reg_7_reg[0]_0\(0) => mycpu_n_18,
      started_reg => mycpu_n_104,
      started_reg_0 => mycpu_n_101,
      started_status_a => started_status_a_1,
      started_status_b => started_status_b_0
    );
clk_1_enable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clk_div_counter(1),
      I1 => clk_div_counter(2),
      I2 => clk_div_counter(0),
      O => clk_1_enable_i_1_n_0
    );
clk_1_enable_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => clk_1_enable_i_1_n_0,
      Q => clk_1_enable,
      R => '0'
    );
clk_2_enable_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_div_counter(1),
      I1 => clk_div_counter(0),
      O => clk_2_enable_reg0
    );
clk_2_enable_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => clk_2_enable_reg0,
      Q => clk_2_enable,
      R => '0'
    );
\clk_div_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_div_counter(0),
      O => \clk_div_counter[0]_i_1_n_0\
    );
\clk_div_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_div_counter(0),
      I1 => clk_div_counter(1),
      O => \clk_div_counter[1]_i_1_n_0\
    );
\clk_div_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clk_div_counter(0),
      I1 => clk_div_counter(1),
      I2 => clk_div_counter(2),
      O => \clk_div_counter[2]_i_1_n_0\
    );
\clk_div_counter_cycle[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_div_counter_cycle(0),
      O => p_0_in(0)
    );
\clk_div_counter_cycle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clk_div_counter_cycle(1),
      I1 => clk_div_counter_cycle(0),
      O => p_0_in(1)
    );
\clk_div_counter_cycle[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clk_div_counter_cycle(1),
      I1 => clk_div_counter_cycle(0),
      I2 => clk_div_counter_cycle(2),
      O => p_0_in(2)
    );
\clk_div_counter_cycle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(0),
      Q => clk_div_counter_cycle(0),
      R => '0'
    );
\clk_div_counter_cycle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(1),
      Q => clk_div_counter_cycle(1),
      R => '0'
    );
\clk_div_counter_cycle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_0_in(2),
      Q => clk_div_counter_cycle(2),
      R => '0'
    );
\clk_div_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clk_div_counter[0]_i_1_n_0\,
      Q => clk_div_counter(0),
      R => '0'
    );
\clk_div_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clk_div_counter[1]_i_1_n_0\,
      Q => clk_div_counter(1),
      R => '0'
    );
\clk_div_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \clk_div_counter[2]_i_1_n_0\,
      Q => clk_div_counter(2),
      R => '0'
    );
color_ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => \^addr_a\(8 downto 3),
      ADDRARDADDR(7) => mycpu_n_11,
      ADDRARDADDR(6) => mycpu_n_12,
      ADDRARDADDR(5) => mycpu_n_13,
      ADDRARDADDR(4) => mycpu_n_14,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 5) => \^addr_b\(9 downto 1),
      ADDRBWRADDR(4) => vic_inst_n_30,
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => \^do\(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000001111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => NLW_color_ram_reg_DOADO_UNCONNECTED(15 downto 4),
      DOADO(3 downto 0) => color_ram_out(3 downto 0),
      DOBDO(15 downto 4) => NLW_color_ram_reg_DOBDO_UNCONNECTED(15 downto 4),
      DOBDO(3 downto 0) => color_ram_out2(3 downto 0),
      DOPADOP(1 downto 0) => NLW_color_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_color_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => color_ram_write_enable,
      WEA(0) => color_ram_write_enable,
      WEBWE(3 downto 0) => B"0000"
    );
\cont_bits[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => cont_bits(0),
      I1 => clk,
      I2 => target_logic_level,
      O => \cont_bits[0]_i_1_n_0\
    );
\cont_bits[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => cont_bits(1),
      I1 => cont_bits(0),
      I2 => clk,
      I3 => target_logic_level,
      O => \cont_bits[1]_i_1_n_0\
    );
\cont_bits_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => \cont_bits[0]_i_1_n_0\,
      Q => cont_bits(0),
      R => '0'
    );
\cont_bits_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => \cont_bits[1]_i_1_n_0\,
      Q => cont_bits(1),
      R => '0'
    );
\data_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cia_1_n_17,
      I1 => cia_1_n_16,
      I2 => cia_1_n_19,
      I3 => cia_1_n_18,
      I4 => joybits2(0),
      O => p_1_out(0)
    );
\data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cia_1_n_21,
      I1 => cia_1_n_20,
      I2 => cia_1_n_23,
      I3 => cia_1_n_22,
      I4 => joybits2(1),
      O => p_1_out(1)
    );
\data_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cia_1_n_25,
      I1 => cia_1_n_24,
      I2 => cia_1_n_27,
      I3 => cia_1_n_26,
      I4 => joybits2(2),
      O => p_1_out(2)
    );
\data_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cia_1_n_29,
      I1 => cia_1_n_28,
      I2 => cia_1_n_31,
      I3 => cia_1_n_30,
      I4 => joybits2(3),
      O => p_1_out(3)
    );
\data_out[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => cia_1_n_33,
      I1 => cia_1_n_32,
      I2 => cia_1_n_35,
      I3 => cia_1_n_34,
      I4 => joybits2(4),
      O => p_1_out(4)
    );
do_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cont_bits(1),
      I1 => cont_bits(0),
      I2 => target_logic_level,
      O => do_sample0
    );
do_sample_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => do_sample0,
      Q => do_sample,
      R => '0'
    );
flag1_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk_1_mhz\,
      CE => '1',
      D => flag1,
      Q => flag1_delayed,
      R => '0'
    );
kernel: entity work.design_1_block_test_0_1_rom
     port map (
      D(12 downto 4) => \^addr_a\(11 downto 3),
      D(3) => mycpu_n_11,
      D(2) => mycpu_n_12,
      D(1) => mycpu_n_13,
      D(0) => mycpu_n_14,
      \IRHOLD_reg[0]\ => mycpu_n_162,
      \IRHOLD_reg[0]_0\ => mycpu_n_165,
      \IRHOLD_reg[0]_1\ => mycpu_n_163,
      Q(5 downto 4) => data0(7 downto 6),
      Q(3) => \^motor_control\,
      Q(2 downto 1) => data0(3 downto 2),
      Q(0) => data0(0),
      clk_1_mhz => \^clk_1_mhz\,
      data_out(6 downto 1) => vic_reg_data_out(7 downto 2),
      data_out(0) => vic_reg_data_out(0),
      \out\(0) => rom_out_reg(1),
      \reg_1_6510_reg[0]\ => kernel_n_0,
      \reg_1_6510_reg[2]\ => kernel_n_2,
      \reg_1_6510_reg[3]\ => kernel_n_3,
      \reg_1_6510_reg[5]\ => kernel_n_5,
      \reg_1_6510_reg[6]\ => kernel_n_6,
      \reg_1_6510_reg[7]\ => kernel_n_7,
      sel(0) => \^addr_a\(2),
      tape_button => tape_button,
      tape_button_0 => kernel_n_4
    );
mycpu: entity work.design_1_block_test_0_1_cpu
     port map (
      \ABH_reg[0]_0\ => mycpu_n_109,
      AR(0) => reset0,
      B(2) => sid_n_0,
      B(1) => sid_n_1,
      B(0) => sid_n_2,
      CO(0) => is_equal_raster,
      D(7) => \^data_out_reg[7]\,
      D(6) => data_out_reg_6_sn_1,
      D(5) => \^data_out_reg[5]\,
      D(4) => \^data_out_reg[4]\,
      D(3) => \^ram_reg_1_3_0\,
      D(2) => \^ram_reg_1_2_0\,
      D(1) => \^ram_reg_1_1_0\,
      D(0) => \^ram_reg_1_0_0\,
      E(0) => mycpu_n_24,
      IRQ0 => IRQ0,
      I_reg_0(0) => P(2),
      \OUT_reg[0]\ => mycpu_n_15,
      \OUT_reg[0]_0\(0) => mycpu_n_17,
      \OUT_reg[0]_1\(0) => mycpu_n_18,
      \OUT_reg[0]_10\(0) => mycpu_n_117,
      \OUT_reg[0]_11\(0) => border_color,
      \OUT_reg[0]_12\(0) => sprite_primary_color_3,
      \OUT_reg[0]_13\(0) => sprite_primary_color_1,
      \OUT_reg[0]_14\(0) => sprite_5_xpos,
      \OUT_reg[0]_15\(0) => sprite_4_xpos,
      \OUT_reg[0]_16\(0) => int_enabled,
      \OUT_reg[0]_17\(0) => sprite_1_ypos,
      \OUT_reg[0]_18\(0) => sprite_primary_color_6,
      \OUT_reg[0]_19\(0) => sprite_primary_color_0,
      \OUT_reg[0]_2\ => mycpu_n_25,
      \OUT_reg[0]_20\(0) => sprite_multi_color_0,
      \OUT_reg[0]_21\(0) => sprite_7_ypos,
      \OUT_reg[0]_22\(0) => sprite_6_ypos,
      \OUT_reg[0]_23\(0) => sprite_multi_color_1,
      \OUT_reg[0]_24\(0) => sprite_7_xpos,
      \OUT_reg[0]_25\(0) => sprite_6_xpos,
      \OUT_reg[0]_3\(0) => mycpu_n_28,
      \OUT_reg[0]_4\(0) => mycpu_n_29,
      \OUT_reg[0]_5\(0) => mycpu_n_32,
      \OUT_reg[0]_6\(0) => mycpu_n_34,
      \OUT_reg[0]_7\ => \^addr_a\(0),
      \OUT_reg[0]_8\(0) => filter,
      \OUT_reg[0]_9\ => mycpu_n_116,
      \OUT_reg[1]\(0) => mycpu_n_22,
      \OUT_reg[1]_0\(0) => mycpu_n_26,
      \OUT_reg[1]_1\ => \^addr_a\(1),
      \OUT_reg[1]_10\(0) => slave_reg_2_3,
      \OUT_reg[1]_11\(0) => slave_reg_0,
      \OUT_reg[1]_12\(0) => slave_reg_4,
      \OUT_reg[1]_13\(0) => slave_reg_5,
      \OUT_reg[1]_14\ => mycpu_n_94,
      \OUT_reg[1]_15\ => mycpu_n_104,
      \OUT_reg[1]_16\(0) => slave_reg_6,
      \OUT_reg[1]_17\(0) => slave_reg_2,
      \OUT_reg[1]_18\ => mycpu_n_111,
      \OUT_reg[1]_2\(0) => mycpu_n_31,
      \OUT_reg[1]_3\(0) => mycpu_n_33,
      \OUT_reg[1]_4\(0) => mycpu_n_61,
      \OUT_reg[1]_5\(0) => mycpu_n_62,
      \OUT_reg[1]_6\(0) => screen_control_1,
      \OUT_reg[1]_7\(0) => slave_reg_14_5,
      \OUT_reg[1]_8\(0) => slave_reg_15_4,
      \OUT_reg[1]_9\(0) => slave_reg_3,
      \OUT_reg[2]\(0) => mycpu_n_1,
      \OUT_reg[2]_0\(0) => mycpu_n_23,
      \OUT_reg[2]_1\(0) => mycpu_n_35,
      \OUT_reg[2]_10\(0) => sprite_5_ypos,
      \OUT_reg[2]_11\(0) => sprite_4_ypos,
      \OUT_reg[2]_12\(0) => sprite_0_ypos,
      \OUT_reg[2]_13\(0) => sprite_primary_color_7,
      \OUT_reg[2]_14\(0) => sprite_primary_color_5,
      \OUT_reg[2]_2\ => mycpu_n_80,
      \OUT_reg[2]_3\ => mycpu_n_84,
      \OUT_reg[2]_4\(0) => sprite_2_xpos,
      \OUT_reg[2]_5\(0) => extra_background_color_2,
      \OUT_reg[2]_6\(0) => background_color,
      \OUT_reg[2]_7\(0) => sprite_primary_color_4,
      \OUT_reg[2]_8\(0) => sprite_primary_color_2,
      \OUT_reg[2]_9\(0) => sprite_priority,
      \OUT_reg[3]\(0) => \^out_reg[3]\,
      \OUT_reg[3]_0\(0) => mycpu_n_30,
      \OUT_reg[3]_1\(0) => mycpu_n_64,
      \OUT_reg[3]_10\ => mycpu_n_152,
      \OUT_reg[3]_11\ => mycpu_n_155,
      \OUT_reg[3]_2\(0) => mycpu_n_65,
      \OUT_reg[3]_3\(0) => screen_control_2,
      \OUT_reg[3]_4\(0) => slave_reg_7,
      \OUT_reg[3]_5\ => mycpu_n_91,
      \OUT_reg[3]_6\(0) => slave_reg_6_2,
      \OUT_reg[3]_7\ => mycpu_n_101,
      \OUT_reg[3]_8\(0) => mycpu_n_110,
      \OUT_reg[3]_9\ => mycpu_n_151,
      \OUT_reg[4]\(12 downto 4) => \^addr_a\(11 downto 3),
      \OUT_reg[4]\(3) => mycpu_n_11,
      \OUT_reg[4]\(2) => mycpu_n_12,
      \OUT_reg[4]\(1) => mycpu_n_13,
      \OUT_reg[4]\(0) => mycpu_n_14,
      \OUT_reg[4]_0\(0) => mycpu_n_39,
      \OUT_reg[4]_1\(1) => mycpu_n_41,
      \OUT_reg[4]_1\(0) => mycpu_n_42,
      \OUT_reg[4]_10\(1) => mycpu_n_57,
      \OUT_reg[4]_10\(0) => mycpu_n_58,
      \OUT_reg[4]_11\(1) => mycpu_n_59,
      \OUT_reg[4]_11\(0) => mycpu_n_60,
      \OUT_reg[4]_12\(0) => mycpu_n_137,
      \OUT_reg[4]_2\(0) => mycpu_n_44,
      \OUT_reg[4]_3\(1) => mycpu_n_45,
      \OUT_reg[4]_3\(0) => mycpu_n_46,
      \OUT_reg[4]_4\(0) => mycpu_n_47,
      \OUT_reg[4]_5\(0) => mycpu_n_48,
      \OUT_reg[4]_6\(1) => mycpu_n_51,
      \OUT_reg[4]_6\(0) => mycpu_n_52,
      \OUT_reg[4]_7\(1) => mycpu_n_53,
      \OUT_reg[4]_7\(0) => mycpu_n_54,
      \OUT_reg[4]_8\(0) => mycpu_n_55,
      \OUT_reg[4]_9\(0) => mycpu_n_56,
      \OUT_reg[5]\ => mycpu_n_153,
      \OUT_reg[5]_0\ => mycpu_n_154,
      \OUT_reg[7]\(2 downto 0) => \^addr_a\(14 downto 12),
      \OUT_reg[7]_0\(0) => reg_1_65100,
      \PC_reg[15]_0\(7 downto 0) => \^do\(7 downto 0),
      PC_temp1 => PC_temp1,
      Q(1) => vic_inst_n_53,
      Q(0) => vic_inst_n_54,
      WEA(0) => color_ram_write_enable,
      \addr_delayed_reg[10]\ => mycpu_n_163,
      \addr_delayed_reg[11]\ => mycpu_n_158,
      \addr_delayed_reg[11]_0\ => mycpu_n_162,
      \addr_delayed_reg[13]\ => mycpu_n_165,
      \addr_delayed_reg[9]\ => mycpu_n_159,
      \addr_delayed_reg[9]_0\ => mycpu_n_160,
      c64_reset => c64_reset,
      \c_data_debug[3]_INST_0_i_5\(15 downto 0) => addr_delayed(15 downto 0),
      cia_2_port_a(1 downto 0) => cia_2_port_a(1 downto 0),
      clk_1_mhz => \^clk_1_mhz\,
      \clk_div_counter_cycle_reg[0]\(1) => mycpu_n_167,
      \clk_div_counter_cycle_reg[0]\(0) => mycpu_n_168,
      \clk_div_counter_cycle_reg[0]_0\(1) => mycpu_n_169,
      \clk_div_counter_cycle_reg[0]_0\(0) => mycpu_n_170,
      \clk_div_counter_cycle_reg[0]_1\(1) => mycpu_n_171,
      \clk_div_counter_cycle_reg[0]_1\(0) => mycpu_n_172,
      color_ram_reg(2 downto 0) => data0(2 downto 0),
      \counter[15]_i_3__2\(0) => slave_reg_15,
      \counter_reg[15]\ => cia_1_n_6,
      \counter_reg[15]_0\ => cia_1_n_7,
      \counter_reg[15]_1\ => cia_2_n_7,
      \counter_reg[15]_2\ => cia_2_n_6,
      \data_out_reg[4]\ => cia_2_n_9,
      \data_out_reg[4]_0\ => cia_2_n_8,
      \data_out_reg[6]_i_11\(1) => vic_inst_n_61,
      \data_out_reg[6]_i_11\(0) => vic_inst_n_62,
      \data_out_reg[6]_i_11_0\(1) => vic_inst_n_63,
      \data_out_reg[6]_i_11_0\(0) => vic_inst_n_64,
      \data_out_reg[6]_i_4\(1) => vic_inst_n_55,
      \data_out_reg[6]_i_4\(0) => vic_inst_n_56,
      \data_out_reg[6]_i_4_0\(0) => vic_inst_n_59,
      \data_out_reg[6]_i_4_1\(0) => vic_inst_n_60,
      \data_out_reg[6]_i_4_2\(0) => vic_inst_n_57,
      \data_out_reg[6]_i_4_3\(0) => vic_inst_n_58,
      \data_out_reg[6]_i_4_4\ => vic_inst_n_34,
      \data_out_reg_reg[6]\ => vic_inst_n_33,
      \data_out_reg_reg[6]_0\ => vic_inst_n_32,
      \data_out_reg_reg[6]_1\ => vic_inst_n_35,
      \data_out_reg_reg[7]\(1) => vic_inst_n_15,
      \data_out_reg_reg[7]\(0) => vic_inst_n_16,
      \filter_reg[fc][0]\ => mycpu_n_114,
      \filter_reg[fc][1]\ => mycpu_n_113,
      \filter_reg[fc][2]\ => mycpu_n_112,
      \int_enabled_reg[5]\ => mycpu_n_36,
      \int_enabled_reg[7]\ => mycpu_n_37,
      \int_mask_reg[0]\ => mycpu_n_77,
      \int_mask_reg[0]_0\ => mycpu_n_98,
      \int_mask_reg[0]_1\ => cia_1_n_2,
      \int_mask_reg[0]_2\ => cia_2_n_3,
      \int_mask_reg[1]\ => mycpu_n_76,
      \int_mask_reg[1]_0\ => mycpu_n_97,
      \int_mask_reg[1]_1\ => cia_1_n_1,
      \int_mask_reg[1]_2\ => cia_2_n_2,
      \int_mask_reg[4]\ => mycpu_n_67,
      \int_mask_reg[4]_0\ => cia_1_n_0,
      is_equal_raster_delayed => is_equal_raster_delayed,
      p_0_in0_in => mycpu_n_173,
      ram_reg_0_1(1 downto 0) => clk_div_counter_cycle(1 downto 0),
      raster_int => raster_int,
      raster_int_reg => mycpu_n_122,
      \reg_1_6510_reg[0]\ => mycpu_n_161,
      \reg_1_6510_reg[1]\ => mycpu_n_164,
      \reg_1_6510_reg[1]_0\ => mycpu_n_166,
      reset_cpu => reset_cpu,
      runmode_i_2(0) => slave_reg_14,
      sel(2) => mycpu_n_19,
      sel(1) => \^addr_a\(2),
      sel(0) => mycpu_n_21,
      \slave_reg_0_reg[0]\ => mycpu_n_96,
      \slave_reg_0_reg[1]\ => mycpu_n_95,
      \sprite_multi_color_0_reg[4]\ => mycpu_n_38,
      started_reg => mycpu_n_78,
      started_reg_0(0) => mycpu_n_79,
      started_reg_1 => mycpu_n_82,
      started_reg_2(0) => mycpu_n_83,
      started_reg_3 => mycpu_n_99,
      started_reg_4(0) => mycpu_n_100,
      started_reg_5 => mycpu_n_102,
      started_reg_6(0) => mycpu_n_103,
      started_status_a => started_status_a,
      started_status_a_1 => started_status_a_1,
      started_status_b => started_status_b,
      started_status_b_0 => started_status_b_0,
      v1_out => v1_out,
      v4_out => v4_out,
      v7_out => v7_out,
      we_debug => we_debug,
      \y_expand_reg[6]\(0) => data_out_reg(6)
    );
\pixel_16_bit_delay_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(8),
      Q => pixel_16_bit_delay(12),
      R => '0'
    );
\pixel_16_bit_delay_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(9),
      Q => pixel_16_bit_delay(13),
      R => '0'
    );
\pixel_16_bit_delay_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(10),
      Q => pixel_16_bit_delay(14),
      R => '0'
    );
\pixel_16_bit_delay_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(11),
      Q => pixel_16_bit_delay(15),
      R => '0'
    );
\pixel_16_bit_delay_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(0),
      Q => pixel_16_bit_delay(1),
      R => '0'
    );
\pixel_16_bit_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(1),
      Q => pixel_16_bit_delay(2),
      R => '0'
    );
\pixel_16_bit_delay_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(2),
      Q => pixel_16_bit_delay(3),
      R => '0'
    );
\pixel_16_bit_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(3),
      Q => pixel_16_bit_delay(4),
      R => '0'
    );
\pixel_16_bit_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(7),
      Q => pixel_16_bit_delay(6),
      R => '0'
    );
\pixel_16_bit_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(4),
      Q => pixel_16_bit_delay(7),
      R => '0'
    );
\pixel_16_bit_delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(5),
      Q => pixel_16_bit_delay(8),
      R => '0'
    );
\pixel_16_bit_delay_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^out_rgb\(6),
      Q => pixel_16_bit_delay(9),
      R => '0'
    );
pixel_sample_offset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vic_inst_n_52,
      Q => pixel_sample_offset,
      R => '0'
    );
ram_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8511111311D11F76A80000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A79BDD815553333F00A924900",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"0000000000000000000000000000000000000001270010038940000500009454",
      INIT_05 => X"921CC230A5A3890200010000C05D45322000C000000000000000000000000000",
      INIT_06 => X"20D40850205408502054085020D4085020444105094288121804105094288329",
      INIT_07 => X"0B086323042C218C8C31B0821230C6C8E27448D120F448D120F448D1207448D0",
      INIT_08 => X"12992218637400104240E2420B6421B24A640821848C11B0861230C2C208C8C3",
      INIT_09 => X"1802D904442021271240010006244A648046000040C4E2408400088100800089",
      INIT_0A => X"03001840C0061061C48402042010080402030081180C06030180C02065324300",
      INIT_0B => X"18201861C108080042020010810C206003081800C20C08404002101000840861",
      INIT_0C => X"0800042048C20060003082610C0104010C1186018201861C10C0104010C11860",
      INIT_0D => X"CE8067C834F04F861A09D0C3C13E1C53210800800042048C2006000308261080",
      INIT_0E => X"187B079201C3C188E0143C188681C3CD91D02879B218E243C811A008F2051F20",
      INIT_0F => X"6630F61E940E3C188E81478310D03879B23A050F36431C4C61B064806A1D4533",
      INIT_10 => X"1E0606061C4C8C8C6818180851323211A060602144C8C84E2630D86900D43A8A",
      INIT_11 => X"6231E068C061C4C188C68746010A3C188468746010A3C1884781818187132323",
      INIT_12 => X"0730FA1EC3D07800C3848C7800C3848C68004284846800428484781A30187130",
      INIT_13 => X"C8C7818181871323231A060602144C8C8468181808513232129901CC3E87B0F4",
      INIT_14 => X"C188C785A301871B06231A068C02144C1884681A300851306211E0606061C4C8",
      INIT_15 => X"D01CC3E87B0F41E0030E1231E0030E1231A0010A1211A0010A1211E168C061C6",
      INIT_16 => X"879B2314CC61EC3D281C7966740A3CB318070F36CE0143CDB18E240730FA1EC3",
      INIT_17 => X"E2630F6500E1E59388050F2C8C461ECA070E599D02872CC68C3D900E1E6C9C02",
      INIT_18 => X"221479B623438B221479B62533186CA029461B203E8C36403A5186C3480F81F8",
      INIT_19 => X"666343B6221479662343B62214796623C38B261C79B663C38B261C79B663438B",
      INIT_1A => X"C1261C3663C1261C366341221436234122143623C3B6261C796663C3B6261C79",
      INIT_1B => X"D8C30D8C34D8C30D8434C8430C8434C8430C9C480E61F43D87A03987D0F61E83",
      INIT_1C => X"831061010620C4094C8C326C6183630C9B1860D8432642183210C990860C8C34",
      INIT_1D => X"1840418831027121010620C41840418831021008308308308041841840840418",
      INIT_1E => X"36C8C16494C840418831061010620C4084020C20C20C201061061021010620C4",
      INIT_1F => X"230DB230592104CB1866D8C132C2099230CD918264841658C36D8C165841648C",
      INIT_20 => X"099230CD918264841658C36D8C165841648C36C8C16481059630DB6305961059",
      INIT_21 => X"41248C32C8C12484132C619B6304CB082648C3364609920104CB1866D8C132C2",
      INIT_22 => X"3300A08DC0282331C4841258C32D8C125841248C32C8C124841258C32D8C1258",
      INIT_23 => X"C80A08DC02823700A08CC02823300A08DC02823700A08CC02823300A08DC0282",
      INIT_24 => X"40A0A0EE814141DD0282839A050507340A0A0EE814141CD028283BA050507314",
      INIT_25 => X"B23DC0282C8F300A0B23DC0282C8F31C4C0A0A0EE814141DD0282839A0505073",
      INIT_26 => X"C0282C8F700A0B23CC0282C8F300A0B23DC0282C8F700A0B23CC0282C8F300A0",
      INIT_27 => X"14141DD0282839A050507340A0A0EE814141CD028283BA050507314C80A0B23D",
      INIT_28 => X"C8F300A0B23DC0282C8F31C4C0A0A0EE814141DD0282839A050507340A0A0EE8",
      INIT_29 => X"00A0B23CC0282C8F300A0B23DC0282C8F700A0B23CC0282C8F300A0B23DC0282",
      INIT_2A => X"687133D01E0A0C528078283527A0341408A500D0502A14C80A0B23DC0282C8F7",
      INIT_2B => X"A08D0502AA408D0502A14C8FA83C164684D80F0591B41F50682C8509B01A0B21",
      INIT_2C => X"C1646D52063C1646D2E831A0B216A9031A0B21687137411E0A0D54811E0A0D4B",
      INIT_2D => X"0A091300E098B6C0282625B00E0916B00A0912B00E080B6C0282025B14CDD063",
      INIT_2E => X"091700A09130038245C0028244C40E088BA050444D038222E814111300E09170",
      INIT_2F => X"700A091300E098B6C0282625B00E0916B00A0912B00E090B2C0282424B1C480E",
      INIT_30 => X"0E091700A09130038245C0028244C40E088BA050444D038222E814111300E091",
      INIT_31 => X"91700A091300E098B6C0282625B00E0916B00A0912B00E080B6C0282025B14C8",
      INIT_32 => X"900E091700A09130038245C0028244C40E088BA050444D038222E814111300E0",
      INIT_33 => X"B4A000000063F2AAA3B12AAA33C310AAFB7E0532683412911A044469776EB038",
      INIT_34 => X"70719C1C61B41C65941C63838CF0719C1C67045323E1F048C87C3E0F81F07131",
      INIT_35 => X"E31C3C67878CE1E33B11E3BC1C670719C1C670719C1C6F838D7071AE0E37C1C6",
      INIT_36 => X"100001E33878CE1E33878CE1E37C3C6B878D70F1BE1E33878CE1E30DA1E32CA1",
      INIT_37 => X"24430A99D3E010D480098030C31031A7C808840000D10C2020300012D90C2022",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10A89D3E03475",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_13,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_0_n_0,
      CASCADEOUTB => ram_reg_0_0_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_168,
      WEA(2) => mycpu_n_168,
      WEA(1) => mycpu_n_168,
      WEA(0) => mycpu_n_168,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2EBEBEBDEB7EBF72980000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5A793DC9050808005589800000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0AFFE1284400BFF10008130E",
      INIT_05 => X"4ACA148E487954A8A854546A2A011288A3FF07FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"A8354A95A8354A95A8354A95A8354A95A8A09B494B5A0A0AD2A9B494B5A0A285",
      INIT_07 => X"0241420A2009040028A1241000A200A611354A95A8B54A95A8B54A95A8B54A95",
      INIT_08 => X"08548A514A47508210265514424105202512A10408288124140082049440820A",
      INIT_09 => X"5001156115002E12A95888AA04B82512B5555402E302112A2AA8B50D545517A6",
      INIT_0A => X"2A2141028810505C2220100100804020100804005028140A0502814050A95A55",
      INIT_0B => X"5108414968285102081440828020A144082051020A0A414A885040A204140505",
      INIT_0C => X"510320810208114408828748280A200820041005100414148294A21482104108",
      INIT_0D => X"A84250212A242925808504B010A0932888290510820840208414420829248286",
      INIT_0E => X"36D6650694128B5CA94128B5C2941699595282D32B0A5510A90A10840842C2A4",
      INIT_0F => X"10EDAC541DA0A8118BB41502307682D3222ED05A6441C224DB6641A9908290A9",
      INIT_10 => X"A0ACAD254159DACAC233B5858465690A0ACAD214159DAC2550EDB141D6094065",
      INIT_11 => X"D52A08C5AA54158B5CAC2A6D70B089B5428222D50A0A8B5C2C233B5958465692",
      INIT_12 => X"D28C47B59A86C2C4AC284A828CA82CCAC2C42C2842828C282CC2C2B36B958466",
      INIT_13 => X"80A829210150526222B084C44161090802829210050526220854F6B755694E2A",
      INIT_14 => X"9110A821022150520462B0A488C161091102821022050520460B084C44561090",
      INIT_15 => X"A94A111AD62A0B0B02B0A02A0A22A0B22B0B00B0A00A0A20A0B20B0A488C5610",
      INIT_16 => X"2D32014A21DB58A83341504C59A0A8260CD05A648B34169920E1135AD554A528",
      INIT_17 => X"5526DACD3A0B4102B9D05A0805CDB59850441314282209829B6B30A0B4C81428",
      INIT_18 => X"416112201415220141532410A836D981970DB6680A1B6CC0D1C76D8A0EB06A06",
      INIT_19 => X"4C561524C16112481411048141504C1611324561122054152205415324561132",
      INIT_1A => X"16056140541445416456160161401414414164161524C5611248541104854150",
      INIT_1B => X"1288012080128A4920840288002080028A484227B5BAAB4A715694623DACD436",
      INIT_1C => X"A8114829542A0444A22086094420482102514C92086014420082100514C82084",
      INIT_1D => X"120A450881012A8829542A04520A550A8110829AA1A818A414D50D40C420A550",
      INIT_1E => X"A482084042A20A45088104829142204020A62862060905314310300829142204",
      INIT_1F => X"0A29208210082992514C920860905320A2990410C020A4928A492084120A4828",
      INIT_20 => X"5320A2990410C020A4928A492084120A4828A4820840282924A2924821048292",
      INIT_21 => X"0A0828A082080020A6494532482182414C828A64104300882992514C92086090",
      INIT_22 => X"A19A0A2966828A1C2220A0928A092080120A0828A082080020A0928A09208012",
      INIT_23 => X"21A0A2966828A19A0A2966828A19A0A2966828A19A0A2966828A19A0A2966828",
      INIT_24 => X"DA0A044BB41408876828112ED050221DA0A044BB41408876828112ED050221CA",
      INIT_25 => X"6769668299DA19A0A6769668299DA1CAA5A0A044BB41408876828112ED050221",
      INIT_26 => X"668299DA19A0A6769668299DA19A0A6769668299DA19A0A6769668299DA19A0A",
      INIT_27 => X"41408876828112ED050221DA0A044BB41408876828112ED050221C2A1A0A6769",
      INIT_28 => X"9DA19A0A6769668299DA1C225A0A044BB41408876828112ED050221DA0A044BB",
      INIT_29 => X"9A0A6769668299DA19A0A6769668299DA19A0A6769668299DA19A0A676966829",
      INIT_2A => X"D32A8045A0A0498112828122408B4140830225050204CA21A0A6769668299DA1",
      INIT_2B => X"8250502058A85050204C2A580B414CE5F1A250533969B0168299C3E344A0A670",
      INIT_2C => X"14CE5AC54D414CE5A620EA0A670D62A6A0A670D3089104A0A048B150A0A04898",
      INIT_2D => X"B0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B232866C2C8C21CA2441D4",
      INIT_2E => X"B2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B065D",
      INIT_2F => X"5DB0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B332866C2CCC21CAA4B0",
      INIT_30 => X"B0B2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B06",
      INIT_31 => X"065DB0B061DB0B332C66C2CCC31DB0B0641DB0B06019B0B332C66C2CCC31C2A4",
      INIT_32 => X"44B0B2654B0B2610EC2C9958EC2C9858B0B332858599846C2CCCB3616661DB0B",
      INIT_33 => X"6A5FFFFFFE44195552053FFF2A1252401682D28955C8F80A80C86A14A2D01684",
      INIT_34 => X"020500814848814868814810298205208148010A94080000028100400A012A83",
      INIT_35 => X"4A40894C1129044A400114208140205208148205008140102802051040A00814",
      INIT_36 => X"AAA0044A01129044A41128044A008940112882250044A01128044A42444A4344",
      INIT_37 => X"D10314D42851842F4554003083222A50AAAAAAA800920A8A8A8AA018CA0A8AA8",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE114C52851A14B",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_11,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_1_n_0,
      CASCADEOUTB => ram_reg_0_1_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_167,
      WEA(2) => mycpu_n_167,
      WEA(1) => mycpu_n_168,
      WEA(0) => mycpu_n_168,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5141401454401F72800000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A793DC8050000003308000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00000040000000000000000000000000000000039E00002241F5800B0014AC44",
      INIT_05 => X"1A4E90A2612241A8A854542A2A0A0483C000E000000000000000000000000000",
      INIT_06 => X"C0A870E1C02870E1C02870E1C02870E1C020F7FB7394A00A528BEDF529CA0234",
      INIT_07 => X"0241420A2009040028A1241000A20088D46870E1C0A870E1C0A870E1C0A870E1",
      INIT_08 => X"0251A851425114820008D450400105040D462904082881241400A2049040828A",
      INIT_09 => X"500A952151000004834AA8AA06000906955154027A0090622AA88205455511C2",
      INIT_0A => X"0A20510288145051A8A0100100804028100804005028140A0402814046834A55",
      INIT_0B => X"5100514148284102081040828028A1440A2051028A0A41420810408204140145",
      INIT_0C => X"410020800288014400A282482808200820051005100514148280820082005100",
      INIT_0D => X"A8C05460203029848205109040A2106A28280410020800288014400A28248280",
      INIT_0E => X"0240E0209290180C89210180C0929200091242400100D450E8083004180053A0",
      INIT_0F => X"0614C3C9849C9180C89312301812726081224C4C1020120C090E0820BA00C4A2",
      INIT_10 => X"9C8060653900404A62018184C403030988060613100404090414CF3841740989",
      INIT_11 => X"0129CB0C025392180CA62C601098B1804262C6010989180C272018194E403032",
      INIT_12 => X"C47D999879327220A7220A7220A7260A6220262202622026260272C30094E586",
      INIT_13 => X"0CA72018194E401012988060613100C0C262018184C401010341711F66E23ECD",
      INIT_14 => X"1804A72C30094E48603298B0C0213161804262C30084C4860309C8060653900C",
      INIT_15 => X"3711F66661E4C9C8829C8829C8829C982988809888098880989809CB0C025396",
      INIT_16 => X"2400401A8C2987930139230640989183004E4C1048131304100D45C47D9B88FB",
      INIT_17 => X"D46048010949002228484801014090004A500110242800808120009490011024",
      INIT_18 => X"613101861310186131008204A202402014009008080120100500A679C20BA058",
      INIT_19 => X"0653163021316302131630213123061390186539018653901865390082531018",
      INIT_1A => X"9105391053910539305311013110131101313013963025396302539630253923",
      INIT_1B => X"1288612886128A6920820208602086020A68120B88FB3711F66E23ECCCC3C993",
      INIT_1C => X"CA1848299032060120A8830944084A2042514292083010408082040414282882",
      INIT_1D => X"120A640C8180482A29142284120A44088100A284A04A0424142402402028A650",
      INIT_1E => X"A68208601A0A8A4508A104829102204028A12812810905090090080A29943286",
      INIT_1F => X"08292082100A285251429288109050A0828504102028A6928A692886120A6820",
      INIT_20 => X"51A0828D04106028A2928A292882120A2820A28208204A2924A2924A21048292",
      INIT_21 => X"0A4820A482084028A24945124A20824144820A241041004A28D2514692883090",
      INIT_22 => X"1008C88502222101A8A8A4928A492884120A4820A482084028A4928A49288412",
      INIT_23 => X"889C985026261008C885022221009C985026261008C885022221008C88502222",
      INIT_24 => X"09C9EDA81313DB402323B6A044476D008C8EDA81111DB402323B6A044476D01A",
      INIT_25 => X"911502222445008C891150222244501A889C9EDA81313DB402323B6A044476D0",
      INIT_26 => X"02626445008C8911502222445009C9911502626445008C8911502222445008C8",
      INIT_27 => X"313DB402323B6A044476D008C8EDA81111DB402323B6A044476D012889C99115",
      INIT_28 => X"445008C8911502222445012089C9EDA81313DB402323B6A044476D009C9EDA81",
      INIT_29 => X"08C8911502222445009C9911502626445008C8911502222445008C8911502222",
      INIT_2A => X"304836009C8ECB5742723B2E2C01311D86AE84C4761C12089C99115026264450",
      INIT_2B => X"81CC47618281CC4761C1A0840139122444684E448918080262244088D0988910",
      INIT_2C => X"91224454033912246200198891022A01988910306A21039C8ECB05039C8ECB80",
      INIT_2D => X"988B1009C888A382622220E09C8B15E0988B11E09C880A382622020E1A8C0033",
      INIT_2E => X"8004490800042520011424200014948102248408012722628931131049C8B144",
      INIT_2F => X"4498893009C889A282622260A09C8B35A0988B31A09C881A682622061A1A8C94",
      INIT_30 => X"948024490802042520091424200814948012248400812722268931113049C893",
      INIT_31 => X"934498893009C889A282622260A09C8B35A0988B31A09C891A682622461A128C",
      INIT_32 => X"14948024490802042520091424200814948012248400812722268931113049C8",
      INIT_33 => X"9DAEAABFFE4787FFFABF3FFFA313F1A399F284837B50CA1F0A807C23673F9424",
      INIT_34 => X"F2459C9165B491619C9167922C72459C916F5A483148A0909229144508A04833",
      INIT_35 => X"8B3C9163922CE48B7905E7849163245AC916B245AC9165922CB2459E48B3C916",
      INIT_36 => X"AAA0048B1922D648B5922D648B2C9165922CF2459E48B7922CE48B2DA48B0CE4",
      INIT_37 => X"B15782543874A412C441016DF7802870E02A22A805F408A08A8AA015CC08A0A8",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF582553874A144",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_11,
      ADDRARDADDR(2) => mycpu_n_12,
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_2_n_0,
      CASCADEOUTB => ram_reg_0_2_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_167,
      WEA(2) => mycpu_n_167,
      WEA(1) => mycpu_n_167,
      WEA(0) => mycpu_n_167,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0154001500554F72800000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1A793DC8050000000008124900",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA7FFDDE2C921BFF27FE6085D",
      INIT_05 => X"9ACE77BE7EE2C9A8A8D4546A6A52059243FF77FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"C3C83020C3483020C3483020C3483020C3676C933084AADADEB2DB31184AAF2C",
      INIT_07 => X"EFCF7FBBE7BF3CF6EFBFFCF3DBBE7BE0B2483020C3C83020C3C83020C3C83020",
      INIT_08 => X"D3C9AADF3DF5119EFF40B273CDB73DDF4B26A33CFEEF9FFCF7DBBE7FF3CFEEFB",
      INIT_09 => X"4FD2FD67117F61A7B35A89AAFA0F4F66B55355FEB2F4F66226ABBBFD45D576C1",
      INIT_0A => X"7BE3DF1EF8F7D7F1ECE7F3F73FBFCFE7F3F9FCFDDFEFF3FBFDFEFF7FE7B35BD5",
      INIT_0B => X"DF3FDF7FD9EBCF1E78F3C79EBDEFAF7C7BE3DF1EFAFECF5E78F3C79E3CF5EF7D",
      INIT_0C => X"CF1FE78F6EF8FF7C7FBEBEF9EFF9E7F9E7DDF3FDF3FDF7FD9EFF9E7F9E7DDF3F",
      INIT_0D => X"ECC7F663F8BF6DFF93ED9FF27DB3F87B39EBFCF1FE78F6EF8FF7C7FBEBEF9EBF",
      INIT_0E => X"4E29A2B0B3F176E7CB37176E74B3F166E7966E2CDCD0F672EBD931EC98F65BAF",
      INIT_0F => X"249C5343059F876E7CB370EDCE967E2CDCF2CDC59B9A1649389A2C0A38AF45B2",
      INIT_10 => X"9F8B3B9F3F16773E6E2CEE6CDC59DCD9B8B3B9B37167734B269C4D1014715E8B",
      INIT_11 => X"BBF9F8BB77F3F176E7E6E1DBBD9B876EF66E1DBBD9B876E767E2CEE7CFC59DCF",
      INIT_12 => X"CD34318A68627E73E7E73E7E73E7E33E6E7366E7366E7366E3367E2EDDFCFC5D",
      INIT_13 => X"73E7E2CEE7CFC59DCF9B8B3B9B371677366E2CEE6CDC59DCD2C9334D0C669A18",
      INIT_14 => X"76EFE7E2EDDFCFC5DB9F9B8BB77B37176EF66E2EDDECDC5DB9D9F8B3B9F3F167",
      INIT_15 => X"6334D0C629A189F9CF9F9CF9F9CF9F8CF9B9CD9B9CD9B9CD9B8CD9F8BB77F3F1",
      INIT_16 => X"E2CD9A164938A686033F0EB3E19B8759D0CFC59B3C337166CD0B24CD34319A68",
      INIT_17 => X"B269C52179F8B2CF0BCDC59668538A40CFC32CF866E19674A714819F8B367866",
      INIT_18 => X"9B372CD9B372CD9B372CD9A7924E240BD5138902CE271205DD54E26880A38AE8",
      INIT_19 => X"B3F370EB7B370EB7B370EB7B370EB3B3F2CD9F3F2CD9F3F2CD9F3F2CD9F372CD",
      INIT_1A => X"F3BF3F3BF3F3BF3F1BF373BB373BB373BB371BB3F0EB7F3F0EB7F3F0EB7F3F0E",
      INIT_1B => X"7EF997EF997EFB9FE7996E7996E7996E7B9E9EC99A686334D0C669A18C534313",
      INIT_1C => X"3BE4F9EA73CE7929ECEF99BF7CDDFBE6EFDF77FE799B73CDDB9E6EDCF77EEF99",
      INIT_1D => X"3E7A9CF39E4A7B3BEB77EEFD3E7ADCFB9F4BBEAFBEFBEE7CF57CF7CF72EFA9DF",
      INIT_1E => X"B9EE79969ECEFADDFBBF4F9EB73EE7D2EFABEFBEFB9F3D5F3DF3DCBBEA77CEF9",
      INIT_1F => X"B9EFFB9E7DBBEEFFDF77FEF9BBF3DDFB9EEFDCF376EFB9FEFB9FEF997E7B9EE7",
      INIT_20 => X"DCFB9EE7DCF336EFB9FEFB9FEF997E7B9EE7B9EE79969BEFFFBEFFFBE7DF9EFF",
      INIT_21 => X"7B9EE7B9EE7996EFB9FF7DCFFBE66FCF73EE7B9F73CCDB1BEE7FDF73FEF99BF3",
      INIT_22 => X"CA58F8F3962E3CA1ECEFB9FEFB9FEF997E7B9EE7B9EE7996EFB9FEFB9FEF997E",
      INIT_23 => X"CD9F9F3966E7CA59F9F3966E7CA58F8F3962E3CA58F8F3962E3CA59F9F3966E7",
      INIT_24 => X"18F8DB1C3171B62863E36C70C5C6D8A19F9DB1C3373B62863E36C70C5C6D8A1E",
      INIT_25 => X"9993866E6664A18F89993862E2664A1EC99F9DB1C3373B62867E76C70CDCED8A",
      INIT_26 => X"866E6664A19F99993866E6664A18F89993862E2664A18F89993862E2664A19F9",
      INIT_27 => X"171B62863E36C70C5C6D8A19F9DB1C3373B62863E36C70C5C6D8A16C99F99993",
      INIT_28 => X"664A18F89993862E2664A16499F9DB1C3373B62867E76C70CDCED8A18F8DB1C3",
      INIT_29 => X"19F99993866E6664A18F89993862E2664A18F89993862E2664A19F99993866E6",
      INIT_2A => X"385934858F8DBEC5863E36FB290B171B6D8B0C5C6DB616499F99993866E6664A",
      INIT_2B => X"8B45C6DB38C345C6DB6164C50B1F133E7070C7C4CF9C8A162E2674E0E18B899D",
      INIT_2C => X"F133E586131F133E706298B899D2C3098B899D385933168F8DBE71868F8DBEC9",
      INIT_2D => X"8B8EBA18F8CDF3062E3374C18F8EBF418B8EBB418F8D5F7062E3575C1648C531",
      INIT_2E => X"8EBE18B8EBA1E3E3AF81E2E3AE818F8DDF0C5C6EE863E377C3171BBA18F8EBE1",
      INIT_2F => X"E18B8CBA18F8CDF2062E3374818F8EBF018B8EBB018F8D5F6062E3575816498F",
      INIT_30 => X"8F8CBE18B8CBA1E3E32F81E2E32E818F8CDF0C5C66E863E337C31719BA18F8CB",
      INIT_31 => X"E9E18B8E9A18F8CCF3062E3334C18F8E9F418B8E9B418F8D4F7062E3535C1E49",
      INIT_32 => X"998F8E9E18B8E9A1E3E3A781E2E3A6818F8DCF0C5C6E6863E373C3171B9A18F8",
      INIT_33 => X"1884001555656EAAAB296AAAB2CA948931AEA7B2510788942017D0893235353D",
      INIT_34 => X"2E1D4B87511387511B875370EA6E1D4B875A965B36A957EF6ED72BCAFB5E7B21",
      INIT_35 => X"3A9B875370EA5C3AD4D95551875AE1D4B8752E1D4B875370EA6E1D4DC3A9B875",
      INIT_36 => X"9AAFEC3AD70EA5C3A970EA5C3A9B875370EA6E1D4DC3A970EA5C3A889C3A88DC",
      INIT_37 => X"5145BDBCBB759C9D5449FE4964BFFB76EBEA2EABF927FFAF8ABAAFE61FFFAFA8",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7BDACBB75BF67",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_11,
      ADDRARDADDR(2) => mycpu_n_12,
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_3_n_0,
      CASCADEOUTB => ram_reg_0_3_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_170,
      WEA(2) => mycpu_n_170,
      WEA(1) => mycpu_n_170,
      WEA(0) => mycpu_n_170,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001554000555166800000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FD8598050000000008000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"000000600000000000000000000000000000000002000AA0605AC0018009100D",
      INIT_05 => X"0EEB98E7416060FCFC7E7E3F3F0480C010000800000000000000000000000000",
      INIT_06 => X"9492850A9412850A9412850A9412850A94380000A529FF0EF3A40008529FF206",
      INIT_07 => X"0271C20E3009C60038E1271800E300881812850A9492850A9492850A9492850A",
      INIT_08 => X"0060EE71805598E38400181C6001C704018339C60838C1271C00E3049C60838E",
      INIT_09 => X"700897799D800800C1DCECFF06A00183BD99FE036000183B33FCC406667F9920",
      INIT_0A => X"0E3071838C1C705030385C01C2E170B85C2E170070B85C2E170B85C240C1DE66",
      INIT_0B => X"718071C14E3871838C1C60E38038E1C60E3071838E0A71C38C1C60E3071C01C7",
      INIT_0C => X"718038C0038C01C600E3824E390E310E3107188718871C94E380E300E3007180",
      INIT_0D => X"B8625C3129243924E087049C10E0900C0E384718238C1038C11C608E3864E380",
      INIT_0E => X"8B617610DB9B080C8DB9B080C0DB9B04191B73608300181CB90E18870C4272E4",
      INIT_0F => X"C116C2F886DCF084C8DB9E10981B73608B236E6C11600B822D976439BB85C2C0",
      INIT_10 => X"D4C00045A980008B53000106A600020D4C00041A98000805C116CBE873770F85",
      INIT_11 => X"022D4E00045A9C0008B5380020D4E000835380020D4E0008353000116A600022",
      INIT_12 => X"680700D00E035340B5340B5340B5340B5340353403534035340353800116A700",
      INIT_13 => X"28B53000516A6000A2D4C00141A980028353000506A6000A01701A01C0340380",
      INIT_14 => X"0048B53800916A700122D4E00241A9C0048353800906A700120D4C00145A9800",
      INIT_15 => X"01A01C0340380D4D02D4D02D4D02D4D02D4D00D4D00D4D00D4D00D4E00245A9C",
      INIT_16 => X"3608200B822D85F105B9E10642DCF083016E6C10C85B9B043005C0680700D00E",
      INIT_17 => X"5C116C218DCD88020C6E6C400022D8416E68C190B73460C045B082DCD82090B7",
      INIT_18 => X"41A980041A980041A9800402E18B64384D62D90E6EC5B21C0948B65F439BB878",
      INIT_19 => X"045A9C0041A9C0041A9C0041A9C0041A980045A980045A980045A980045A9800",
      INIT_1A => X"9A05A9A05A9A05A9A05A9A01A9A01A9A01A9A01A9C0045A9C0045A9C0045A9C0",
      INIT_1B => X"138C4138C4138E4938C4038C4038C4038E480B80D00E01A01C0340380680701A",
      INIT_1C => X"8E104E391C238400B838C209C6104E308271C4938C201C6100E308071C4838C4",
      INIT_1D => X"138E4708E1002E0E391C2384138E4708E100E388E08E08271C4704704038E470",
      INIT_1E => X"E4838C400B838E4708E104E391C2384038E238238209C711C11C100E391C2384",
      INIT_1F => X"0E3920E3100E389271C4938C209C7120E38907184038E4938E4938C4138E4838",
      INIT_20 => X"71A0E38D07186038E6938E6938C6138E6838E6838C600E3924E3924E3104E392",
      INIT_21 => X"8E0838E0838C0038E349C71A4E30C271C6838E341C61800E38D271C6938C309C",
      INIT_22 => X"302DCC8D0B732300B838E2938E2938C2138E2838E2838C2038E0938E0938C013",
      INIT_23 => X"82DCC8D0B732302DCC8D0B732302DCC8D0B732302DCC8D0B732302DCC8D0B732",
      INIT_24 => X"2DCC80685B9900C0B73201A16E640302DCC80685B9900C0B73201A16E640300B",
      INIT_25 => X"800D0B73200302DCC800D0B73200300B82DCC80685B9900C0B73201A16E64030",
      INIT_26 => X"0B73200302DCC800D0B73200302DCC800D0B73200302DCC800D0B73200302DCC",
      INIT_27 => X"B9949C0B73293A16E652702DCCA4E85B9949C0B73293A16E652700382DCC800D",
      INIT_28 => X"44702DCC911D0B73244700302DCCA4E85B9949C0B73293A16E652702DCCA4E85",
      INIT_29 => X"2DCC911D0B73244702DCC911D0B73244702DCC911D0B73244702DCC911D0B732",
      INIT_2A => X"100C1822CCC80861233320223045999000C2466640040302DCC911D0B7324470",
      INIT_2B => X"C4E665208C90E66520C0306045999004182466640108C08B3320003048CCC800",
      INIT_2C => X"992244648399922463311CCC91023241CCC910300C1989CCCA491921CCCA498C",
      INIT_2D => X"CCCB302CCC81A18B33206062CCC83462CCC83062CCC81A18B332060603066239",
      INIT_2E => X"CB342CCCB30233328D0233328C02CCC89A166644C0B33226859991302CCCB342",
      INIT_2F => X"42CCC9302CCC81A08B33206022CCC83422CCC83022CCC81A08B33206020302CC",
      INIT_30 => X"CCC9342CCC930233320D0233320C02CCC99A16664CC0B33266859993302CCC93",
      INIT_31 => X"B342CCCB302CCC81A18B33206062CCC83462CCC83062CCC81A18B33206060302",
      INIT_32 => X"0ACCC9342CCC930233320D0233320C02CCC89A166644C0B33226859991302CCC",
      INIT_33 => X"005155400198500004C240004CA42444000A20C080A00421352004C0A8001106",
      INIT_34 => X"438610E18428E18420E1801C30038620E180082C194EA4149729D4F53CA60C0C",
      INIT_35 => X"0C00E1801C31070C02020808E18C38630E18038600E1821C3043861870C30E18",
      INIT_36 => X"CFF0070C61C31870C01C30070C10E1821C30C3861870C21C30870C21470C2107",
      INIT_37 => X"1D8200172C5DE71867630020C3002E58BA33B3FC00D008E8CCCFF0108008E8CC",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE200072C5DE1C6",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_4_n_0,
      CASCADEOUTB => ram_reg_0_4_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_169,
      WEA(2) => mycpu_n_169,
      WEA(1) => mycpu_n_169,
      WEA(0) => mycpu_n_169,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000164800000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FC85900500005500085B2500",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00000060000000000000000000000000000000012AFFD130C152400480005216",
      INIT_05 => X"1BCA35A64CB0C1BCE8DEF4EF3A10018213FF4FC0000000000000000000000000",
      INIT_06 => X"86D22142064084028650A14806408102926A49240000559BD6E4924A42100B0C",
      INIT_07 => X"6BD3473A60AF4C14E9A3BD3053A60AF43050A44812C2010892D2244212C20408",
      INIT_08 => X"90C1A9D34F7B17A61A5C3074C0A74D0E4306A74C3CE987BD34D3A61EF4C3CE9A",
      INIT_09 => X"C01FDDEB1340552183789AAB85564306F5355702D564306262BFB5044D55F795",
      INIT_0A => X"9A64D32E9974DB7860E974A749A5D269749A5D29D2E9749A5D26974961837AD5",
      INIT_0B => X"D306D345FA68D3069834C1A68969A34C1A60D3069A2FD3669934CBA65D36CB4D",
      INIT_0C => X"D30C69864E986B4C35A69B7A689A609A609D304D304D345FA689A609A609D306",
      INIT_0D => X"E8CB7465B3326996A24D12D449A25A183A6D8D32C69964E99634CB1A6DB7A698",
      INIT_0E => X"0201201510B00606D10B00606510B0020DA2160041943074ED9A32CD1964D3B6",
      INIT_0F => X"06040240A88580606D10B00C0CA2160041B442C00832860C081205781F80E183",
      INIT_10 => X"859818370B30306E166060CC2CC0C19859818330B30306430604090AF83F81C3",
      INIT_11 => X"81B859830370B30606E160181985806066160181985806066166060DC2CC0C1B",
      INIT_12 => X"4024088048161626E1626E1626E1626E162661626616266162661660C0DC2CC1",
      INIT_13 => X"06E162060DC2C40C1B858818330B103066162060CC2C40C190C1100902201204",
      INIT_14 => X"0606E1620C0DC2C4181B858830330B1060661620C0CC2C41819858818370B103",
      INIT_15 => X"11009022012058581B8581B8581B8581B85819858198581985819858830370B1",
      INIT_16 => X"600472860C080481590B00836C8580419642C0086D90B0021943044024088048",
      INIT_17 => X"3060402A08580A3B5042C051CAC0805642D0A0DB216850658100AC858011DB21",
      INIT_18 => X"330B004330B004330B004321830205785FC0815E478102BC07F0204857C1FC1C",
      INIT_19 => X"8370B008330B008330B008330B008330B004370B004370B004370B004370B004",
      INIT_1A => X"B0370B0370B0370B0370B0330B0330B0330B0330B008370B008370B008370B00",
      INIT_1B => X"5E9835E9835E9A3DE9834E9834E9834E9A3C86088048110090220120440240B0",
      INIT_1C => X"5A4D7A6CB496934860E981AF4C0D7A606BD343DE981A74C0D3A6069D343CE983",
      INIT_1D => X"5E9A0D21A452183A6DB4B6975E9B6D2DA5D3A6C5A45A46BD362D22D234E9B2D2",
      INIT_1E => X"A1CE9814860E9A4D29A557A6934A6954E9A0690690AF4D034834853A68348691",
      INIT_1F => X"3A6973A6153A683BD341DE980AF4D073A6839D3014E9A1DE9A1DE9815E9A1CE9",
      INIT_20 => X"D073A6839D3014E9A1DE9A1DE9815E9A1CE9A1CE9814BA6977A6977A6157A697",
      INIT_21 => X"9A5CE9A5CE9854E9A0EF4D077A602BD341CE9A0E74C052BA683BD341DE980AF4",
      INIT_22 => X"52C95915B256452860E9A5DE9A5DE9855E9A5CE9A5CE9854E9A5DE9A5DE9855E",
      INIT_23 => X"0C95935B2564D2C95935B2564D2C95935B2564D2C95935B2564D2C95915B2564",
      INIT_24 => X"C959262D92B24C4B256498B64AC9312C959222D92B2444B256488B64AC911286",
      INIT_25 => X"1085B25644212C9591085B25644212860C959262D92B24C4B256498B64AC9312",
      INIT_26 => X"B25644612C9591185B25644612C9591185B25644612C9591185B25644612C959",
      INIT_27 => X"2B24C4B256498B64AC9312C959222D92B2444B256488B64AC91128E0C9591185",
      INIT_28 => X"4212C9591085B256442128E8C959262D92B24C4B256498B64AC9312C959262D9",
      INIT_29 => X"C9591185B25644612C9591185B25644612C9591185B25644612C9591085B2564",
      INIT_2A => X"1A3A20CA85822D098E1609B341950B044A131C2C13268E8C9591185B25644612",
      INIT_2B => X"14C2C11221C6C2C13268E881950B02164231C2C08D8D032A1604248463858119",
      INIT_2C => X"B021610E330B023634451858109087198581191A3A222985822C438D85826CD1",
      INIT_2D => X"95919289590CB0B25643242C9591962C9591922C9590CB0B256432428E888A30",
      INIT_2E => X"9396C959392C2564E5AC2564E4AC9590CB64AC864B256432D92B2192C959196C",
      INIT_2F => X"6C959292895904B1B25641246C9590966C9590926C9590CB1B256432468E8C95",
      INIT_30 => X"959096C959092C256425AC256424AC95904B64AC824B256412D92B2092C95929",
      INIT_31 => X"096C959092895904B0B25641242C9590962C9590922C9590CB0B256432428E8C",
      INIT_32 => X"14959096C959092C256425AC256424AC95904B64AC824B256412D92B2092C959",
      INIT_33 => X"0428AAA0003A30000157800010413C08200763A2080648C9E0962F0830003A1D",
      INIT_34 => X"561C158702858702858702B0E0561C1587050C3A34A8505C5A970B42AA503A22",
      INIT_35 => X"38158702B0E0AC3828882897870561C15870561C158702B0E0561C1AC3835870",
      INIT_36 => X"8FF81C382B0E0AC382B0E0AC38158702B0E0D61C1AC382B0E0AC38142C38142C",
      INIT_37 => X"1563335C3877AD1844C30030826FB870EE2263FE009EEFB8898FF819C2EFB889",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3334D3877A346",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_5_n_0,
      CASCADEOUTB => ram_reg_0_5_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_172,
      WEA(2) => mycpu_n_172,
      WEA(1) => mycpu_n_172,
      WEA(0) => mycpu_n_172,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0155555400000164A80000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC19FC859005000033000ADB2C00",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8BFFD0206839FFF280050805",
      INIT_05 => X"8F6FFBF3732068ADAD56D6AB6B42A0D0D7FF6FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"D59AB060D59AB060550A9020550A9020D5366DB6B1AC444F7FC249290A444606",
      INIT_07 => X"466FEA8FF519BEA23FF566FA88FF51881A1AB060D51AB060558A9020558A9020",
      INIT_08 => X"4068DF7FEAC5FADF51201A1BEB51BFB101A37DBEAA3FD566FE88FF559BEAA3FF",
      INIT_09 => X"E80037B7FFE02A80D1EFFFEB02A901A3DBFFD6039A901A3FFFAFF2FFFFF5FEEA",
      INIT_0A => X"AFF57FABFD5FFAD034371F99BADD6EB75B8DC6E46E3F5FAFD7EBF1F8C0D1EFEE",
      INIT_0B => X"7FA27FE34DFC6FA37D5BEADFD43FF1FE8FF57FABFF5A6FEB7D5BEADF56FEA5FF",
      INIT_0C => X"6FA137D023FD09FE84FFC2CDFC0DF40DF447FA27FA27FE34DFC4DF44DF447FA2",
      INIT_0D => X"BC68DE3460A13D0DD02781BA04F0300D0DFC06FA037D023FD09FE84FFC2CDFC2",
      INIT_0E => X"0338338099F9C18189979C181099F9C183132F3830401A3ABC4D1A268D107AF1",
      INIT_0F => X"A286706E05CFDC1818B97B8302173F383062E5E7060803440C83202C0AC040D1",
      INIT_10 => X"CFD6060D9FEC0C1B2F5818265FB0304CBD6060997EC0C101A28641A05C15C081",
      INIT_11 => X"606CFD60C0D9FAC181B2F70604CBDC18132F70604CBDC18133F5818367FB0306",
      INIT_12 => X"6706E0CE0DC33F21B3F29B3F21B3F29B2F2132F2932F2132F2933F5830367EB0",
      INIT_13 => X"C1B3F5818367FB0306CBD6060997EC0C132F5818265FB030406819C1B8338370",
      INIT_14 => X"C181B3F5830367EB0606CBD60C0997AC18132F5830265EB0604CFD6060D9FEC0",
      INIT_15 => X"C19C1B8338370CFC86CFCA6CFC86CFCA6CBC84CBCA4CBC84CBCA4CFD60C0D9FA",
      INIT_16 => X"F3830803450CE0DC0B9FB860C5CBDC3042E7E70618B979C18401A06706E0CE0D",
      INIT_17 => X"1A2067013CFCE18609E5E70C2040CE0267EE183132F70C10819C04CFCE0C3132",
      INIT_18 => X"0997F830997B830997F83080D103202D8540C80B02819016C154320D02E0AE08",
      INIT_19 => X"60D97B860997B860997B860997B86099FB830D9FF830D9FB830D9FF830D97B83",
      INIT_1A => X"F90D9F94D9F90D9F94D979099794997909979499FB860D9FB860D9FB860D9FB8",
      INIT_1B => X"337D033FD0337F0B3FD0237D023FD0237F0A0340CE0DC19C1B83383706706E19",
      INIT_1C => X"6FC8CDFCDB9B7220343FD019BE80CFF4066FE0B3FD011BE808FF4046FE0A3FD0",
      INIT_1D => X"337F26E4DC880D0FFDDFBBF6337F76EEDD88FFC6FC6FC466FE36E36E223FF37E",
      INIT_1E => X"F2A37D220343FF67ECFD8CDFD9BB37623FF13F13F119BF89B89B888FFC9F93F2",
      INIT_1F => X"8DFDA8DF588FFC567FE2B3FD119BF8A8DFC546FA223FF2B3FF2B3FD2337F2A37",
      INIT_20 => X"F8A8DFC546FA223FF2B3FF2B3FD2337F2A37F2A37D220FFDACFFDACFF58CDFDA",
      INIT_21 => X"7F2A37F2A37D223FF159FF8ACFF4466FE2A37F151BE8880FFC567FE2B3FD119B",
      INIT_22 => X"885CFC83172F2080343FF2B3FF2B3FD2337F2A37F2A37D223FF2B3FF2B3FD233",
      INIT_23 => X"45CFCA3172F2885CFCA3172F2885CFC83172F2085CFC83172F2085CFCA3172F2",
      INIT_24 => X"5CFC8018B979002173F20062E5E40085CFC8418B979082173F20062E5E400803",
      INIT_25 => X"8103172F204085CFC8003172F200080345CFC8418B979082173F21062E5E4208",
      INIT_26 => X"172F204085CFC8103172F204085CFC8003172F200085CFC8003172F200085CFC",
      INIT_27 => X"979002173F20062E5E40085CFC8418B979082173F20062E5E40080345CFC8103",
      INIT_28 => X"04085CFC8003172F200080345CFC8418B979082173F21062E5E42085CFC8018B",
      INIT_29 => X"5CFC8103172F204085CFC8003172F200085CFC8003172F200085CFC8103172F2",
      INIT_2A => X"100D1869DFD859E92F7F616230D3B7B0A3D25EDEC2840345CFC8103172F20408",
      INIT_2B => X"D26DEC281D966DEC28403460D3BFB02C7A25EFEC0B08C1A76F6050F44BDBD814",
      INIT_2C => X"FB02C0ECB1BFB02C23348DBD81407658DBD814100D19A4DFD8583B2CDFD8588C",
      INIT_2D => X"DBD8281DFD8160176F605005DFD82C05DBD82805DFD8160176F605000346691B",
      INIT_2E => X"D82C4DBD8284F7F60B04F6F60A04DFD91626DEC8A177F6458BB7B2285DFD82C5",
      INIT_2F => X"C5DBD9281DFD8960176F625005DFD92C05DBD92805DFD8160176F605000344DF",
      INIT_30 => X"DFDB2C4DBDB284F7F6CB04F6F6CA04DFD99626DECCA177F6658BB7B3285DFD92",
      INIT_31 => X"82C5DBD8281DFD8160176F605005DFD82C05DBD82805DFD8160176F605000344",
      INIT_32 => X"8CDFDA2C4DBDA284F7F68B04F6F68A04DFD91626DEC8A177F6458BB7B2285DFD",
      INIT_33 => X"000AAAAAAA8805555445155544145000000220D18142486A00A2280020001106",
      INIT_34 => X"434E90D3A000D3A000D3A21A74434E90D3A4162D1BDDEDA5A379BCEF2DE40D0A",
      INIT_35 => X"DD10DBA21B7486DD20E88242D3AC34EB0D3AC34EB0D3A21A74434E9869D30D3A",
      INIT_36 => X"FEE016DD61B7586DD61B7586DD10DBA21B74C36E986DD21B7486DD0006DD0006",
      INIT_37 => X"1BA5C937AD5EDE807FFE804924DD6D5ABD7FFFB80165D9F5FFFEE00505D9F5FF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4C927AD5EF3E0",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_6_n_0,
      CASCADEOUTB => ram_reg_0_6_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_171,
      WEA(2) => mycpu_n_171,
      WEA(1) => mycpu_n_172,
      WEA(0) => mycpu_n_172,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000DA8180000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA9FCB6A0C6F055F05531900000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2CFFC1F2E918FFF0FFE1425F",
      INIT_05 => X"9FEF5EFF6CF2E9BDBDDEDEEF6F54A5D217FF0FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"94D0204A9450204A94D0204A9450204A147400008400501FFBE000084005032E",
      INIT_07 => X"0B69E32F342DA684BCF1B69A12F342F4BA40000A14C0000A1440000A14C0000A",
      INIT_08 => X"12E9FF79EB7FBAD35254BA5A6A65E7A24BA7F5A68CB4D1B79E12D346DA68CBCF",
      INIT_09 => X"EF4FDFF5BBFD1525D3FDDFBB70544BA7FBBF76EF8544BA7776EFF17EEFDDFE95",
      INIT_0A => X"AD3569AB4D5E7A7974B45A05A2D168341A0D068178BC5E2F0783C1E065D3FF7F",
      INIT_0B => X"69AA79E9EF3D69AB4D5A6AF3D1BCF5A6AD3569ABCF4F79EB4D5A6AD3579E8DE7",
      INIT_0C => X"69AB34D54B4D59A6ACF3D76F3D4D354D35169AA69AA79E9EF3D4D354D35169AA",
      INIT_0D => X"F4EA7A753AB47DA7D28F94FA51F29A5D2F3D669AB34D54B4D59A6ACF3D76F3D6",
      INIT_0E => X"4F317315B9198B44DB9198B445B9198549B72330A914BA5EFD1D3A8E9D46FBF4",
      INIT_0F => X"A69E62ECADC8D8B44DB91B1688B72330A936E4661522974D3C97257E9FE6E5D3",
      INIT_10 => X"C8FC2D2791F85A4F2370B48E46E1691C8FC2D2391F85A44BA69E4BAAFD3FCDCB",
      INIT_11 => X"D13C8DC5A2791B8B44F2362D11C8D8B4472362D11C8D8B4472370B49E46E1693",
      INIT_12 => X"E62EC9CC5D972324F2324F232CF232CF2324723247232C7232C72371689E46E2",
      INIT_13 => X"A4F23F0B49E47E1693C8DC2D2391B85A4723F0B48E47E16912E9398BB2731764",
      INIT_14 => X"8B44F2371689E46E2D13C8DC5A2391B8B4472371688E46E2D11C8DC2D2791B85",
      INIT_15 => X"9398BB2731765C8C93C8C93C8CB3C8CB3C8C91C8C91C8CB1C8CB1C8DC5A2791B",
      INIT_16 => X"330A22974D3CC5D95B91B1426DC8D8A116E466144DB91985114BA4E62EC9CC5D",
      INIT_17 => X"BA69E62B7C8CC5135BE466288AD3CC56E46C509B72362845A798ADC8CC289B72",
      INIT_18 => X"2391B0A2391F0A2391F0A225D34F257FAFD3C95FA7A792BFCBF4F25D57E9FE5C",
      INIT_19 => X"42791B142391B142391B142391B142391B0A2791B0A2791F0A2791F0A2791B0A",
      INIT_1A => X"19279192791967919679192391923919639196391B142791B142791B142791B1",
      INIT_1B => X"5BCD05B4D05B4F0DBCD04BCD04B4D04B4F0C9749CC5D9398BB2731764E62ECB9",
      INIT_1C => X"6D0B6F34DA1B42C974BCD02DE6816D340B69E0DBCD025E6812D340969E0CBCD0",
      INIT_1D => X"DBCD3686D0B25D2F34DA1B42DBCD3686D0B2F346D06D05B79A3683682CBCD368",
      INIT_1E => X"D24B4F2C974BCD3686D0B6F34DA1B42CBCD1B41B416DE68DA0DA0B2F34DA1B42",
      INIT_1F => X"2D3492D3CB2F344B69A25B4F16DE6892D344969E2CBCD25B4D25B4F2DBCD24B4",
      INIT_20 => X"6892D344969E2CBCD25B4D25B4F2DBCD24B4D24B4F2CAF3496D3496D3CB6F349",
      INIT_21 => X"CD24B4D24B4F2CBCD12DA6896D3C5B79A24B4D125A78B2AF344B69A25B4F16DE",
      INIT_22 => X"12DC8C85B723212974BCD25B4D25B4F2DBCD24B4D24B4F2CBCD25B4D25B4F2DB",
      INIT_23 => X"4DC8C85B723212DC8C85B723212DC8C85B723212DC8C85B723212DC8C85B7232",
      INIT_24 => X"DC8CA0ADB919414B723282B6E465052DC8CA0ADB919414B723282B6E46505297",
      INIT_25 => X"9015B72324052DC8C9015B72324052974DC8CA0ADB919414B723282B6E465052",
      INIT_26 => X"B72324052DC8C9015B72324052DC8C9015B72324052DC8C9015B72324052DC8C",
      INIT_27 => X"919414B723282B6E465052DC8CA0ADB919414B723282B6E465052974DC8C9015",
      INIT_28 => X"4052DC8C9015B72324052974DC8CA0ADB919414B723282B6E465052DC8CA0ADB",
      INIT_29 => X"DC8C9015B72324052DC8C9015B72324052DC8C9015B72324052DC8C9015B7232",
      INIT_2A => X"2A5D3BE9C8CA4DEBAF23293577D391948BD75E46522A974DC8C9015B72324052",
      INIT_2B => X"D2E46522BDD6E46522A974E7D39192267A75E4648995CFA7232444F4EBC8C911",
      INIT_2C => X"192265EEB391922657F49C8C9112F759C8C9112A5D3FA5C8CA4D7BADC8CA4D5F",
      INIT_2D => X"C8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974FE939",
      INIT_2E => X"C816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C816D",
      INIT_2F => X"6DC8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974DC8",
      INIT_30 => X"C8C816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C81",
      INIT_31 => X"816DC8C8129C8C80B2B7232024ADC8C816ADC8C812ADC8C80B2B7232024A974D",
      INIT_32 => X"95C8C816DC8C812DF23205ADF23204ADC8C80B6E46404B723202DB919012DC8C",
      INIT_33 => X"94AAAAAAAA8AE9555454155545D540AAA95F65D3A9584AEA88A82A29752ABB2E",
      INIT_34 => X"534684D1A094D1A094D1A29A34134694D1A1007D3E2D144C4BC5A2E8AF145D3A",
      INIT_35 => X"CD14D9A09B34A6CD090020A4D1A534684D1A534684D1A29A3413469A68D24D1A",
      INIT_36 => X"DEB766CD29B3426CD29B3426CD14D9A09B34D366926CD29B3426CD04A6CD04A6",
      INIT_37 => X"BFE1135FBD7FD69AEEEBF610412A3F7AFEB777ADD8028EFADDDEB760028EFADD",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0134FBD7FF1E6",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => ram_reg_0_7_n_0,
      CASCADEOUTB => ram_reg_0_7_n_1,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_0_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 0) => NLW_ram_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_171,
      WEA(2) => mycpu_n_171,
      WEA(1) => mycpu_n_171,
      WEA(0) => mycpu_n_171,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_13,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_0_n_0,
      CASCADEINB => ram_reg_0_0_n_1,
      CASCADEOUTA => NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_0_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(0),
      DOBDO(31 downto 1) => NLW_ram_reg_1_0_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_168,
      WEA(2) => mycpu_n_168,
      WEA(1) => mycpu_n_168,
      WEA(0) => mycpu_n_168,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_1_n_0,
      CASCADEINB => ram_reg_0_1_n_1,
      CASCADEOUTA => NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(1),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_1_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(1),
      DOBDO(31 downto 1) => NLW_ram_reg_1_1_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(1),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_167,
      WEA(2) => mycpu_n_167,
      WEA(1) => mycpu_n_167,
      WEA(0) => mycpu_n_167,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_11,
      ADDRARDADDR(2) => mycpu_n_12,
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_2_n_0,
      CASCADEINB => ram_reg_0_2_n_1,
      CASCADEOUTA => NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(2),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_2_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(2),
      DOBDO(31 downto 1) => NLW_ram_reg_1_2_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(2),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_170,
      WEA(2) => mycpu_n_170,
      WEA(1) => mycpu_n_170,
      WEA(0) => mycpu_n_170,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_11,
      ADDRARDADDR(2) => mycpu_n_12,
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_3_n_0,
      CASCADEINB => ram_reg_0_3_n_1,
      CASCADEOUTA => NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(3),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_3_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(3),
      DOBDO(31 downto 1) => NLW_ram_reg_1_3_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(3),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_169,
      WEA(2) => mycpu_n_169,
      WEA(1) => mycpu_n_170,
      WEA(0) => mycpu_n_170,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_4_n_0,
      CASCADEINB => ram_reg_0_4_n_1,
      CASCADEOUTA => NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(4),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_4_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(4),
      DOBDO(31 downto 1) => NLW_ram_reg_1_4_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(4),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_169,
      WEA(2) => mycpu_n_169,
      WEA(1) => mycpu_n_169,
      WEA(0) => mycpu_n_169,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_5_n_0,
      CASCADEINB => ram_reg_0_5_n_1,
      CASCADEOUTA => NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(5),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_5_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(5),
      DOBDO(31 downto 1) => NLW_ram_reg_1_5_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(5),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_172,
      WEA(2) => mycpu_n_172,
      WEA(1) => mycpu_n_172,
      WEA(0) => mycpu_n_172,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_6_n_0,
      CASCADEINB => ram_reg_0_6_n_1,
      CASCADEOUTA => NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(6),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_6_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(6),
      DOBDO(31 downto 1) => NLW_ram_reg_1_6_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(6),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_171,
      WEA(2) => mycpu_n_171,
      WEA(1) => mycpu_n_171,
      WEA(0) => mycpu_n_171,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 4) => \^addr_a\(14 downto 3),
      ADDRARDADDR(3) => mycpu_n_19,
      ADDRARDADDR(2) => \^addr_a\(2),
      ADDRARDADDR(1) => mycpu_n_21,
      ADDRARDADDR(0) => mycpu_n_14,
      ADDRBWRADDR(15 downto 14) => \^addr_b\(13 downto 12),
      ADDRBWRADDR(13) => \^mem_pointers_reg[3]\,
      ADDRBWRADDR(12) => \^mem_pointers_reg[6]\,
      ADDRBWRADDR(11 downto 1) => \^addr_b\(11 downto 1),
      ADDRBWRADDR(0) => vic_inst_n_30,
      CASCADEINA => ram_reg_0_7_n_0,
      CASCADEINB => ram_reg_0_7_n_1,
      CASCADEOUTA => NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \^clk_1_mhz\,
      CLKBWRCLK => \^clk_2_mhz_debug\,
      DBITERR => NLW_ram_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => \^do\(7),
      DIBDI(31 downto 0) => B"00000000000000000000000000000001",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => NLW_ram_reg_1_7_DIPBDIP_UNCONNECTED(0),
      DOADO(31 downto 1) => NLW_ram_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => \^data_a\(7),
      DOBDO(31 downto 1) => NLW_ram_reg_1_7_DOBDO_UNCONNECTED(31 downto 1),
      DOBDO(0) => \^data_b\(7),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => mycpu_n_173,
      WEA(2) => mycpu_n_173,
      WEA(1) => mycpu_n_173,
      WEA(0) => mycpu_n_173,
      WEBWE(7 downto 0) => B"00000000"
    );
\reg_1_6510_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(0),
      Q => data0(0),
      S => reset_cpu
    );
\reg_1_6510_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(1),
      Q => data0(1),
      S => reset_cpu
    );
\reg_1_6510_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(2),
      Q => data0(2),
      S => reset_cpu
    );
\reg_1_6510_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(3),
      Q => data0(3),
      R => reset_cpu
    );
\reg_1_6510_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(5),
      Q => \^motor_control\,
      S => reset_cpu
    );
\reg_1_6510_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(6),
      Q => data0(6),
      R => reset_cpu
    );
\reg_1_6510_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk_1_mhz\,
      CE => reg_1_65100,
      D => \^do\(7),
      Q => data0(7),
      R => reset_cpu
    );
sid: entity work.design_1_block_test_0_1_MOS6581
     port map (
      B(2) => sid_n_0,
      B(1) => sid_n_1,
      B(0) => sid_n_2,
      E(0) => mycpu_n_44,
      audio_out(15 downto 0) => audio_out(15 downto 0),
      c64_reset => c64_reset,
      clk_1_mhz => \^clk_1_mhz\,
      \filter_reg[fc][0]_0\ => mycpu_n_114,
      \filter_reg[fc][1]_0\ => mycpu_n_113,
      \filter_reg[fc][2]_0\ => mycpu_n_112,
      \filter_reg[fc][3]_0\ => mycpu_n_116,
      \filter_reg[res][3]_0\(0) => filter,
      v1_out => v1_out,
      v4_out => v4_out,
      v7_out => v7_out,
      \v_reg[0][atk][0]_0\(0) => mycpu_n_48,
      \v_reg[0][freq][8]_0\(1) => mycpu_n_59,
      \v_reg[0][freq][8]_0\(0) => mycpu_n_60,
      \v_reg[0][pw][8]_0\(1) => mycpu_n_57,
      \v_reg[0][pw][8]_0\(0) => mycpu_n_58,
      \v_reg[0][stn][0]_0\(0) => mycpu_n_47,
      \v_reg[1][atk][0]_0\(0) => mycpu_n_56,
      \v_reg[1][freq][8]_0\(1) => mycpu_n_45,
      \v_reg[1][freq][8]_0\(0) => mycpu_n_46,
      \v_reg[1][pw][8]_0\(1) => mycpu_n_51,
      \v_reg[1][pw][8]_0\(0) => mycpu_n_52,
      \v_reg[1][stn][0]_0\(0) => mycpu_n_55,
      \v_reg[2][atk][0]_0\(0) => mycpu_n_39,
      \v_reg[2][atk][3]_0\(7 downto 0) => \^do\(7 downto 0),
      \v_reg[2][freq][8]_0\(1) => mycpu_n_53,
      \v_reg[2][freq][8]_0\(0) => mycpu_n_54,
      \v_reg[2][pw][8]_0\(1) => mycpu_n_41,
      \v_reg[2][pw][8]_0\(0) => mycpu_n_42,
      \v_reg[2][stn][0]_0\(0) => mycpu_n_117
    );
target_logic_level_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cont_bits(1),
      I1 => cont_bits(0),
      I2 => target_logic_level,
      O => target_logic_level_i_1_n_0
    );
target_logic_level_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_clk_in,
      CE => '1',
      D => target_logic_level_i_1_n_0,
      Q => target_logic_level,
      R => '0'
    );
vic_inst: entity work.design_1_block_test_0_1_vic_test_3
     port map (
      AR(0) => reset0,
      CO(0) => is_equal_raster,
      D(0) => data_out_reg(6),
      DOADO(7 downto 0) => \rom_out_reg__0\(7 downto 0),
      E(0) => int_enabled,
      \IRHOLD_reg[1]\ => mycpu_n_163,
      \IRHOLD_reg[1]_0\ => mycpu_n_162,
      \IRHOLD_reg[1]_1\(0) => data0(1),
      \IRHOLD_reg[1]_2\ => mycpu_n_165,
      IRQ0 => IRQ0,
      \OUT_reg[2]\ => vic_inst_n_35,
      PC_temp1 => PC_temp1,
      Q(1) => vic_inst_n_15,
      Q(0) => vic_inst_n_16,
      WEA(0) => \data_buf/write_en\,
      addr_b(0) => \^addr_b\(0),
      \background_color_reg[3]_0\(0) => background_color,
      blank_signal => blank_signal,
      \border_color_reg[3]_0\(0) => border_color,
      c64_reset => c64_reset,
      cia_2_port_a(0) => cia_2_port_a(0),
      clk => clk,
      clk_1_mhz => \^clk_1_mhz\,
      color_ram_reg(2 downto 0) => clk_div_counter_cycle(2 downto 0),
      \cond_code_reg[1]\(0) => P(2),
      data_b(7 downto 0) => \^data_b\(7 downto 0),
      data_in(3 downto 0) => color_ram_out2(3 downto 0),
      \data_out_reg[6]_i_3_0\(0) => \^out_reg[3]\,
      \data_out_reg_reg[0]_0\(3) => \^addr_a\(3),
      \data_out_reg_reg[0]_0\(2) => mycpu_n_11,
      \data_out_reg_reg[0]_0\(1) => mycpu_n_12,
      \data_out_reg_reg[0]_0\(0) => mycpu_n_14,
      \data_out_reg_reg[0]_1\ => mycpu_n_152,
      \data_out_reg_reg[1]_0\ => vic_inst_n_42,
      \data_out_reg_reg[4]_0\ => mycpu_n_38,
      \data_out_reg_reg[5]_0\ => mycpu_n_36,
      \data_out_reg_reg[6]_0\ => mycpu_n_151,
      \data_out_reg_reg[6]_1\ => mycpu_n_155,
      \data_out_reg_reg[7]_0\(6 downto 1) => vic_reg_data_out(7 downto 2),
      \data_out_reg_reg[7]_0\(0) => vic_reg_data_out(0),
      \data_out_reg_reg[7]_1\ => \^addr_a\(1),
      \data_out_reg_reg[7]_2\ => mycpu_n_25,
      \data_out_reg_reg[7]_3\ => mycpu_n_37,
      \data_out_reg_reg[7]_4\ => mycpu_n_153,
      \data_out_reg_reg[7]_5\ => mycpu_n_154,
      \data_out_reg_reg[7]_6\(0) => mycpu_n_137,
      do_sample => do_sample,
      \extra_background_color_1_reg[0]_0\(0) => mycpu_n_35,
      \extra_background_color_2_reg[3]_0\(0) => extra_background_color_2,
      frame_sync => frame_sync,
      \int_enabled_reg[7]_0\(1) => vic_inst_n_53,
      \int_enabled_reg[7]_0\(0) => vic_inst_n_54,
      irq => irq,
      is_equal_raster_delayed => is_equal_raster_delayed,
      locked => locked,
      \mem_pointers_reg[0]_0\(0) => mycpu_n_28,
      \multi_color_mode_reg[0]_0\(0) => mycpu_n_34,
      \out\(0) => rom_out_reg(1),
      out_rgb(11 downto 0) => \^out_rgb\(11 downto 0),
      p_2_in(13) => \^mem_pointers_reg[3]\,
      p_2_in(12) => \^mem_pointers_reg[6]\,
      p_2_in(11 downto 1) => \^addr_b\(11 downto 1),
      p_2_in(0) => vic_inst_n_30,
      pixel_sample_offset => pixel_sample_offset,
      pixel_sample_offset_reg => vic_inst_n_52,
      ram_reg_3 => burst_tst_n_44,
      raster_int => raster_int,
      raster_int_reg_0 => mycpu_n_122,
      \rasterline_ref_reg[0]_0\(0) => mycpu_n_65,
      reset_cpu => reset_cpu,
      \screen_control_1_reg[7]_0\(0) => screen_control_1,
      \screen_control_2_reg[7]_0\(7 downto 0) => \^do\(7 downto 0),
      \screen_control_2_reg[7]_1\(0) => screen_control_2,
      \sprite_0_xpos_reg[0]_0\(0) => mycpu_n_24,
      \sprite_0_ypos_reg[7]_0\(0) => sprite_0_ypos,
      \sprite_1_xpos_reg[0]_0\(0) => mycpu_n_26,
      \sprite_1_ypos_reg[7]_0\(0) => sprite_1_ypos,
      \sprite_2_xpos_reg[7]_0\(0) => sprite_2_xpos,
      \sprite_2_ypos_reg[0]_0\(0) => mycpu_n_30,
      \sprite_3_xpos_reg[0]_0\(0) => mycpu_n_33,
      \sprite_3_ypos_reg[0]_0\(0) => mycpu_n_31,
      \sprite_4_xpos_reg[7]_0\(0) => sprite_4_xpos,
      \sprite_4_ypos_reg[7]_0\(0) => sprite_4_ypos,
      \sprite_5_xpos_reg[7]_0\(0) => sprite_5_xpos,
      \sprite_5_ypos_reg[7]_0\(0) => sprite_5_ypos,
      \sprite_6_xpos_reg[7]_0\(0) => sprite_6_xpos,
      \sprite_6_ypos_reg[7]_0\(0) => sprite_6_ypos,
      \sprite_7_xpos_reg[7]_0\(0) => sprite_7_xpos,
      \sprite_7_ypos_reg[7]_0\(0) => sprite_7_ypos,
      \sprite_enabled_reg[0]_0\(0) => mycpu_n_61,
      \sprite_msb_x_reg[0]_0\(0) => mycpu_n_62,
      \sprite_multi_color_0_reg[6]_0\(1) => vic_inst_n_55,
      \sprite_multi_color_0_reg[6]_0\(0) => vic_inst_n_56,
      \sprite_multi_color_0_reg[7]_0\(0) => sprite_multi_color_0,
      \sprite_multi_color_1_reg[7]_0\(0) => sprite_multi_color_1,
      \sprite_primary_color_0_reg[7]_0\(0) => sprite_primary_color_0,
      \sprite_primary_color_1_reg[6]_0\(0) => vic_inst_n_57,
      \sprite_primary_color_1_reg[7]_0\(0) => sprite_primary_color_1,
      \sprite_primary_color_2_reg[6]_0\(0) => vic_inst_n_58,
      \sprite_primary_color_2_reg[7]_0\(0) => sprite_primary_color_2,
      \sprite_primary_color_3_reg[6]_0\(0) => vic_inst_n_59,
      \sprite_primary_color_3_reg[7]_0\(0) => sprite_primary_color_3,
      \sprite_primary_color_4_reg[6]_0\(0) => vic_inst_n_60,
      \sprite_primary_color_4_reg[7]_0\(0) => sprite_primary_color_4,
      \sprite_primary_color_5_reg[6]_0\(1) => vic_inst_n_61,
      \sprite_primary_color_5_reg[6]_0\(0) => vic_inst_n_62,
      \sprite_primary_color_5_reg[7]_0\(0) => sprite_primary_color_5,
      \sprite_primary_color_6_reg[6]_0\(1) => vic_inst_n_63,
      \sprite_primary_color_6_reg[6]_0\(0) => vic_inst_n_64,
      \sprite_primary_color_6_reg[7]_0\(0) => sprite_primary_color_6,
      \sprite_primary_color_7_reg[6]_0\ => vic_inst_n_34,
      \sprite_primary_color_7_reg[7]_0\(0) => sprite_primary_color_7,
      \sprite_priority_reg[6]_0\ => vic_inst_n_32,
      \sprite_priority_reg[7]_0\(0) => sprite_priority,
      write_pin => write_pin,
      \x_expand_reg[0]_0\(0) => mycpu_n_32,
      \y_expand_reg[0]_0\(0) => mycpu_n_64,
      \y_expand_reg[6]_0\ => vic_inst_n_33,
      \y_pos_reg[8]_0\ => \^clk_2_mhz_debug\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_block_test_0_1 is
  port (
    clk : in STD_LOGIC;
    axi_clk_in : in STD_LOGIC;
    addr_a : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_a : out STD_LOGIC_VECTOR ( 7 downto 0 );
    c_data_debug : out STD_LOGIC_VECTOR ( 7 downto 0 );
    cpu_data_debug : out STD_LOGIC_VECTOR ( 7 downto 0 );
    we_debug : out STD_LOGIC;
    addr_b : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_b : out STD_LOGIC_VECTOR ( 7 downto 0 );
    x_pos_debug : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cycle_in_line_debug : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clk_counter_debug : out STD_LOGIC_VECTOR ( 2 downto 0 );
    c64reset_debug : out STD_LOGIC;
    flag1_debug : out STD_LOGIC;
    flag1_delayed_debug : out STD_LOGIC;
    irq_debug : out STD_LOGIC;
    addr_debug : out STD_LOGIC;
    proc_rst : in STD_LOGIC;
    reset_cpu : in STD_LOGIC;
    locked : in STD_LOGIC;
    proc_rst_neg : out STD_LOGIC;
    clk_2_mhz_debug : out STD_LOGIC;
    out_rgb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    blank_signal : out STD_LOGIC;
    ip2bus_mst_addr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_mst_length : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk_1_mhz : out STD_LOGIC;
    pwm : in STD_LOGIC;
    joybits : in STD_LOGIC_VECTOR ( 4 downto 0 );
    joybits2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    flag1 : in STD_LOGIC;
    ip2bus_mstwr_d : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ip2bus_inputs : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ip2bus_otputs : in STD_LOGIC_VECTOR ( 5 downto 0 );
    slave_0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slave_1_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tape_button : in STD_LOGIC;
    motor_control : out STD_LOGIC;
    count_in_buf : out STD_LOGIC_VECTOR ( 12 downto 0 );
    read : out STD_LOGIC;
    audio_out : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_block_test_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_block_test_0_1 : entity is "design_1_block_test_0_1,block_test,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_block_test_0_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_block_test_0_1 : entity is "block_test,Vivado 2019.1";
end design_1_block_test_0_1;

architecture STRUCTURE of design_1_block_test_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ip2bus_inputs\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ip2bus_mst_addr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^ip2bus_mst_length\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^out_rgb\ : STD_LOGIC_VECTOR ( 23 downto 4 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET proc_rst:reset_cpu";
  attribute X_INTERFACE_INFO of proc_rst : signal is "xilinx.com:signal:reset:1.0 proc_rst RST";
  attribute X_INTERFACE_INFO of reset_cpu : signal is "xilinx.com:signal:reset:1.0 reset_cpu RST";
begin
  ip2bus_inputs(4 downto 2) <= \^ip2bus_inputs\(4 downto 2);
  ip2bus_inputs(1) <= \^ip2bus_inputs\(0);
  ip2bus_inputs(0) <= \^ip2bus_inputs\(0);
  ip2bus_mst_addr(31 downto 2) <= \^ip2bus_mst_addr\(31 downto 2);
  ip2bus_mst_addr(1) <= \<const0>\;
  ip2bus_mst_addr(0) <= \<const0>\;
  ip2bus_mst_length(11 downto 2) <= \^ip2bus_mst_length\(11 downto 2);
  ip2bus_mst_length(1) <= \<const0>\;
  ip2bus_mst_length(0) <= \<const0>\;
  out_rgb(23 downto 20) <= \^out_rgb\(23 downto 20);
  out_rgb(19 downto 16) <= \^out_rgb\(23 downto 20);
  out_rgb(15 downto 12) <= \^out_rgb\(15 downto 12);
  out_rgb(11 downto 8) <= \^out_rgb\(15 downto 12);
  out_rgb(7 downto 4) <= \^out_rgb\(7 downto 4);
  out_rgb(3 downto 0) <= \^out_rgb\(7 downto 4);
  addr_debug <= 'Z';
  c64reset_debug <= 'Z';
  flag1_debug <= 'Z';
  flag1_delayed_debug <= 'Z';
  irq_debug <= 'Z';
  clk_counter_debug(0) <= 'Z';
  clk_counter_debug(1) <= 'Z';
  clk_counter_debug(2) <= 'Z';
  cycle_in_line_debug(0) <= 'Z';
  cycle_in_line_debug(1) <= 'Z';
  cycle_in_line_debug(2) <= 'Z';
  cycle_in_line_debug(3) <= 'Z';
  cycle_in_line_debug(4) <= 'Z';
  cycle_in_line_debug(5) <= 'Z';
  cycle_in_line_debug(6) <= 'Z';
  x_pos_debug(0) <= 'Z';
  x_pos_debug(1) <= 'Z';
  x_pos_debug(2) <= 'Z';
  x_pos_debug(3) <= 'Z';
  x_pos_debug(4) <= 'Z';
  x_pos_debug(5) <= 'Z';
  x_pos_debug(6) <= 'Z';
  x_pos_debug(7) <= 'Z';
  x_pos_debug(8) <= 'Z';
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_block_test_0_1_block_test
     port map (
      DO(7 downto 0) => cpu_data_debug(7 downto 0),
      \OUT_reg[3]\ => addr_a(3),
      addr_a(14 downto 3) => addr_a(15 downto 4),
      addr_a(2 downto 0) => addr_a(2 downto 0),
      addr_b(13 downto 12) => addr_b(15 downto 14),
      addr_b(11 downto 0) => addr_b(11 downto 0),
      audio_out(15 downto 0) => audio_out(15 downto 0),
      axi_clk_in => axi_clk_in,
      blank_signal => blank_signal,
      clk => clk,
      clk_1_mhz => clk_1_mhz,
      clk_2_mhz_debug => clk_2_mhz_debug,
      count_in_buf(12 downto 0) => count_in_buf(12 downto 0),
      data_a(7 downto 0) => data_a(7 downto 0),
      data_b(7 downto 0) => data_b(7 downto 0),
      \data_out_reg[4]\ => c_data_debug(4),
      \data_out_reg[5]\ => c_data_debug(5),
      \data_out_reg[6]\ => c_data_debug(6),
      \data_out_reg[7]\ => c_data_debug(7),
      flag1 => flag1,
      ip2bus_inputs(3 downto 1) => \^ip2bus_inputs\(4 downto 2),
      ip2bus_inputs(0) => \^ip2bus_inputs\(0),
      ip2bus_mst_addr(29 downto 0) => \^ip2bus_mst_addr\(31 downto 2),
      ip2bus_mst_length(9 downto 0) => \^ip2bus_mst_length\(11 downto 2),
      ip2bus_mstwr_d(31 downto 0) => ip2bus_mstwr_d(31 downto 0),
      ip2bus_otputs(1) => ip2bus_otputs(4),
      ip2bus_otputs(0) => ip2bus_otputs(0),
      joybits(4 downto 0) => joybits(4 downto 0),
      joybits2(4 downto 0) => joybits2(4 downto 0),
      locked => locked,
      \mem_pointers_reg[3]\ => addr_b(13),
      \mem_pointers_reg[6]\ => addr_b(12),
      motor_control => motor_control,
      out_rgb(11 downto 8) => \^out_rgb\(23 downto 20),
      out_rgb(7 downto 4) => \^out_rgb\(15 downto 12),
      out_rgb(3 downto 0) => \^out_rgb\(7 downto 4),
      proc_rst => proc_rst,
      proc_rst_neg => proc_rst_neg,
      ram_reg_1_0_0 => c_data_debug(0),
      ram_reg_1_1_0 => c_data_debug(1),
      ram_reg_1_2_0 => c_data_debug(2),
      ram_reg_1_3_0 => c_data_debug(3),
      read => read,
      reset_cpu => reset_cpu,
      slave_0_reg(31 downto 0) => slave_0_reg(31 downto 0),
      slave_1_reg(31 downto 0) => slave_1_reg(31 downto 0),
      tape_button => tape_button,
      we_debug => we_debug
    );
end STRUCTURE;
