#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jun 16 12:03:08 2022
# Process ID: 18349
# Current directory: /home/taylor/Documents/new_spgd
# Command line: vivado -source make_project.tcl
# Log file: /home/taylor/Documents/new_spgd/vivado.log
# Journal file: /home/taylor/Documents/new_spgd/vivado.jou
#-----------------------------------------------------------
start_gui
source make_project.tcl
update_compile_order -fileset sources_1
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/taylor/Documents/new_spgd/tmp/new_spgd/new_spgd.srcs/sources_1/bd/system/system.bd}
update_module_reference system_offset_ADC_to_AXIS_0
add_files -norecurse /home/taylor/Documents/new_spgd/src/twos_to_ADC_offset.v
update_module_reference system_offset_ADC_to_AXIS_0
update_module_reference system_offset_ADC_to_AXIS_0
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_module_reference system_offset_ADC_to_AXIS_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
reset_run system_offset_ADC_to_AXIS_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_module_reference system_offset_ADC_to_AXIS_0
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_gain_mult_0
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells cal_gain_mult_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 cal_gain_mult_1
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Axi_Optimize_Goal {Performance} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells cal_gain_mult_1]
export_ip_user_files -of_objects  [get_files /home/taylor/Documents/new_spgd/src/config.v] -no_script -reset -force -quiet
remove_files  /home/taylor/Documents/new_spgd/src/config.v
export_ip_user_files -of_objects  [get_files /home/taylor/Documents/new_spgd/src/param_config.v] -no_script -reset -force -quiet
remove_files  /home/taylor/Documents/new_spgd/src/param_config.v
connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_0/M_AXIS_RESULT] [get_bd_intf_pins AXIS_to_GPIO/s_axis]
delete_bd_objs [get_bd_intf_nets ADC_offset_to_fp_0_M_AXIS_RESULT]
connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_0/M_AXIS_RESULT] [get_bd_intf_pins AXIS_to_GPIO/s_axis]
regenerate_bd_layout
connect_bd_net [get_bd_pins cal_gain_mult_0/aclk] [get_bd_pins ADC_REG/adc_clk]
connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_a] [get_bd_intf_pins cal_gain_mult_0/S_AXIS_B]
regenerate_bd_layout
create_bd_cell -type module -reference ADC_cal_fp_constants ADC_cal_fp_constants
connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_a] [get_bd_intf_pins cal_gain_mult_0/S_AXIS_B]
connect_bd_intf_net [get_bd_intf_pins ADC_cal_fp_constants/m_axis_c] [get_bd_intf_pins cal_gain_mult_1/S_AXIS_B]
connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_0/S_AXIS_A] [get_bd_intf_pins ADC_offset_to_fp_0/M_AXIS_RESULT]
connect_bd_intf_net [get_bd_intf_pins cal_gain_mult_1/S_AXIS_A] [get_bd_intf_pins ADC_offset_to_fp_1/M_AXIS_RESULT]
regenerate_bd_layout
connect_bd_net [get_bd_pins cal_gain_mult_0/aclk] [get_bd_pins ADC_REG/adc_clk]
