From 762b88e28ddbbcb8b52de8d09de2f270fd426215 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E5=BC=A0=E6=99=B4?= <zhangqing@rock-chips.com>
Date: Wed, 20 Aug 2014 09:22:11 +0800
Subject: [PATCH] rk312x:clk:modify pvtm clk name to g_clk_pvtm

---
 arch/arm/boot/dts/rk312x-clocks.dtsi | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/arch/arm/boot/dts/rk312x-clocks.dtsi b/arch/arm/boot/dts/rk312x-clocks.dtsi
index 9fa75d796fed..89949477da55 100755
--- a/arch/arm/boot/dts/rk312x-clocks.dtsi
+++ b/arch/arm/boot/dts/rk312x-clocks.dtsi
@@ -119,10 +119,10 @@
 				#clock-cells = <0>;
 			};
 
-			clk_pvtm_func: clk_pvtm_func {
+			g_clk_pvtm_func: g_clk_pvtm_func {
 				compatible = "rockchip,rk-fixed-factor-clock";
 				clocks = <&xin24m>;
-				clock-output-names = "clk_pvtm_func";
+				clock-output-names = "g_clk_pvtm_func";
 				clock-div = <1>;
 				clock-mult = <1>;
 				#clock-cells = <0>;
@@ -425,7 +425,7 @@
 					clk_pvtm_div: clk_pvtm_div {
 						compatible = "rockchip,rk3188-mux-con";
 						rockchip,bits = <0 7>;
-						clocks = <&clk_pvtm_func>;
+						clocks = <&g_clk_pvtm_func>;
 						clock-output-names = "clk_pvtm";
 						rockchip,div-type = <CLK_DIVIDER_PLUS_ONE>;
 						#clock-cells = <0>;
@@ -1867,8 +1867,8 @@
 						<&hclk_peri_pre>,		<&clk_nandc>;
 
 					clock-output-names =
-						"clk_pvtm_core",		"clk_pvtm_gpu",
-						"clk_pvtm_func",		"clk_timer0",
+						"g_clk_pvtm_core",		"g_clk_pvtm_gpu",
+						"g_clk_pvtm_func",		"clk_timer0",
 
 						"clk_timer1",		"clk_timer2",
 						"clk_timer3",		"clk_timer4",
-- 
2.35.3

