VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN PE ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 6040 6040 ) ;
ROW ROW_0 asap7sc7p5t 1026 1080 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_1 asap7sc7p5t 1026 1350 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_2 asap7sc7p5t 1026 1620 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_3 asap7sc7p5t 1026 1890 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_4 asap7sc7p5t 1026 2160 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_5 asap7sc7p5t 1026 2430 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_6 asap7sc7p5t 1026 2700 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_7 asap7sc7p5t 1026 2970 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_8 asap7sc7p5t 1026 3240 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_9 asap7sc7p5t 1026 3510 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_10 asap7sc7p5t 1026 3780 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_11 asap7sc7p5t 1026 4050 FS DO 74 BY 1 STEP 54 0 ;
ROW ROW_12 asap7sc7p5t 1026 4320 N DO 74 BY 1 STEP 54 0 ;
ROW ROW_13 asap7sc7p5t 1026 4590 FS DO 74 BY 1 STEP 54 0 ;
TRACKS X 116 DO 74 STEP 80 LAYER Pad ;
TRACKS Y 116 DO 74 STEP 80 LAYER Pad ;
TRACKS X 116 DO 74 STEP 80 LAYER M9 ;
TRACKS Y 116 DO 74 STEP 80 LAYER M9 ;
TRACKS X 116 DO 74 STEP 80 LAYER M8 ;
TRACKS Y 116 DO 74 STEP 80 LAYER M8 ;
TRACKS X 16 DO 94 STEP 64 LAYER M7 ;
TRACKS Y 16 DO 94 STEP 64 LAYER M7 ;
TRACKS X 60 DO 125 STEP 48 LAYER M6 ;
TRACKS Y 16 DO 94 STEP 64 LAYER M6 ;
TRACKS X 12 DO 126 STEP 48 LAYER M5 ;
TRACKS Y 12 DO 126 STEP 48 LAYER M5 ;
TRACKS X 45 DO 167 STEP 36 LAYER M4 ;
TRACKS Y 12 DO 126 STEP 48 LAYER M4 ;
TRACKS X 9 DO 168 STEP 36 LAYER M3 ;
TRACKS Y 9 DO 168 STEP 36 LAYER M3 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M2 ;
TRACKS Y 45 DO 23 STEP 270 LAYER M2 ;
TRACKS Y 81 DO 23 STEP 270 LAYER M2 ;
TRACKS Y 117 DO 22 STEP 270 LAYER M2 ;
TRACKS Y 153 DO 22 STEP 270 LAYER M2 ;
TRACKS Y 189 DO 22 STEP 270 LAYER M2 ;
TRACKS Y 225 DO 22 STEP 270 LAYER M2 ;
TRACKS Y 270 DO 22 STEP 270 LAYER M2 ;
TRACKS X 9 DO 168 STEP 36 LAYER M1 ;
TRACKS Y 9 DO 168 STEP 36 LAYER M1 ;
VIAS 4 ;
    - via1_2_3996_18_1_111_36_36 + VIARULE M2_M1 + CUTSIZE 18 18  + LAYERS M1 V1 M2  + CUTSPACING 18 18  + ENCLOSURE 0 0 2 0  + ROWCOL 1 111  ;
    - VIA23_1_3_36_36 + RECT M2 ( -50 -9 ) ( 50 9 ) + RECT M3 ( -45 -14 ) ( 45 14 ) + RECT V2 ( 27 -9 ) ( 45 9 ) + RECT V2 ( -9 -9 ) ( 9 9 ) + RECT V2 ( -45 -9 ) ( -27 9 ) ;
    - VIA34_1_2_58_52 + RECT M3 ( -40 -17 ) ( 40 17 ) + RECT M4 ( -46 -12 ) ( 46 12 ) + RECT V3 ( 17 -12 ) ( 35 12 ) + RECT V3 ( -35 -12 ) ( -17 12 ) ;
    - VIA45_1_2_58_58 + RECT M4 ( -52 -12 ) ( 52 12 ) + RECT M5 ( -60 -23 ) ( 60 23 ) + RECT V4 ( 17 -12 ) ( 41 12 ) + RECT V4 ( -41 -12 ) ( -17 12 ) ;
END VIAS
COMPONENTS 85 ;
    - PHY_EDGE_ROW_0_Left_14 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 1080 ) N ;
    - PHY_EDGE_ROW_0_Right_0 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 1080 ) FN ;
    - PHY_EDGE_ROW_10_Left_24 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 3780 ) N ;
    - PHY_EDGE_ROW_10_Right_10 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 3780 ) FN ;
    - PHY_EDGE_ROW_11_Left_25 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 4050 ) FS ;
    - PHY_EDGE_ROW_11_Right_11 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 4050 ) S ;
    - PHY_EDGE_ROW_12_Left_26 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 4320 ) N ;
    - PHY_EDGE_ROW_12_Right_12 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 4320 ) FN ;
    - PHY_EDGE_ROW_13_Left_27 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 4590 ) FS ;
    - PHY_EDGE_ROW_13_Right_13 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 4590 ) S ;
    - PHY_EDGE_ROW_1_Left_15 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 1350 ) FS ;
    - PHY_EDGE_ROW_1_Right_1 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 1350 ) S ;
    - PHY_EDGE_ROW_2_Left_16 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 1620 ) N ;
    - PHY_EDGE_ROW_2_Right_2 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 1620 ) FN ;
    - PHY_EDGE_ROW_3_Left_17 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 1890 ) FS ;
    - PHY_EDGE_ROW_3_Right_3 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 1890 ) S ;
    - PHY_EDGE_ROW_4_Left_18 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 2160 ) N ;
    - PHY_EDGE_ROW_4_Right_4 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 2160 ) FN ;
    - PHY_EDGE_ROW_5_Left_19 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 2430 ) FS ;
    - PHY_EDGE_ROW_5_Right_5 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 2430 ) S ;
    - PHY_EDGE_ROW_6_Left_20 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 2700 ) N ;
    - PHY_EDGE_ROW_6_Right_6 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 2700 ) FN ;
    - PHY_EDGE_ROW_7_Left_21 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 2970 ) FS ;
    - PHY_EDGE_ROW_7_Right_7 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 2970 ) S ;
    - PHY_EDGE_ROW_8_Left_22 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 3240 ) N ;
    - PHY_EDGE_ROW_8_Right_8 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 3240 ) FN ;
    - PHY_EDGE_ROW_9_Left_23 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1026 3510 ) FS ;
    - PHY_EDGE_ROW_9_Right_9 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 4914 3510 ) S ;
    - _43_ INVx8_ASAP7_75t_R + PLACED ( 4374 1350 ) FS ;
    - _44_ INVx8_ASAP7_75t_R + PLACED ( 1890 1350 ) FS ;
    - _45_ INVx8_ASAP7_75t_R + PLACED ( 2430 2160 ) N ;
    - _46_ INVx8_ASAP7_75t_R + PLACED ( 4320 2160 ) N ;
    - _47_ INVx8_ASAP7_75t_R + PLACED ( 3348 4320 ) N ;
    - _48_ INVx8_ASAP7_75t_R + PLACED ( 1998 3510 ) S ;
    - _49_ INVx8_ASAP7_75t_R + PLACED ( 4374 3780 ) N ;
    - _50_ INVx8_ASAP7_75t_R + PLACED ( 3078 1620 ) N ;
    - _53_ INVx3_ASAP7_75t_R + PLACED ( 2916 2430 ) FS ;
    - _54_ AND2x2_ASAP7_75t_R + PLACED ( 2970 1080 ) FN ;
    - _55_ AO21x1_ASAP7_75t_R + PLACED ( 2646 1080 ) N ;
    - _56_ NOR2x1_ASAP7_75t_R + PLACED ( 2754 1620 ) FN ;
    - _57_ AO21x1_ASAP7_75t_R + PLACED ( 2430 1620 ) N ;
    - _58_ AND2x2_ASAP7_75t_R + PLACED ( 3078 3240 ) N ;
    - _59_ AO21x1_ASAP7_75t_R + PLACED ( 3402 3240 ) N ;
    - _60_ NOR2x1_ASAP7_75t_R + PLACED ( 3996 3780 ) FN ;
    - _61_ AO21x1_ASAP7_75t_R + PLACED ( 3564 3780 ) N ;
    - _62_ AND2x2_ASAP7_75t_R + PLACED ( 1242 2700 ) N ;
    - _63_ AO21x1_ASAP7_75t_R + PLACED ( 1188 2970 ) FS ;
    - _64_ NOR2x1_ASAP7_75t_R + PLACED ( 1782 3240 ) FN ;
    - _65_ AO21x1_ASAP7_75t_R + PLACED ( 1512 2970 ) S ;
    - _66_ AND2x2_ASAP7_75t_R + PLACED ( 2106 3240 ) N ;
    - _67_ AO21x1_ASAP7_75t_R + PLACED ( 2430 3240 ) N ;
    - _68_ NOR2x1_ASAP7_75t_R + PLACED ( 3024 3510 ) S ;
    - _69_ AO21x1_ASAP7_75t_R + PLACED ( 2646 3510 ) S ;
    - _70_ AND2x2_ASAP7_75t_R + PLACED ( 3078 2160 ) N ;
    - _71_ AO21x1_ASAP7_75t_R + PLACED ( 3186 2430 ) FS ;
    - _72_ NOR2x1_ASAP7_75t_R + PLACED ( 3942 2160 ) FN ;
    - _73_ AO21x1_ASAP7_75t_R + PLACED ( 3510 2160 ) N ;
    - _74_ AND2x2_ASAP7_75t_R + PLACED ( 1242 2430 ) FS ;
    - _75_ AO21x1_ASAP7_75t_R + PLACED ( 1296 2160 ) N ;
    - _76_ NOR2x1_ASAP7_75t_R + PLACED ( 2052 2160 ) FN ;
    - _77_ AO21x1_ASAP7_75t_R + PLACED ( 1674 2160 ) N ;
    - _78_ AND2x2_ASAP7_75t_R + PLACED ( 1188 1890 ) FS ;
    - _79_ AO21x1_ASAP7_75t_R + PLACED ( 1566 1890 ) S ;
    - _80_ NOR2x1_ASAP7_75t_R + PLACED ( 1566 1080 ) FN ;
    - _81_ AO21x1_ASAP7_75t_R + PLACED ( 1512 1350 ) S ;
    - _82_ AND2x2_ASAP7_75t_R + PLACED ( 3294 1080 ) N ;
    - _83_ AO21x1_ASAP7_75t_R + PLACED ( 3402 1350 ) FS ;
    - _84_ NOR2x1_ASAP7_75t_R + PLACED ( 3996 1350 ) S ;
    - _85_ AO21x1_ASAP7_75t_R + PLACED ( 3726 1890 ) FS ;
    - _86_ BUFx10_ASAP7_75t_R + PLACED ( 3618 1080 ) N ;
    - _87_ BUFx10_ASAP7_75t_R + PLACED ( 4158 3240 ) FN ;
    - _88_ BUFx10_ASAP7_75t_R + PLACED ( 1242 3510 ) S ;
    - _89_ BUFx10_ASAP7_75t_R + PLACED ( 3348 4590 ) FS ;
    - _90_ BUFx10_ASAP7_75t_R + PLACED ( 4158 2700 ) FN ;
    - _91_ BUFx10_ASAP7_75t_R + PLACED ( 2538 1350 ) FS ;
    - _92_ BUFx10_ASAP7_75t_R + PLACED ( 1890 1080 ) N ;
    - _93_ BUFx10_ASAP7_75t_R + PLACED ( 4158 1890 ) S ;
    - io_outL\[0\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 2430 1890 ) FS ;
    - io_outL\[1\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 3618 3510 ) FS ;
    - io_outL\[2\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 1350 3780 ) N ;
    - io_outL\[3\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 2430 3780 ) N ;
    - io_outL\[4\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 3510 2430 ) FS ;
    - io_outL\[5\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 1566 2430 ) FS ;
    - io_outL\[6\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 1242 1620 ) N ;
    - io_outL\[7\]$_DFFE_PP_ DFFHQNx1_ASAP7_75t_R + PLACED ( 3618 1620 ) N ;
END COMPONENTS
PINS 35 ;
    - clock + NET clock + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3852 ) N ;
    - io_dir + NET io_dir + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3180 ) N ;
    - io_en + NET io_en + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 1740 42 ) N ;
    - io_inD[0] + NET io_inD[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2700 42 ) N ;
    - io_inD[1] + NET io_inD[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3180 5998 ) N ;
    - io_inD[2] + NET io_inD[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3276 ) N ;
    - io_inD[3] + NET io_inD[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3372 ) N ;
    - io_inD[4] + NET io_inD[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3180 42 ) N ;
    - io_inD[5] + NET io_inD[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 2700 ) N ;
    - io_inD[6] + NET io_inD[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 2124 ) N ;
    - io_inD[7] + NET io_inD[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3276 42 ) N ;
    - io_inR[0] + NET io_inR[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2604 42 ) N ;
    - io_inR[1] + NET io_inR[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 3372 ) N ;
    - io_inR[2] + NET io_inR[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3468 ) N ;
    - io_inR[3] + NET io_inR[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2700 5998 ) N ;
    - io_inR[4] + NET io_inR[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 2796 ) N ;
    - io_inR[5] + NET io_inR[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 2604 ) N ;
    - io_inR[6] + NET io_inR[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 2028 ) N ;
    - io_inR[7] + NET io_inR[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3468 42 ) N ;
    - io_outL[0] + NET io_outL[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3564 42 ) N ;
    - io_outL[1] + NET io_outL[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 3564 ) N ;
    - io_outL[2] + NET io_outL[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3660 ) N ;
    - io_outL[3] + NET io_outL[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3564 5998 ) N ;
    - io_outL[4] + NET io_outL[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 2700 ) N ;
    - io_outL[5] + NET io_outL[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2796 42 ) N ;
    - io_outL[6] + NET io_outL[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2316 42 ) N ;
    - io_outL[7] + NET io_outL[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 2028 ) N ;
    - io_outU[0] + NET io_outU[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3756 42 ) N ;
    - io_outU[1] + NET io_outU[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 3660 ) N ;
    - io_outU[2] + NET io_outU[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 42 3756 ) N ;
    - io_outU[3] + NET io_outU[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 3756 5998 ) N ;
    - io_outU[4] + NET io_outU[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 2892 ) N ;
    - io_outU[5] + NET io_outU[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2988 42 ) N ;
    - io_outU[6] + NET io_outU[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -42 ) ( 12 42 )
        + PLACED ( 2508 42 ) N ;
    - io_outU[7] + NET io_outU[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -42 -12 ) ( 42 12 )
        + PLACED ( 5998 2124 ) N ;
END PINS
SPECIALNETS 2 ;
    - VDD ( * VDD ) + USE POWER
      + ROUTED M5 120 + SHAPE STRIPE ( 1518 1327 ) ( 1518 4613 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 4590 ) ( 5022 4590 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 4050 ) ( 5022 4050 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 3510 ) ( 5022 3510 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 2970 ) ( 5022 2970 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 2430 ) ( 5022 2430 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 1890 ) ( 5022 1890 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 1350 ) ( 5022 1350 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 4590 ) ( 5022 4590 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 4050 ) ( 5022 4050 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 3510 ) ( 5022 3510 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 2970 ) ( 5022 2970 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 2430 ) ( 5022 2430 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 1890 ) ( 5022 1890 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 1350 ) ( 5022 1350 )
      NEW M4 0 + SHAPE STRIPE ( 1518 4590 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 4590 ) ( 1563 4590 )
      NEW M3 0 + SHAPE STRIPE ( 1518 4590 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 4590 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 4050 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 4050 ) ( 1563 4050 )
      NEW M3 0 + SHAPE STRIPE ( 1518 4050 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 4050 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 3510 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 3510 ) ( 1563 3510 )
      NEW M3 0 + SHAPE STRIPE ( 1518 3510 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 3510 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 2970 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 2970 ) ( 1563 2970 )
      NEW M3 0 + SHAPE STRIPE ( 1518 2970 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 2970 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 2430 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 2430 ) ( 1563 2430 )
      NEW M3 0 + SHAPE STRIPE ( 1518 2430 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 2430 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 1890 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 1890 ) ( 1563 1890 )
      NEW M3 0 + SHAPE STRIPE ( 1518 1890 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 1890 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1518 1350 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1473 1350 ) ( 1563 1350 )
      NEW M3 0 + SHAPE STRIPE ( 1518 1350 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1518 1350 ) VIA23_1_3_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 4590 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 4050 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 3510 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 2970 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 2430 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 1890 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 1350 ) via1_2_3996_18_1_111_36_36 ;
    - VSS ( * VSS ) + USE GROUND
      + ROUTED M5 120 + SHAPE STRIPE ( 1326 1057 ) ( 1326 4883 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 4860 ) ( 5022 4860 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 4320 ) ( 5022 4320 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 3780 ) ( 5022 3780 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 3240 ) ( 5022 3240 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 2700 ) ( 5022 2700 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 2160 ) ( 5022 2160 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 1620 ) ( 5022 1620 )
      NEW M2 18 + SHAPE FOLLOWPIN ( 1026 1080 ) ( 5022 1080 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 4860 ) ( 5022 4860 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 4320 ) ( 5022 4320 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 3780 ) ( 5022 3780 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 3240 ) ( 5022 3240 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 2700 ) ( 5022 2700 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 2160 ) ( 5022 2160 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 1620 ) ( 5022 1620 )
      NEW M1 18 + SHAPE FOLLOWPIN ( 1026 1080 ) ( 5022 1080 )
      NEW M4 0 + SHAPE STRIPE ( 1326 4860 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 4860 ) ( 1371 4860 )
      NEW M3 0 + SHAPE STRIPE ( 1326 4860 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 4860 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 4320 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 4320 ) ( 1371 4320 )
      NEW M3 0 + SHAPE STRIPE ( 1326 4320 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 4320 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 3780 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 3780 ) ( 1371 3780 )
      NEW M3 0 + SHAPE STRIPE ( 1326 3780 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 3780 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 3240 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 3240 ) ( 1371 3240 )
      NEW M3 0 + SHAPE STRIPE ( 1326 3240 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 3240 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 2700 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 2700 ) ( 1371 2700 )
      NEW M3 0 + SHAPE STRIPE ( 1326 2700 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 2700 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 2160 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 2160 ) ( 1371 2160 )
      NEW M3 0 + SHAPE STRIPE ( 1326 2160 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 2160 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 1620 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 1620 ) ( 1371 1620 )
      NEW M3 0 + SHAPE STRIPE ( 1326 1620 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 1620 ) VIA23_1_3_36_36
      NEW M4 0 + SHAPE STRIPE ( 1326 1080 ) VIA45_1_2_58_58
      NEW M3 34 + SHAPE STRIPE ( 1281 1080 ) ( 1371 1080 )
      NEW M3 0 + SHAPE STRIPE ( 1326 1080 ) VIA34_1_2_58_52
      NEW M2 0 + SHAPE STRIPE ( 1326 1080 ) VIA23_1_3_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 4860 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 4320 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 3780 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 3240 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 2700 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 2160 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 1620 ) via1_2_3996_18_1_111_36_36
      NEW M1 0 + SHAPE FOLLOWPIN ( 3024 1080 ) via1_2_3996_18_1_111_36_36 ;
END SPECIALNETS
NETS 76 ;
    - _00_ ( io_outL\[7\]$_DFFE_PP_ QN ) ( _84_ A ) ( _43_ A ) + USE SIGNAL ;
    - _01_ ( io_outL\[6\]$_DFFE_PP_ QN ) ( _80_ A ) ( _44_ A ) + USE SIGNAL ;
    - _02_ ( io_outL\[5\]$_DFFE_PP_ QN ) ( _76_ A ) ( _45_ A ) + USE SIGNAL ;
    - _03_ ( io_outL\[4\]$_DFFE_PP_ QN ) ( _72_ A ) ( _46_ A ) + USE SIGNAL ;
    - _04_ ( io_outL\[3\]$_DFFE_PP_ QN ) ( _68_ A ) ( _47_ A ) + USE SIGNAL ;
    - _05_ ( io_outL\[2\]$_DFFE_PP_ QN ) ( _64_ A ) ( _48_ A ) + USE SIGNAL ;
    - _06_ ( io_outL\[1\]$_DFFE_PP_ QN ) ( _60_ A ) ( _49_ A ) + USE SIGNAL ;
    - _07_ ( io_outL\[0\]$_DFFE_PP_ QN ) ( _56_ A ) ( _50_ A ) + USE SIGNAL ;
    - _08_ ( io_outL\[0\]$_DFFE_PP_ D ) ( _57_ Y ) + USE SIGNAL ;
    - _09_ ( io_outL\[1\]$_DFFE_PP_ D ) ( _61_ Y ) + USE SIGNAL ;
    - _10_ ( io_outL\[2\]$_DFFE_PP_ D ) ( _65_ Y ) + USE SIGNAL ;
    - _11_ ( io_outL\[3\]$_DFFE_PP_ D ) ( _69_ Y ) + USE SIGNAL ;
    - _12_ ( io_outL\[4\]$_DFFE_PP_ D ) ( _73_ Y ) + USE SIGNAL ;
    - _13_ ( io_outL\[5\]$_DFFE_PP_ D ) ( _77_ Y ) + USE SIGNAL ;
    - _14_ ( io_outL\[6\]$_DFFE_PP_ D ) ( _81_ Y ) + USE SIGNAL ;
    - _15_ ( io_outL\[7\]$_DFFE_PP_ D ) ( _85_ Y ) + USE SIGNAL ;
    - _18_ ( _83_ A1 ) ( _79_ A1 ) ( _75_ A1 ) ( _71_ A1 ) ( _67_ A1 ) ( _63_ A1 ) ( _59_ A1 )
      ( _55_ A2 ) ( _53_ Y ) + USE SIGNAL ;
    - _19_ ( _55_ B ) ( _54_ Y ) + USE SIGNAL ;
    - _20_ ( _57_ A2 ) ( _55_ Y ) + USE SIGNAL ;
    - _21_ ( _57_ B ) ( _56_ Y ) + USE SIGNAL ;
    - _22_ ( _59_ B ) ( _58_ Y ) + USE SIGNAL ;
    - _23_ ( _61_ A2 ) ( _59_ Y ) + USE SIGNAL ;
    - _24_ ( _61_ B ) ( _60_ Y ) + USE SIGNAL ;
    - _25_ ( _63_ B ) ( _62_ Y ) + USE SIGNAL ;
    - _26_ ( _65_ A2 ) ( _63_ Y ) + USE SIGNAL ;
    - _27_ ( _65_ B ) ( _64_ Y ) + USE SIGNAL ;
    - _28_ ( _67_ B ) ( _66_ Y ) + USE SIGNAL ;
    - _29_ ( _69_ A2 ) ( _67_ Y ) + USE SIGNAL ;
    - _30_ ( _69_ B ) ( _68_ Y ) + USE SIGNAL ;
    - _31_ ( _71_ B ) ( _70_ Y ) + USE SIGNAL ;
    - _32_ ( _73_ A2 ) ( _71_ Y ) + USE SIGNAL ;
    - _33_ ( _73_ B ) ( _72_ Y ) + USE SIGNAL ;
    - _34_ ( _75_ B ) ( _74_ Y ) + USE SIGNAL ;
    - _35_ ( _77_ A2 ) ( _75_ Y ) + USE SIGNAL ;
    - _36_ ( _77_ B ) ( _76_ Y ) + USE SIGNAL ;
    - _37_ ( _79_ B ) ( _78_ Y ) + USE SIGNAL ;
    - _38_ ( _81_ A2 ) ( _79_ Y ) + USE SIGNAL ;
    - _39_ ( _81_ B ) ( _80_ Y ) + USE SIGNAL ;
    - _40_ ( _83_ B ) ( _82_ Y ) + USE SIGNAL ;
    - _41_ ( _85_ A2 ) ( _83_ Y ) + USE SIGNAL ;
    - _42_ ( _85_ B ) ( _84_ Y ) + USE SIGNAL ;
    - clock ( PIN clock ) ( io_outL\[7\]$_DFFE_PP_ CLK ) ( io_outL\[6\]$_DFFE_PP_ CLK ) ( io_outL\[5\]$_DFFE_PP_ CLK ) ( io_outL\[4\]$_DFFE_PP_ CLK ) ( io_outL\[3\]$_DFFE_PP_ CLK ) ( io_outL\[2\]$_DFFE_PP_ CLK )
      ( io_outL\[1\]$_DFFE_PP_ CLK ) ( io_outL\[0\]$_DFFE_PP_ CLK ) + USE SIGNAL ;
    - io_dir ( PIN io_dir ) ( _82_ A ) ( _78_ A ) ( _74_ A ) ( _70_ A ) ( _66_ A ) ( _62_ A )
      ( _58_ A ) ( _54_ B ) ( _53_ A ) + USE SIGNAL ;
    - io_en ( PIN io_en ) ( _56_ B ) ( _57_ A1 ) ( _60_ B ) ( _61_ A1 ) ( _65_ A1 ) ( _69_ A1 )
      ( _73_ A1 ) ( _77_ A1 ) ( _81_ A1 ) ( _85_ A1 ) ( _64_ B ) ( _68_ B ) ( _72_ B ) ( _76_ B )
      ( _80_ B ) ( _84_ B ) + USE SIGNAL ;
    - io_inD[0] ( PIN io_inD[0] ) ( _54_ A ) + USE SIGNAL ;
    - io_inD[1] ( PIN io_inD[1] ) ( _58_ B ) + USE SIGNAL ;
    - io_inD[2] ( PIN io_inD[2] ) ( _62_ B ) + USE SIGNAL ;
    - io_inD[3] ( PIN io_inD[3] ) ( _66_ B ) + USE SIGNAL ;
    - io_inD[4] ( PIN io_inD[4] ) ( _70_ B ) + USE SIGNAL ;
    - io_inD[5] ( PIN io_inD[5] ) ( _74_ B ) + USE SIGNAL ;
    - io_inD[6] ( PIN io_inD[6] ) ( _78_ B ) + USE SIGNAL ;
    - io_inD[7] ( PIN io_inD[7] ) ( _82_ B ) + USE SIGNAL ;
    - io_inR[0] ( PIN io_inR[0] ) ( _55_ A1 ) + USE SIGNAL ;
    - io_inR[1] ( PIN io_inR[1] ) ( _59_ A2 ) + USE SIGNAL ;
    - io_inR[2] ( PIN io_inR[2] ) ( _63_ A2 ) + USE SIGNAL ;
    - io_inR[3] ( PIN io_inR[3] ) ( _67_ A2 ) + USE SIGNAL ;
    - io_inR[4] ( PIN io_inR[4] ) ( _71_ A2 ) + USE SIGNAL ;
    - io_inR[5] ( PIN io_inR[5] ) ( _75_ A2 ) + USE SIGNAL ;
    - io_inR[6] ( PIN io_inR[6] ) ( _79_ A2 ) + USE SIGNAL ;
    - io_inR[7] ( PIN io_inR[7] ) ( _83_ A2 ) + USE SIGNAL ;
    - io_outL[0] ( PIN io_outL[0] ) ( _86_ A ) ( _50_ Y ) + USE SIGNAL ;
    - io_outL[1] ( PIN io_outL[1] ) ( _87_ A ) ( _49_ Y ) + USE SIGNAL ;
    - io_outL[2] ( PIN io_outL[2] ) ( _88_ A ) ( _48_ Y ) + USE SIGNAL ;
    - io_outL[3] ( PIN io_outL[3] ) ( _89_ A ) ( _47_ Y ) + USE SIGNAL ;
    - io_outL[4] ( PIN io_outL[4] ) ( _90_ A ) ( _46_ Y ) + USE SIGNAL ;
    - io_outL[5] ( PIN io_outL[5] ) ( _91_ A ) ( _45_ Y ) + USE SIGNAL ;
    - io_outL[6] ( PIN io_outL[6] ) ( _92_ A ) ( _44_ Y ) + USE SIGNAL ;
    - io_outL[7] ( PIN io_outL[7] ) ( _93_ A ) ( _43_ Y ) + USE SIGNAL ;
    - io_outU[0] ( PIN io_outU[0] ) ( _86_ Y ) + USE SIGNAL ;
    - io_outU[1] ( PIN io_outU[1] ) ( _87_ Y ) + USE SIGNAL ;
    - io_outU[2] ( PIN io_outU[2] ) ( _88_ Y ) + USE SIGNAL ;
    - io_outU[3] ( PIN io_outU[3] ) ( _89_ Y ) + USE SIGNAL ;
    - io_outU[4] ( PIN io_outU[4] ) ( _90_ Y ) + USE SIGNAL ;
    - io_outU[5] ( PIN io_outU[5] ) ( _91_ Y ) + USE SIGNAL ;
    - io_outU[6] ( PIN io_outU[6] ) ( _92_ Y ) + USE SIGNAL ;
    - io_outU[7] ( PIN io_outU[7] ) ( _93_ Y ) + USE SIGNAL ;
END NETS
END DESIGN
