[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920357 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920357 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920357 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12974239 heartbeat IPC: 0.9946 cumulative IPC: 0.9946 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21809694 heartbeat IPC: 1.132 cumulative IPC: 1.059 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29513044 heartbeat IPC: 1.298 cumulative IPC: 1.128 (Simulation time: 00 hr 02 min 57 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35458336 cumulative IPC: 1.128 (Simulation time: 00 hr 03 min 46 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35458336 cumulative IPC: 1.128 (Simulation time: 00 hr 03 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.128 instructions: 40000002 cycles: 35458336
CPU 0 Branch Prediction Accuracy: 94.56% MPKI: 12.09 Average ROB Occupancy at Mispredict: 40.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.3
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331432 HIT:     329884 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331432 HIT:     329884 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875324 HIT:     831397 MISS:      43927 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711477 HIT:     678700 MISS:      32777 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43658 HIT:      35605 MISS:       8053 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116970 HIT:     116894 MISS:         76 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        198 MISS:       3021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4640403 HIT:    4225550 MISS:     414853 MSHR_MERGE:     108387
cpu0->cpu0_L1I LOAD         ACCESS:    4640403 HIT:    4225550 MISS:     414853 MSHR_MERGE:     108387
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.87 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14231093 HIT:   13617279 MISS:     613814 MSHR_MERGE:     161921
cpu0->cpu0_L1D LOAD         ACCESS:    7895226 HIT:    7401342 MISS:     493884 MSHR_MERGE:      88870
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332399 HIT:    6215696 MISS:     116703 MSHR_MERGE:      73043
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        241 MISS:       3227 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4070050 HIT:    3969726 MISS:     100324 MSHR_MERGE:      63275
cpu0->cpu0_ITLB LOAD         ACCESS:    4070050 HIT:    3969726 MISS:     100324 MSHR_MERGE:      63275
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.87 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13491653 HIT:   13113445 MISS:     378208 MSHR_MERGE:      83825
cpu0->cpu0_DTLB LOAD         ACCESS:   13491653 HIT:   13113445 MISS:     378208 MSHR_MERGE:      83825
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.769 cycles
cpu0->LLC TOTAL        ACCESS:      57647 HIT:      45590 MISS:      12057 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32777 HIT:      25238 MISS:       7539 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8053 HIT:       5206 MISS:       2847 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13796 HIT:      13783 MISS:         13 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3021 HIT:       1363 MISS:       1658 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 169.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        622
  ROW_BUFFER_MISS:      11422
  AVG DBUS CONGESTED CYCLE: 18.89
Channel 0 WQ ROW_BUFFER_HIT:        251
  ROW_BUFFER_MISS:        859
  FULL:          0
Channel 0 REFRESHES ISSUED:       2955
