# UART-1.1
This repository contains modules written in Verilog HDL to implement UART protocol. This is a revised version.
