// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ts_s30xl_threshold_trigger_hw_ts_s30xl_threshold_trigger_hw,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgc2104-1-e,HLS_INPUT_CLOCK=5.384000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.341542,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14592,HLS_SYN_LUT=12039,HLS_VERSION=2023_1}" *)

module ts_s30xl_threshold_trigger_hw (
        ap_clk,
        ap_rst,
        timestamp_in,
        timestamp_out,
        timestamp_out_ap_vld,
        dataReady_in,
        dataReady_out,
        dataReady_out_ap_vld,
        FIFO_0,
        FIFO_1,
        FIFO_2,
        FIFO_3,
        FIFO_4,
        FIFO_5,
        FIFO_6,
        FIFO_7,
        FIFO_8,
        FIFO_9,
        FIFO_10,
        FIFO_11,
        onflag_0,
        onflag_1,
        onflag_2,
        onflag_3,
        onflag_4,
        onflag_5,
        onflag_6,
        onflag_7,
        onflag_8,
        onflag_9,
        onflag_10,
        onflag_11,
        amplitude_0,
        amplitude_1,
        amplitude_2,
        amplitude_3,
        amplitude_4,
        amplitude_5,
        amplitude_6,
        amplitude_7,
        amplitude_8,
        amplitude_9,
        amplitude_10,
        amplitude_11
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input  [127:0] timestamp_in;
output  [69:0] timestamp_out;
output   timestamp_out_ap_vld;
input  [7:0] dataReady_in;
output  [0:0] dataReady_out;
output   dataReady_out_ap_vld;
input  [13:0] FIFO_0;
input  [13:0] FIFO_1;
input  [13:0] FIFO_2;
input  [13:0] FIFO_3;
input  [13:0] FIFO_4;
input  [13:0] FIFO_5;
input  [13:0] FIFO_6;
input  [13:0] FIFO_7;
input  [13:0] FIFO_8;
input  [13:0] FIFO_9;
input  [13:0] FIFO_10;
input  [13:0] FIFO_11;
output  [0:0] onflag_0;
output  [0:0] onflag_1;
output  [0:0] onflag_2;
output  [0:0] onflag_3;
output  [0:0] onflag_4;
output  [0:0] onflag_5;
output  [0:0] onflag_6;
output  [0:0] onflag_7;
output  [0:0] onflag_8;
output  [0:0] onflag_9;
output  [0:0] onflag_10;
output  [0:0] onflag_11;
output  [16:0] amplitude_0;
output  [16:0] amplitude_1;
output  [16:0] amplitude_2;
output  [16:0] amplitude_3;
output  [16:0] amplitude_4;
output  [16:0] amplitude_5;
output  [16:0] amplitude_6;
output  [16:0] amplitude_7;
output  [16:0] amplitude_8;
output  [16:0] amplitude_9;
output  [16:0] amplitude_10;
output  [16:0] amplitude_11;

reg timestamp_out_ap_vld;
reg dataReady_out_ap_vld;

wire   [2:0] nbins_s_address0;
reg    nbins_s_ce0;
wire   [6:0] nbins_s_q0;
wire   [2:0] nbins_s_address1;
reg    nbins_s_ce1;
wire   [6:0] nbins_s_q1;
wire   [2:0] nbins_s_address2;
reg    nbins_s_ce2;
wire   [6:0] nbins_s_q2;
wire   [2:0] nbins_s_address3;
reg    nbins_s_ce3;
wire   [6:0] nbins_s_q3;
wire   [2:0] nbins_s_address4;
reg    nbins_s_ce4;
wire   [6:0] nbins_s_q4;
wire   [2:0] nbins_s_address5;
reg    nbins_s_ce5;
wire   [6:0] nbins_s_q5;
wire   [2:0] nbins_s_address6;
reg    nbins_s_ce6;
wire   [6:0] nbins_s_q6;
wire   [2:0] nbins_s_address7;
reg    nbins_s_ce7;
wire   [6:0] nbins_s_q7;
wire   [2:0] nbins_s_address8;
reg    nbins_s_ce8;
wire   [6:0] nbins_s_q8;
wire   [2:0] nbins_s_address9;
reg    nbins_s_ce9;
wire   [6:0] nbins_s_q9;
wire   [2:0] nbins_s_address10;
reg    nbins_s_ce10;
wire   [6:0] nbins_s_q10;
wire   [2:0] nbins_s_address11;
reg    nbins_s_ce11;
wire   [6:0] nbins_s_q11;
wire   [3:0] sense_s_address0;
reg    sense_s_ce0;
wire  signed [13:0] sense_s_q0;
wire   [3:0] sense_s_address1;
reg    sense_s_ce1;
wire  signed [13:0] sense_s_q1;
wire   [3:0] sense_s_address2;
reg    sense_s_ce2;
wire  signed [13:0] sense_s_q2;
wire   [3:0] sense_s_address3;
reg    sense_s_ce3;
wire  signed [13:0] sense_s_q3;
wire   [3:0] sense_s_address4;
reg    sense_s_ce4;
wire  signed [13:0] sense_s_q4;
wire   [3:0] sense_s_address5;
reg    sense_s_ce5;
wire  signed [13:0] sense_s_q5;
wire   [3:0] sense_s_address6;
reg    sense_s_ce6;
wire  signed [13:0] sense_s_q6;
wire   [3:0] sense_s_address7;
reg    sense_s_ce7;
wire  signed [13:0] sense_s_q7;
wire   [3:0] sense_s_address8;
reg    sense_s_ce8;
wire  signed [13:0] sense_s_q8;
wire   [3:0] sense_s_address9;
reg    sense_s_ce9;
wire  signed [13:0] sense_s_q9;
wire   [3:0] sense_s_address10;
reg    sense_s_ce10;
wire  signed [13:0] sense_s_q10;
wire   [3:0] sense_s_address11;
reg    sense_s_ce11;
wire  signed [13:0] sense_s_q11;
wire   [4:0] edges_s_address0;
reg    edges_s_ce0;
wire   [13:0] edges_s_q0;
wire   [4:0] edges_s_address1;
reg    edges_s_ce1;
wire   [13:0] edges_s_q1;
wire   [4:0] edges_s_address2;
reg    edges_s_ce2;
wire   [13:0] edges_s_q2;
wire   [4:0] edges_s_address3;
reg    edges_s_ce3;
wire   [13:0] edges_s_q3;
wire   [4:0] edges_s_address4;
reg    edges_s_ce4;
wire   [13:0] edges_s_q4;
wire   [4:0] edges_s_address5;
reg    edges_s_ce5;
wire   [13:0] edges_s_q5;
wire   [4:0] edges_s_address6;
reg    edges_s_ce6;
wire   [13:0] edges_s_q6;
wire   [4:0] edges_s_address7;
reg    edges_s_ce7;
wire   [13:0] edges_s_q7;
wire   [4:0] edges_s_address8;
reg    edges_s_ce8;
wire   [13:0] edges_s_q8;
wire   [4:0] edges_s_address9;
reg    edges_s_ce9;
wire   [13:0] edges_s_q9;
wire   [4:0] edges_s_address10;
reg    edges_s_ce10;
wire   [13:0] edges_s_q10;
wire   [4:0] edges_s_address11;
reg    edges_s_ce11;
wire   [13:0] edges_s_q11;
wire   [0:0] ready_fu_1143_p1;
reg   [0:0] ready_reg_6179;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ready_reg_6179_pp0_iter1_reg;
reg   [0:0] ready_reg_6179_pp0_iter2_reg;
reg   [0:0] ready_reg_6179_pp0_iter3_reg;
reg   [0:0] ready_reg_6179_pp0_iter4_reg;
reg   [0:0] ready_reg_6179_pp0_iter5_reg;
reg   [0:0] ready_reg_6179_pp0_iter6_reg;
reg   [0:0] ready_reg_6179_pp0_iter7_reg;
reg   [0:0] ready_reg_6179_pp0_iter8_reg;
reg   [0:0] ready_reg_6179_pp0_iter9_reg;
reg   [0:0] ready_reg_6179_pp0_iter10_reg;
reg   [0:0] ready_reg_6179_pp0_iter11_reg;
reg   [0:0] ready_reg_6179_pp0_iter12_reg;
reg   [0:0] ready_reg_6179_pp0_iter13_reg;
reg   [0:0] ready_reg_6179_pp0_iter14_reg;
reg   [0:0] ready_reg_6179_pp0_iter15_reg;
wire   [5:0] v1_fu_1147_p4;
reg   [5:0] v1_reg_6208;
wire   [5:0] v1_1_fu_1228_p4;
reg   [5:0] v1_1_reg_6228;
wire   [5:0] v1_2_fu_1309_p4;
reg   [5:0] v1_2_reg_6248;
wire   [5:0] v1_3_fu_1390_p4;
reg   [5:0] v1_3_reg_6268;
wire   [5:0] v1_4_fu_1471_p4;
reg   [5:0] v1_4_reg_6288;
wire   [5:0] v1_5_fu_1552_p4;
reg   [5:0] v1_5_reg_6308;
wire   [5:0] v1_6_fu_1633_p4;
reg   [5:0] v1_6_reg_6328;
wire   [5:0] v1_7_fu_1714_p4;
reg   [5:0] v1_7_reg_6348;
wire   [5:0] v1_8_fu_1795_p4;
reg   [5:0] v1_8_reg_6368;
wire   [5:0] v1_9_fu_1876_p4;
reg   [5:0] v1_9_reg_6388;
wire   [5:0] v1_10_fu_1957_p4;
reg   [5:0] v1_10_reg_6408;
wire   [5:0] v1_11_fu_2038_p4;
reg   [5:0] v1_11_reg_6428;
wire   [69:0] trunc_ln97_fu_2119_p1;
reg   [69:0] trunc_ln97_reg_6448;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter1_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter2_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter3_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter4_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter5_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter6_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter7_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter8_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter9_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter10_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter11_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter12_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter13_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter14_reg;
reg   [69:0] trunc_ln97_reg_6448_pp0_iter15_reg;
reg    ap_enable_reg_pp0_iter1;
reg   [13:0] edges_load_reg_6463;
reg   [13:0] edges_load_reg_6463_pp0_iter2_reg;
reg   [12:0] lshr_ln_reg_6468;
reg   [12:0] lshr_ln_reg_6468_pp0_iter2_reg;
reg   [12:0] lshr_ln_reg_6468_pp0_iter3_reg;
reg   [13:0] edges_load_1_reg_6483;
reg   [13:0] edges_load_1_reg_6483_pp0_iter2_reg;
reg   [12:0] lshr_ln85_1_reg_6488;
reg   [12:0] lshr_ln85_1_reg_6488_pp0_iter2_reg;
reg   [12:0] lshr_ln85_1_reg_6488_pp0_iter3_reg;
reg   [13:0] edges_load_2_reg_6503;
reg   [13:0] edges_load_2_reg_6503_pp0_iter2_reg;
reg   [12:0] lshr_ln85_2_reg_6508;
reg   [12:0] lshr_ln85_2_reg_6508_pp0_iter2_reg;
reg   [12:0] lshr_ln85_2_reg_6508_pp0_iter3_reg;
reg   [13:0] edges_load_3_reg_6523;
reg   [13:0] edges_load_3_reg_6523_pp0_iter2_reg;
reg   [12:0] lshr_ln85_3_reg_6528;
reg   [12:0] lshr_ln85_3_reg_6528_pp0_iter2_reg;
reg   [12:0] lshr_ln85_3_reg_6528_pp0_iter3_reg;
reg   [13:0] edges_load_4_reg_6543;
reg   [13:0] edges_load_4_reg_6543_pp0_iter2_reg;
reg   [12:0] lshr_ln85_4_reg_6548;
reg   [12:0] lshr_ln85_4_reg_6548_pp0_iter2_reg;
reg   [12:0] lshr_ln85_4_reg_6548_pp0_iter3_reg;
reg   [13:0] edges_load_5_reg_6563;
reg   [13:0] edges_load_5_reg_6563_pp0_iter2_reg;
reg   [12:0] lshr_ln85_5_reg_6568;
reg   [12:0] lshr_ln85_5_reg_6568_pp0_iter2_reg;
reg   [12:0] lshr_ln85_5_reg_6568_pp0_iter3_reg;
reg   [13:0] edges_load_6_reg_6583;
reg   [13:0] edges_load_6_reg_6583_pp0_iter2_reg;
reg   [12:0] lshr_ln85_6_reg_6588;
reg   [12:0] lshr_ln85_6_reg_6588_pp0_iter2_reg;
reg   [12:0] lshr_ln85_6_reg_6588_pp0_iter3_reg;
reg   [13:0] edges_load_7_reg_6603;
reg   [13:0] edges_load_7_reg_6603_pp0_iter2_reg;
reg   [12:0] lshr_ln85_7_reg_6608;
reg   [12:0] lshr_ln85_7_reg_6608_pp0_iter2_reg;
reg   [12:0] lshr_ln85_7_reg_6608_pp0_iter3_reg;
reg   [13:0] edges_load_8_reg_6623;
reg   [13:0] edges_load_8_reg_6623_pp0_iter2_reg;
reg   [12:0] lshr_ln85_8_reg_6628;
reg   [12:0] lshr_ln85_8_reg_6628_pp0_iter2_reg;
reg   [12:0] lshr_ln85_8_reg_6628_pp0_iter3_reg;
reg   [13:0] edges_load_9_reg_6643;
reg   [13:0] edges_load_9_reg_6643_pp0_iter2_reg;
reg   [12:0] lshr_ln85_9_reg_6648;
reg   [12:0] lshr_ln85_9_reg_6648_pp0_iter2_reg;
reg   [12:0] lshr_ln85_9_reg_6648_pp0_iter3_reg;
reg   [13:0] edges_load_10_reg_6663;
reg   [13:0] edges_load_10_reg_6663_pp0_iter2_reg;
reg   [12:0] lshr_ln85_s_reg_6668;
reg   [12:0] lshr_ln85_s_reg_6668_pp0_iter2_reg;
reg   [12:0] lshr_ln85_s_reg_6668_pp0_iter3_reg;
reg   [13:0] edges_load_11_reg_6683;
reg   [13:0] edges_load_11_reg_6683_pp0_iter2_reg;
reg   [12:0] lshr_ln85_10_reg_6688;
reg   [12:0] lshr_ln85_10_reg_6688_pp0_iter2_reg;
reg   [12:0] lshr_ln85_10_reg_6688_pp0_iter3_reg;
wire   [14:0] add_ln87_fu_2417_p2;
reg   [14:0] add_ln87_reg_6693;
wire   [14:0] add_ln95_fu_2434_p2;
reg   [14:0] add_ln95_reg_6698;
wire   [14:0] add_ln87_1_fu_2458_p2;
reg   [14:0] add_ln87_1_reg_6703;
wire   [14:0] add_ln95_1_fu_2475_p2;
reg   [14:0] add_ln95_1_reg_6708;
wire   [14:0] add_ln87_2_fu_2499_p2;
reg   [14:0] add_ln87_2_reg_6713;
wire   [14:0] add_ln95_2_fu_2516_p2;
reg   [14:0] add_ln95_2_reg_6718;
wire   [14:0] add_ln87_3_fu_2540_p2;
reg   [14:0] add_ln87_3_reg_6723;
wire   [14:0] add_ln95_3_fu_2557_p2;
reg   [14:0] add_ln95_3_reg_6728;
wire   [14:0] add_ln87_4_fu_2581_p2;
reg   [14:0] add_ln87_4_reg_6733;
wire   [14:0] add_ln95_4_fu_2598_p2;
reg   [14:0] add_ln95_4_reg_6738;
wire   [14:0] add_ln87_5_fu_2622_p2;
reg   [14:0] add_ln87_5_reg_6743;
wire   [14:0] add_ln95_5_fu_2639_p2;
reg   [14:0] add_ln95_5_reg_6748;
wire   [14:0] add_ln87_6_fu_2663_p2;
reg   [14:0] add_ln87_6_reg_6753;
wire   [14:0] add_ln95_6_fu_2680_p2;
reg   [14:0] add_ln95_6_reg_6758;
wire   [14:0] add_ln87_7_fu_2704_p2;
reg   [14:0] add_ln87_7_reg_6763;
wire   [14:0] add_ln95_7_fu_2721_p2;
reg   [14:0] add_ln95_7_reg_6768;
wire   [14:0] add_ln87_8_fu_2745_p2;
reg   [14:0] add_ln87_8_reg_6773;
wire   [14:0] add_ln95_8_fu_2762_p2;
reg   [14:0] add_ln95_8_reg_6778;
wire   [14:0] add_ln87_9_fu_2786_p2;
reg   [14:0] add_ln87_9_reg_6783;
wire   [14:0] add_ln95_9_fu_2803_p2;
reg   [14:0] add_ln95_9_reg_6788;
wire   [14:0] add_ln87_10_fu_2827_p2;
reg   [14:0] add_ln87_10_reg_6793;
wire   [14:0] add_ln95_10_fu_2844_p2;
reg   [14:0] add_ln95_10_reg_6798;
wire   [14:0] add_ln87_11_fu_2868_p2;
reg   [14:0] add_ln87_11_reg_6803;
wire   [14:0] add_ln95_11_fu_2885_p2;
reg   [14:0] add_ln95_11_reg_6808;
wire   [63:0] grp_fu_1071_p1;
reg   [63:0] conv_i1_reg_6933;
wire   [63:0] grp_fu_1074_p1;
reg   [63:0] conv_i_reg_6938;
wire   [63:0] grp_fu_1077_p1;
reg   [63:0] conv_i61_1_reg_6943;
wire   [63:0] grp_fu_1080_p1;
reg   [63:0] conv_i_1_reg_6948;
wire   [63:0] grp_fu_1083_p1;
reg   [63:0] conv_i61_2_reg_6953;
wire   [63:0] grp_fu_1086_p1;
reg   [63:0] conv_i_2_reg_6958;
wire   [63:0] grp_fu_1089_p1;
reg   [63:0] conv_i61_3_reg_6963;
wire   [63:0] grp_fu_1092_p1;
reg   [63:0] conv_i_3_reg_6968;
wire   [63:0] grp_fu_1095_p1;
reg   [63:0] conv_i61_4_reg_6973;
wire   [63:0] grp_fu_1098_p1;
reg   [63:0] conv_i_4_reg_6978;
wire   [63:0] grp_fu_1101_p1;
reg   [63:0] conv_i61_5_reg_6983;
wire   [63:0] grp_fu_1104_p1;
reg   [63:0] conv_i_5_reg_6988;
wire   [63:0] grp_fu_1107_p1;
reg   [63:0] conv_i61_6_reg_6993;
wire   [63:0] grp_fu_1110_p1;
reg   [63:0] conv_i_6_reg_6998;
wire   [63:0] grp_fu_1113_p1;
reg   [63:0] conv_i61_7_reg_7003;
wire   [63:0] grp_fu_1116_p1;
reg   [63:0] conv_i_7_reg_7008;
wire   [63:0] grp_fu_1119_p1;
reg   [63:0] conv_i61_8_reg_7013;
wire   [63:0] grp_fu_1122_p1;
reg   [63:0] conv_i_8_reg_7018;
wire   [63:0] grp_fu_1125_p1;
reg   [63:0] conv_i61_9_reg_7023;
wire   [63:0] grp_fu_1128_p1;
reg   [63:0] conv_i_9_reg_7028;
wire   [63:0] grp_fu_1131_p1;
reg   [63:0] conv_i61_s_reg_7033;
wire   [63:0] grp_fu_1134_p1;
reg   [63:0] conv_i_s_reg_7038;
wire   [63:0] grp_fu_1137_p1;
reg   [63:0] conv_i61_10_reg_7043;
wire   [63:0] grp_fu_1140_p1;
reg   [63:0] conv_i_10_reg_7048;
wire   [63:0] grp_fu_891_p2;
reg   [63:0] mul_i1_reg_7053;
wire   [63:0] grp_fu_896_p2;
reg   [63:0] val_reg_7059;
wire   [63:0] grp_fu_901_p2;
reg   [63:0] mul_i62_1_reg_7064;
wire   [63:0] grp_fu_906_p2;
reg   [63:0] val_1_reg_7070;
wire   [63:0] grp_fu_911_p2;
reg   [63:0] mul_i62_2_reg_7075;
wire   [63:0] grp_fu_916_p2;
reg   [63:0] val_2_reg_7081;
wire   [63:0] grp_fu_921_p2;
reg   [63:0] mul_i62_3_reg_7086;
wire   [63:0] grp_fu_926_p2;
reg   [63:0] val_3_reg_7092;
wire   [63:0] grp_fu_931_p2;
reg   [63:0] mul_i62_4_reg_7097;
wire   [63:0] grp_fu_936_p2;
reg   [63:0] val_4_reg_7103;
wire   [63:0] grp_fu_941_p2;
reg   [63:0] mul_i62_5_reg_7108;
wire   [63:0] grp_fu_946_p2;
reg   [63:0] val_5_reg_7114;
wire   [63:0] grp_fu_951_p2;
reg   [63:0] mul_i62_6_reg_7119;
wire   [63:0] grp_fu_956_p2;
reg   [63:0] val_6_reg_7125;
wire   [63:0] grp_fu_961_p2;
reg   [63:0] mul_i62_7_reg_7130;
wire   [63:0] grp_fu_966_p2;
reg   [63:0] val_7_reg_7136;
wire   [63:0] grp_fu_971_p2;
reg   [63:0] mul_i62_8_reg_7141;
wire   [63:0] grp_fu_976_p2;
reg   [63:0] val_8_reg_7147;
wire   [63:0] grp_fu_981_p2;
reg   [63:0] mul_i62_9_reg_7152;
wire   [63:0] grp_fu_986_p2;
reg   [63:0] val_9_reg_7158;
wire   [63:0] grp_fu_991_p2;
reg   [63:0] mul_i62_s_reg_7163;
wire   [63:0] grp_fu_996_p2;
reg   [63:0] val_10_reg_7169;
wire   [63:0] grp_fu_1001_p2;
reg   [63:0] mul_i62_10_reg_7174;
wire   [63:0] grp_fu_1006_p2;
reg   [63:0] val_11_reg_7180;
wire   [0:0] icmp_ln87_fu_3004_p2;
reg   [0:0] icmp_ln87_reg_7185;
wire   [0:0] icmp_ln87_1_fu_3010_p2;
reg   [0:0] icmp_ln87_1_reg_7190;
reg   [0:0] tmp_reg_7195;
wire   [16:0] select_ln294_14_fu_3209_p3;
reg   [16:0] select_ln294_14_reg_7200;
wire   [0:0] icmp_ln87_2_fu_3234_p2;
reg   [0:0] icmp_ln87_2_reg_7206;
wire   [0:0] icmp_ln87_3_fu_3240_p2;
reg   [0:0] icmp_ln87_3_reg_7211;
reg   [0:0] tmp_4_reg_7216;
wire   [16:0] select_ln294_17_fu_3439_p3;
reg   [16:0] select_ln294_17_reg_7221;
wire   [0:0] icmp_ln87_4_fu_3464_p2;
reg   [0:0] icmp_ln87_4_reg_7227;
wire   [0:0] icmp_ln87_5_fu_3470_p2;
reg   [0:0] icmp_ln87_5_reg_7232;
reg   [0:0] tmp_8_reg_7237;
wire   [16:0] select_ln294_20_fu_3669_p3;
reg   [16:0] select_ln294_20_reg_7242;
wire   [0:0] icmp_ln87_6_fu_3694_p2;
reg   [0:0] icmp_ln87_6_reg_7248;
wire   [0:0] icmp_ln87_7_fu_3700_p2;
reg   [0:0] icmp_ln87_7_reg_7253;
reg   [0:0] tmp_12_reg_7258;
wire   [16:0] select_ln294_23_fu_3899_p3;
reg   [16:0] select_ln294_23_reg_7263;
wire   [0:0] icmp_ln87_8_fu_3924_p2;
reg   [0:0] icmp_ln87_8_reg_7269;
wire   [0:0] icmp_ln87_9_fu_3930_p2;
reg   [0:0] icmp_ln87_9_reg_7274;
reg   [0:0] tmp_16_reg_7279;
wire   [16:0] select_ln294_26_fu_4129_p3;
reg   [16:0] select_ln294_26_reg_7284;
wire   [0:0] icmp_ln87_10_fu_4154_p2;
reg   [0:0] icmp_ln87_10_reg_7290;
wire   [0:0] icmp_ln87_11_fu_4160_p2;
reg   [0:0] icmp_ln87_11_reg_7295;
reg   [0:0] tmp_20_reg_7300;
wire   [16:0] select_ln294_29_fu_4359_p3;
reg   [16:0] select_ln294_29_reg_7305;
wire   [0:0] icmp_ln87_12_fu_4384_p2;
reg   [0:0] icmp_ln87_12_reg_7311;
wire   [0:0] icmp_ln87_13_fu_4390_p2;
reg   [0:0] icmp_ln87_13_reg_7316;
reg   [0:0] tmp_24_reg_7321;
wire   [16:0] select_ln294_32_fu_4589_p3;
reg   [16:0] select_ln294_32_reg_7326;
wire   [0:0] icmp_ln87_14_fu_4614_p2;
reg   [0:0] icmp_ln87_14_reg_7332;
wire   [0:0] icmp_ln87_15_fu_4620_p2;
reg   [0:0] icmp_ln87_15_reg_7337;
reg   [0:0] tmp_28_reg_7342;
wire   [16:0] select_ln294_35_fu_4819_p3;
reg   [16:0] select_ln294_35_reg_7347;
wire   [0:0] icmp_ln87_16_fu_4844_p2;
reg   [0:0] icmp_ln87_16_reg_7353;
wire   [0:0] icmp_ln87_17_fu_4850_p2;
reg   [0:0] icmp_ln87_17_reg_7358;
reg   [0:0] tmp_32_reg_7363;
wire   [16:0] select_ln294_38_fu_5049_p3;
reg   [16:0] select_ln294_38_reg_7368;
wire   [0:0] icmp_ln87_18_fu_5074_p2;
reg   [0:0] icmp_ln87_18_reg_7374;
wire   [0:0] icmp_ln87_19_fu_5080_p2;
reg   [0:0] icmp_ln87_19_reg_7379;
reg   [0:0] tmp_36_reg_7384;
wire   [16:0] select_ln294_41_fu_5279_p3;
reg   [16:0] select_ln294_41_reg_7389;
wire   [0:0] icmp_ln87_20_fu_5304_p2;
reg   [0:0] icmp_ln87_20_reg_7395;
wire   [0:0] icmp_ln87_21_fu_5310_p2;
reg   [0:0] icmp_ln87_21_reg_7400;
reg   [0:0] tmp_40_reg_7405;
wire   [16:0] select_ln294_44_fu_5509_p3;
reg   [16:0] select_ln294_44_reg_7410;
wire   [0:0] icmp_ln87_22_fu_5534_p2;
reg   [0:0] icmp_ln87_22_reg_7416;
wire   [0:0] icmp_ln87_23_fu_5540_p2;
reg   [0:0] icmp_ln87_23_reg_7421;
reg   [0:0] tmp_44_reg_7426;
wire   [16:0] select_ln294_47_fu_5739_p3;
reg   [16:0] select_ln294_47_reg_7431;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
wire   [63:0] zext_ln85_1_fu_1223_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln85_fu_1217_p1;
wire   [63:0] zext_ln85_3_fu_1304_p1;
wire   [63:0] zext_ln85_2_fu_1298_p1;
wire   [63:0] zext_ln85_5_fu_1385_p1;
wire   [63:0] zext_ln85_4_fu_1379_p1;
wire   [63:0] zext_ln85_7_fu_1466_p1;
wire   [63:0] zext_ln85_6_fu_1460_p1;
wire   [63:0] zext_ln85_9_fu_1547_p1;
wire   [63:0] zext_ln85_8_fu_1541_p1;
wire   [63:0] zext_ln85_11_fu_1628_p1;
wire   [63:0] zext_ln85_10_fu_1622_p1;
wire   [63:0] zext_ln85_13_fu_1709_p1;
wire   [63:0] zext_ln85_12_fu_1703_p1;
wire   [63:0] zext_ln85_15_fu_1790_p1;
wire   [63:0] zext_ln85_14_fu_1784_p1;
wire   [63:0] zext_ln85_17_fu_1871_p1;
wire   [63:0] zext_ln85_16_fu_1865_p1;
wire   [63:0] zext_ln85_19_fu_1952_p1;
wire   [63:0] zext_ln85_18_fu_1946_p1;
wire   [63:0] zext_ln85_21_fu_2033_p1;
wire   [63:0] zext_ln85_20_fu_2027_p1;
wire   [63:0] zext_ln85_23_fu_2114_p1;
wire   [63:0] zext_ln85_22_fu_2108_p1;
wire    ap_block_pp0_stage0_01001;
wire  signed [31:0] grp_fu_1071_p0;
wire  signed [31:0] grp_fu_1074_p0;
wire  signed [31:0] grp_fu_1077_p0;
wire  signed [31:0] grp_fu_1080_p0;
wire  signed [31:0] grp_fu_1083_p0;
wire  signed [31:0] grp_fu_1086_p0;
wire  signed [31:0] grp_fu_1089_p0;
wire  signed [31:0] grp_fu_1092_p0;
wire  signed [31:0] grp_fu_1095_p0;
wire  signed [31:0] grp_fu_1098_p0;
wire  signed [31:0] grp_fu_1101_p0;
wire  signed [31:0] grp_fu_1104_p0;
wire  signed [31:0] grp_fu_1107_p0;
wire  signed [31:0] grp_fu_1110_p0;
wire  signed [31:0] grp_fu_1113_p0;
wire  signed [31:0] grp_fu_1116_p0;
wire  signed [31:0] grp_fu_1119_p0;
wire  signed [31:0] grp_fu_1122_p0;
wire  signed [31:0] grp_fu_1125_p0;
wire  signed [31:0] grp_fu_1128_p0;
wire  signed [31:0] grp_fu_1131_p0;
wire  signed [31:0] grp_fu_1134_p0;
wire  signed [31:0] grp_fu_1137_p0;
wire  signed [31:0] grp_fu_1140_p0;
wire   [0:0] icmp_ln84_fu_1157_p2;
wire   [0:0] icmp_ln84_1_fu_1167_p2;
wire   [0:0] icmp_ln84_2_fu_1177_p2;
wire   [1:0] zext_ln84_fu_1163_p1;
wire   [1:0] zext_ln84_1_fu_1173_p1;
wire   [1:0] add_ln84_fu_1187_p2;
wire   [1:0] zext_ln84_2_fu_1183_p1;
wire   [1:0] trunc_ln1_fu_1199_p4;
wire   [1:0] ss_fu_1193_p2;
wire   [3:0] add_ln_fu_1209_p3;
wire   [0:0] icmp_ln84_3_fu_1238_p2;
wire   [0:0] icmp_ln84_4_fu_1248_p2;
wire   [0:0] icmp_ln84_5_fu_1258_p2;
wire   [1:0] zext_ln84_3_fu_1244_p1;
wire   [1:0] zext_ln84_4_fu_1254_p1;
wire   [1:0] add_ln84_2_fu_1268_p2;
wire   [1:0] zext_ln84_5_fu_1264_p1;
wire   [1:0] trunc_ln85_1_fu_1280_p4;
wire   [1:0] ss_1_fu_1274_p2;
wire   [3:0] add_ln85_4_fu_1290_p3;
wire   [0:0] icmp_ln84_6_fu_1319_p2;
wire   [0:0] icmp_ln84_7_fu_1329_p2;
wire   [0:0] icmp_ln84_8_fu_1339_p2;
wire   [1:0] zext_ln84_6_fu_1325_p1;
wire   [1:0] zext_ln84_7_fu_1335_p1;
wire   [1:0] add_ln84_4_fu_1349_p2;
wire   [1:0] zext_ln84_8_fu_1345_p1;
wire   [1:0] trunc_ln85_2_fu_1361_p4;
wire   [1:0] ss_2_fu_1355_p2;
wire   [3:0] add_ln85_8_fu_1371_p3;
wire   [0:0] icmp_ln84_9_fu_1400_p2;
wire   [0:0] icmp_ln84_10_fu_1410_p2;
wire   [0:0] icmp_ln84_11_fu_1420_p2;
wire   [1:0] zext_ln84_9_fu_1406_p1;
wire   [1:0] zext_ln84_10_fu_1416_p1;
wire   [1:0] add_ln84_6_fu_1430_p2;
wire   [1:0] zext_ln84_11_fu_1426_p1;
wire   [1:0] trunc_ln85_3_fu_1442_p4;
wire   [1:0] ss_3_fu_1436_p2;
wire   [3:0] add_ln85_s_fu_1452_p3;
wire   [0:0] icmp_ln84_12_fu_1481_p2;
wire   [0:0] icmp_ln84_13_fu_1491_p2;
wire   [0:0] icmp_ln84_14_fu_1501_p2;
wire   [1:0] zext_ln84_12_fu_1487_p1;
wire   [1:0] zext_ln84_13_fu_1497_p1;
wire   [1:0] add_ln84_8_fu_1511_p2;
wire   [1:0] zext_ln84_14_fu_1507_p1;
wire   [1:0] trunc_ln85_4_fu_1523_p4;
wire   [1:0] ss_4_fu_1517_p2;
wire   [3:0] add_ln85_2_fu_1533_p3;
wire   [0:0] icmp_ln84_15_fu_1562_p2;
wire   [0:0] icmp_ln84_16_fu_1572_p2;
wire   [0:0] icmp_ln84_17_fu_1582_p2;
wire   [1:0] zext_ln84_15_fu_1568_p1;
wire   [1:0] zext_ln84_16_fu_1578_p1;
wire   [1:0] add_ln84_10_fu_1592_p2;
wire   [1:0] zext_ln84_17_fu_1588_p1;
wire   [1:0] trunc_ln85_5_fu_1604_p4;
wire   [1:0] ss_5_fu_1598_p2;
wire   [3:0] add_ln85_6_fu_1614_p3;
wire   [0:0] icmp_ln84_18_fu_1643_p2;
wire   [0:0] icmp_ln84_19_fu_1653_p2;
wire   [0:0] icmp_ln84_20_fu_1663_p2;
wire   [1:0] zext_ln84_18_fu_1649_p1;
wire   [1:0] zext_ln84_19_fu_1659_p1;
wire   [1:0] add_ln84_12_fu_1673_p2;
wire   [1:0] zext_ln84_20_fu_1669_p1;
wire   [1:0] trunc_ln85_6_fu_1685_p4;
wire   [1:0] ss_6_fu_1679_p2;
wire   [3:0] add_ln85_10_fu_1695_p3;
wire   [0:0] icmp_ln84_21_fu_1724_p2;
wire   [0:0] icmp_ln84_22_fu_1734_p2;
wire   [0:0] icmp_ln84_23_fu_1744_p2;
wire   [1:0] zext_ln84_21_fu_1730_p1;
wire   [1:0] zext_ln84_22_fu_1740_p1;
wire   [1:0] add_ln84_14_fu_1754_p2;
wire   [1:0] zext_ln84_23_fu_1750_p1;
wire   [1:0] trunc_ln85_7_fu_1766_p4;
wire   [1:0] ss_7_fu_1760_p2;
wire   [3:0] add_ln85_13_fu_1776_p3;
wire   [0:0] icmp_ln84_24_fu_1805_p2;
wire   [0:0] icmp_ln84_25_fu_1815_p2;
wire   [0:0] icmp_ln84_26_fu_1825_p2;
wire   [1:0] zext_ln84_24_fu_1811_p1;
wire   [1:0] zext_ln84_25_fu_1821_p1;
wire   [1:0] add_ln84_16_fu_1835_p2;
wire   [1:0] zext_ln84_26_fu_1831_p1;
wire   [1:0] trunc_ln85_8_fu_1847_p4;
wire   [1:0] ss_8_fu_1841_p2;
wire   [3:0] add_ln85_16_fu_1857_p3;
wire   [0:0] icmp_ln84_27_fu_1886_p2;
wire   [0:0] icmp_ln84_28_fu_1896_p2;
wire   [0:0] icmp_ln84_29_fu_1906_p2;
wire   [1:0] zext_ln84_27_fu_1892_p1;
wire   [1:0] zext_ln84_28_fu_1902_p1;
wire   [1:0] add_ln84_18_fu_1916_p2;
wire   [1:0] zext_ln84_29_fu_1912_p1;
wire   [1:0] trunc_ln85_9_fu_1928_p4;
wire   [1:0] ss_9_fu_1922_p2;
wire   [3:0] add_ln85_19_fu_1938_p3;
wire   [0:0] icmp_ln84_30_fu_1967_p2;
wire   [0:0] icmp_ln84_31_fu_1977_p2;
wire   [0:0] icmp_ln84_32_fu_1987_p2;
wire   [1:0] zext_ln84_30_fu_1973_p1;
wire   [1:0] zext_ln84_31_fu_1983_p1;
wire   [1:0] add_ln84_20_fu_1997_p2;
wire   [1:0] zext_ln84_32_fu_1993_p1;
wire   [1:0] trunc_ln85_s_fu_2009_p4;
wire   [1:0] ss_10_fu_2003_p2;
wire   [3:0] add_ln85_22_fu_2019_p3;
wire   [0:0] icmp_ln84_33_fu_2048_p2;
wire   [0:0] icmp_ln84_34_fu_2058_p2;
wire   [0:0] icmp_ln84_35_fu_2068_p2;
wire   [1:0] zext_ln84_33_fu_2054_p1;
wire   [1:0] zext_ln84_34_fu_2064_p1;
wire   [1:0] add_ln84_22_fu_2078_p2;
wire   [1:0] zext_ln84_35_fu_2074_p1;
wire   [1:0] trunc_ln85_10_fu_2090_p4;
wire   [1:0] ss_11_fu_2084_p2;
wire   [3:0] add_ln85_25_fu_2100_p3;
wire   [6:0] zext_ln83_fu_2123_p1;
wire  signed [6:0] sub_ln85_fu_2126_p2;
wire  signed [13:0] lshr_ln_fu_2136_p1;
wire   [6:0] zext_ln83_1_fu_2146_p1;
wire  signed [6:0] sub_ln85_1_fu_2149_p2;
wire  signed [13:0] lshr_ln85_1_fu_2159_p1;
wire   [6:0] zext_ln83_2_fu_2169_p1;
wire  signed [6:0] sub_ln85_2_fu_2172_p2;
wire  signed [13:0] lshr_ln85_2_fu_2182_p1;
wire   [6:0] zext_ln83_3_fu_2192_p1;
wire  signed [6:0] sub_ln85_3_fu_2195_p2;
wire  signed [13:0] lshr_ln85_3_fu_2205_p1;
wire   [6:0] zext_ln83_4_fu_2215_p1;
wire  signed [6:0] sub_ln85_4_fu_2218_p2;
wire  signed [13:0] lshr_ln85_4_fu_2228_p1;
wire   [6:0] zext_ln83_5_fu_2238_p1;
wire  signed [6:0] sub_ln85_5_fu_2241_p2;
wire  signed [13:0] lshr_ln85_5_fu_2251_p1;
wire   [6:0] zext_ln83_6_fu_2261_p1;
wire  signed [6:0] sub_ln85_6_fu_2264_p2;
wire  signed [13:0] lshr_ln85_6_fu_2274_p1;
wire   [6:0] zext_ln83_7_fu_2284_p1;
wire  signed [6:0] sub_ln85_7_fu_2287_p2;
wire  signed [13:0] lshr_ln85_7_fu_2297_p1;
wire   [6:0] zext_ln83_8_fu_2307_p1;
wire  signed [6:0] sub_ln85_8_fu_2310_p2;
wire  signed [13:0] lshr_ln85_8_fu_2320_p1;
wire   [6:0] zext_ln83_9_fu_2330_p1;
wire  signed [6:0] sub_ln85_9_fu_2333_p2;
wire  signed [13:0] lshr_ln85_9_fu_2343_p1;
wire   [6:0] zext_ln83_10_fu_2353_p1;
wire  signed [6:0] sub_ln85_10_fu_2356_p2;
wire  signed [13:0] lshr_ln85_s_fu_2366_p1;
wire   [6:0] zext_ln83_11_fu_2376_p1;
wire  signed [6:0] sub_ln85_11_fu_2379_p2;
wire  signed [13:0] lshr_ln85_10_fu_2389_p1;
wire   [13:0] zext_ln85_24_fu_2399_p1;
wire   [13:0] add_ln85_1_fu_2402_p2;
wire  signed [13:0] charge1_fu_2408_p1;
wire   [13:0] grp_fu_6083_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_fu_2408_p2;
wire   [14:0] zext_ln87_fu_2413_p1;
wire   [13:0] charge1_1_fu_2423_p3;
wire   [14:0] zext_ln95_fu_2430_p1;
wire   [13:0] zext_ln85_25_fu_2440_p1;
wire   [13:0] add_ln85_5_fu_2443_p2;
wire  signed [13:0] charge1_2_fu_2449_p1;
wire   [13:0] grp_fu_6091_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_2_fu_2449_p2;
wire   [14:0] zext_ln87_1_fu_2454_p1;
wire   [13:0] charge1_3_fu_2464_p3;
wire   [14:0] zext_ln95_1_fu_2471_p1;
wire   [13:0] zext_ln85_26_fu_2481_p1;
wire   [13:0] add_ln85_9_fu_2484_p2;
wire  signed [13:0] charge1_4_fu_2490_p1;
wire   [13:0] grp_fu_6099_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_4_fu_2490_p2;
wire   [14:0] zext_ln87_2_fu_2495_p1;
wire   [13:0] charge1_5_fu_2505_p3;
wire   [14:0] zext_ln95_2_fu_2512_p1;
wire   [13:0] zext_ln85_27_fu_2522_p1;
wire   [13:0] add_ln85_12_fu_2525_p2;
wire  signed [13:0] charge1_6_fu_2531_p1;
wire   [13:0] grp_fu_6107_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_6_fu_2531_p2;
wire   [14:0] zext_ln87_3_fu_2536_p1;
wire   [13:0] charge1_7_fu_2546_p3;
wire   [14:0] zext_ln95_3_fu_2553_p1;
wire   [13:0] zext_ln85_28_fu_2563_p1;
wire   [13:0] add_ln85_15_fu_2566_p2;
wire  signed [13:0] charge1_8_fu_2572_p1;
wire   [13:0] grp_fu_6115_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_8_fu_2572_p2;
wire   [14:0] zext_ln87_4_fu_2577_p1;
wire   [13:0] charge1_9_fu_2587_p3;
wire   [14:0] zext_ln95_4_fu_2594_p1;
wire   [13:0] zext_ln85_29_fu_2604_p1;
wire   [13:0] add_ln85_18_fu_2607_p2;
wire  signed [13:0] charge1_10_fu_2613_p1;
wire   [13:0] grp_fu_6123_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_10_fu_2613_p2;
wire   [14:0] zext_ln87_5_fu_2618_p1;
wire   [13:0] charge1_11_fu_2628_p3;
wire   [14:0] zext_ln95_5_fu_2635_p1;
wire   [13:0] zext_ln85_30_fu_2645_p1;
wire   [13:0] add_ln85_21_fu_2648_p2;
wire  signed [13:0] charge1_12_fu_2654_p1;
wire   [13:0] grp_fu_6131_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_12_fu_2654_p2;
wire   [14:0] zext_ln87_6_fu_2659_p1;
wire   [13:0] charge1_13_fu_2669_p3;
wire   [14:0] zext_ln95_6_fu_2676_p1;
wire   [13:0] zext_ln85_31_fu_2686_p1;
wire   [13:0] add_ln85_24_fu_2689_p2;
wire  signed [13:0] charge1_14_fu_2695_p1;
wire   [13:0] grp_fu_6139_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_14_fu_2695_p2;
wire   [14:0] zext_ln87_7_fu_2700_p1;
wire   [13:0] charge1_15_fu_2710_p3;
wire   [14:0] zext_ln95_7_fu_2717_p1;
wire   [13:0] zext_ln85_32_fu_2727_p1;
wire   [13:0] add_ln85_27_fu_2730_p2;
wire  signed [13:0] charge1_16_fu_2736_p1;
wire   [13:0] grp_fu_6147_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_16_fu_2736_p2;
wire   [14:0] zext_ln87_8_fu_2741_p1;
wire   [13:0] charge1_17_fu_2751_p3;
wire   [14:0] zext_ln95_8_fu_2758_p1;
wire   [13:0] zext_ln85_33_fu_2768_p1;
wire   [13:0] add_ln85_30_fu_2771_p2;
wire  signed [13:0] charge1_18_fu_2777_p1;
wire   [13:0] grp_fu_6155_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_18_fu_2777_p2;
wire   [14:0] zext_ln87_9_fu_2782_p1;
wire   [13:0] charge1_19_fu_2792_p3;
wire   [14:0] zext_ln95_9_fu_2799_p1;
wire   [13:0] zext_ln85_34_fu_2809_p1;
wire   [13:0] add_ln85_33_fu_2812_p2;
wire  signed [13:0] charge1_20_fu_2818_p1;
wire   [13:0] grp_fu_6163_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_20_fu_2818_p2;
wire   [14:0] zext_ln87_10_fu_2823_p1;
wire   [13:0] charge1_21_fu_2833_p3;
wire   [14:0] zext_ln95_10_fu_2840_p1;
wire   [13:0] zext_ln85_35_fu_2850_p1;
wire   [13:0] add_ln85_36_fu_2853_p2;
wire  signed [13:0] charge1_22_fu_2859_p1;
wire   [13:0] grp_fu_6171_p3;
(* use_dsp48 = "no" *) wire   [13:0] charge1_22_fu_2859_p2;
wire   [14:0] zext_ln87_11_fu_2864_p1;
wire   [13:0] charge1_23_fu_2874_p3;
wire   [14:0] zext_ln95_11_fu_2881_p1;
wire   [63:0] bitcast_ln87_fu_2987_p1;
wire   [10:0] tmp_s_fu_2990_p4;
wire   [51:0] trunc_ln87_fu_3000_p1;
wire   [63:0] bitcast_ln724_fu_3016_p1;
wire   [10:0] tmp4_fu_3031_p4;
wire   [51:0] trunc_ln294_1_fu_3045_p1;
wire   [52:0] zext_ln294_1_cast_fu_3053_p3;
wire   [62:0] trunc_ln294_fu_3019_p1;
wire   [11:0] zext_ln294_fu_3041_p1;
wire  signed [11:0] sub_ln294_fu_3071_p2;
wire  signed [11:0] sub_ln294_1_fu_3095_p2;
wire  signed [31:0] sext_ln294_1_fu_3111_p1;
wire   [53:0] zext_ln294_1_fu_3061_p1;
wire   [53:0] zext_ln294_2_fu_3115_p1;
wire   [53:0] lshr_ln294_fu_3119_p2;
wire  signed [31:0] sext_ln294_fu_3101_p1;
wire   [16:0] trunc_ln294_2_fu_3049_p1;
wire   [16:0] sext_ln294cast_fu_3129_p1;
wire   [0:0] icmp_ln294_fu_3065_p2;
wire   [0:0] icmp_ln294_1_fu_3077_p2;
wire   [0:0] xor_ln294_fu_3139_p2;
wire   [0:0] and_ln294_fu_3145_p2;
wire   [0:0] or_ln294_fu_3159_p2;
wire   [0:0] icmp_ln294_3_fu_3089_p2;
wire   [0:0] xor_ln294_1_fu_3165_p2;
wire   [0:0] and_ln294_1_fu_3171_p2;
wire   [0:0] icmp_ln294_2_fu_3083_p2;
wire   [0:0] and_ln294_2_fu_3177_p2;
wire   [16:0] trunc_ln294_3_fu_3125_p1;
wire   [16:0] select_ln294_12_fu_3151_p3;
wire   [0:0] or_ln294_1_fu_3191_p2;
wire   [0:0] icmp_ln294_4_fu_3105_p2;
wire   [0:0] xor_ln294_2_fu_3197_p2;
wire   [0:0] and_ln294_3_fu_3203_p2;
wire   [16:0] shl_ln294_fu_3133_p2;
wire   [16:0] select_ln294_13_fu_3183_p3;
wire   [63:0] bitcast_ln87_1_fu_3217_p1;
wire   [10:0] tmp_2_fu_3220_p4;
wire   [51:0] trunc_ln87_1_fu_3230_p1;
wire   [63:0] bitcast_ln724_1_fu_3246_p1;
wire   [10:0] tmp_5_fu_3261_p4;
wire   [51:0] trunc_ln294_6_fu_3275_p1;
wire   [52:0] zext_ln294_5_cast_fu_3283_p3;
wire   [62:0] trunc_ln294_5_fu_3249_p1;
wire   [11:0] zext_ln294_4_fu_3271_p1;
wire  signed [11:0] sub_ln294_3_fu_3301_p2;
wire  signed [11:0] sub_ln294_4_fu_3325_p2;
wire  signed [31:0] sext_ln294_3_fu_3341_p1;
wire   [53:0] zext_ln294_5_fu_3291_p1;
wire   [53:0] zext_ln294_6_fu_3345_p1;
wire   [53:0] lshr_ln294_1_fu_3349_p2;
wire  signed [31:0] sext_ln294_2_fu_3331_p1;
wire   [16:0] trunc_ln294_7_fu_3279_p1;
wire   [16:0] sext_ln294_2cast_fu_3359_p1;
wire   [0:0] icmp_ln294_5_fu_3295_p2;
wire   [0:0] icmp_ln294_6_fu_3307_p2;
wire   [0:0] xor_ln294_3_fu_3369_p2;
wire   [0:0] and_ln294_4_fu_3375_p2;
wire   [0:0] or_ln294_2_fu_3389_p2;
wire   [0:0] icmp_ln294_8_fu_3319_p2;
wire   [0:0] xor_ln294_4_fu_3395_p2;
wire   [0:0] and_ln294_5_fu_3401_p2;
wire   [0:0] icmp_ln294_7_fu_3313_p2;
wire   [0:0] and_ln294_6_fu_3407_p2;
wire   [16:0] trunc_ln294_8_fu_3355_p1;
wire   [16:0] select_ln294_15_fu_3381_p3;
wire   [0:0] or_ln294_3_fu_3421_p2;
wire   [0:0] icmp_ln294_9_fu_3335_p2;
wire   [0:0] xor_ln294_5_fu_3427_p2;
wire   [0:0] and_ln294_7_fu_3433_p2;
wire   [16:0] shl_ln294_1_fu_3363_p2;
wire   [16:0] select_ln294_16_fu_3413_p3;
wire   [63:0] bitcast_ln87_2_fu_3447_p1;
wire   [10:0] tmp_6_fu_3450_p4;
wire   [51:0] trunc_ln87_2_fu_3460_p1;
wire   [63:0] bitcast_ln724_2_fu_3476_p1;
wire   [10:0] tmp_9_fu_3491_p4;
wire   [51:0] trunc_ln294_11_fu_3505_p1;
wire   [52:0] zext_ln294_9_cast_fu_3513_p3;
wire   [62:0] trunc_ln294_10_fu_3479_p1;
wire   [11:0] zext_ln294_8_fu_3501_p1;
wire  signed [11:0] sub_ln294_6_fu_3531_p2;
wire  signed [11:0] sub_ln294_7_fu_3555_p2;
wire  signed [31:0] sext_ln294_5_fu_3571_p1;
wire   [53:0] zext_ln294_9_fu_3521_p1;
wire   [53:0] zext_ln294_10_fu_3575_p1;
wire   [53:0] lshr_ln294_2_fu_3579_p2;
wire  signed [31:0] sext_ln294_4_fu_3561_p1;
wire   [16:0] trunc_ln294_12_fu_3509_p1;
wire   [16:0] sext_ln294_4cast_fu_3589_p1;
wire   [0:0] icmp_ln294_10_fu_3525_p2;
wire   [0:0] icmp_ln294_11_fu_3537_p2;
wire   [0:0] xor_ln294_6_fu_3599_p2;
wire   [0:0] and_ln294_8_fu_3605_p2;
wire   [0:0] or_ln294_4_fu_3619_p2;
wire   [0:0] icmp_ln294_13_fu_3549_p2;
wire   [0:0] xor_ln294_7_fu_3625_p2;
wire   [0:0] and_ln294_9_fu_3631_p2;
wire   [0:0] icmp_ln294_12_fu_3543_p2;
wire   [0:0] and_ln294_10_fu_3637_p2;
wire   [16:0] trunc_ln294_13_fu_3585_p1;
wire   [16:0] select_ln294_18_fu_3611_p3;
wire   [0:0] or_ln294_5_fu_3651_p2;
wire   [0:0] icmp_ln294_14_fu_3565_p2;
wire   [0:0] xor_ln294_8_fu_3657_p2;
wire   [0:0] and_ln294_11_fu_3663_p2;
wire   [16:0] shl_ln294_2_fu_3593_p2;
wire   [16:0] select_ln294_19_fu_3643_p3;
wire   [63:0] bitcast_ln87_3_fu_3677_p1;
wire   [10:0] tmp_10_fu_3680_p4;
wire   [51:0] trunc_ln87_3_fu_3690_p1;
wire   [63:0] bitcast_ln724_3_fu_3706_p1;
wire   [10:0] tmp_13_fu_3721_p4;
wire   [51:0] trunc_ln294_16_fu_3735_p1;
wire   [52:0] zext_ln294_13_cast_fu_3743_p3;
wire   [62:0] trunc_ln294_15_fu_3709_p1;
wire   [11:0] zext_ln294_12_fu_3731_p1;
wire  signed [11:0] sub_ln294_9_fu_3761_p2;
wire  signed [11:0] sub_ln294_10_fu_3785_p2;
wire  signed [31:0] sext_ln294_7_fu_3801_p1;
wire   [53:0] zext_ln294_13_fu_3751_p1;
wire   [53:0] zext_ln294_14_fu_3805_p1;
wire   [53:0] lshr_ln294_3_fu_3809_p2;
wire  signed [31:0] sext_ln294_6_fu_3791_p1;
wire   [16:0] trunc_ln294_17_fu_3739_p1;
wire   [16:0] sext_ln294_6cast_fu_3819_p1;
wire   [0:0] icmp_ln294_15_fu_3755_p2;
wire   [0:0] icmp_ln294_16_fu_3767_p2;
wire   [0:0] xor_ln294_9_fu_3829_p2;
wire   [0:0] and_ln294_12_fu_3835_p2;
wire   [0:0] or_ln294_6_fu_3849_p2;
wire   [0:0] icmp_ln294_18_fu_3779_p2;
wire   [0:0] xor_ln294_10_fu_3855_p2;
wire   [0:0] and_ln294_13_fu_3861_p2;
wire   [0:0] icmp_ln294_17_fu_3773_p2;
wire   [0:0] and_ln294_14_fu_3867_p2;
wire   [16:0] trunc_ln294_18_fu_3815_p1;
wire   [16:0] select_ln294_21_fu_3841_p3;
wire   [0:0] or_ln294_7_fu_3881_p2;
wire   [0:0] icmp_ln294_19_fu_3795_p2;
wire   [0:0] xor_ln294_11_fu_3887_p2;
wire   [0:0] and_ln294_15_fu_3893_p2;
wire   [16:0] shl_ln294_3_fu_3823_p2;
wire   [16:0] select_ln294_22_fu_3873_p3;
wire   [63:0] bitcast_ln87_4_fu_3907_p1;
wire   [10:0] tmp_14_fu_3910_p4;
wire   [51:0] trunc_ln87_4_fu_3920_p1;
wire   [63:0] bitcast_ln724_4_fu_3936_p1;
wire   [10:0] tmp_17_fu_3951_p4;
wire   [51:0] trunc_ln294_21_fu_3965_p1;
wire   [52:0] zext_ln294_17_cast_fu_3973_p3;
wire   [62:0] trunc_ln294_20_fu_3939_p1;
wire   [11:0] zext_ln294_16_fu_3961_p1;
wire  signed [11:0] sub_ln294_12_fu_3991_p2;
wire  signed [11:0] sub_ln294_13_fu_4015_p2;
wire  signed [31:0] sext_ln294_9_fu_4031_p1;
wire   [53:0] zext_ln294_17_fu_3981_p1;
wire   [53:0] zext_ln294_18_fu_4035_p1;
wire   [53:0] lshr_ln294_4_fu_4039_p2;
wire  signed [31:0] sext_ln294_8_fu_4021_p1;
wire   [16:0] trunc_ln294_22_fu_3969_p1;
wire   [16:0] sext_ln294_8cast_fu_4049_p1;
wire   [0:0] icmp_ln294_20_fu_3985_p2;
wire   [0:0] icmp_ln294_21_fu_3997_p2;
wire   [0:0] xor_ln294_12_fu_4059_p2;
wire   [0:0] and_ln294_16_fu_4065_p2;
wire   [0:0] or_ln294_8_fu_4079_p2;
wire   [0:0] icmp_ln294_23_fu_4009_p2;
wire   [0:0] xor_ln294_13_fu_4085_p2;
wire   [0:0] and_ln294_17_fu_4091_p2;
wire   [0:0] icmp_ln294_22_fu_4003_p2;
wire   [0:0] and_ln294_18_fu_4097_p2;
wire   [16:0] trunc_ln294_23_fu_4045_p1;
wire   [16:0] select_ln294_24_fu_4071_p3;
wire   [0:0] or_ln294_9_fu_4111_p2;
wire   [0:0] icmp_ln294_24_fu_4025_p2;
wire   [0:0] xor_ln294_14_fu_4117_p2;
wire   [0:0] and_ln294_19_fu_4123_p2;
wire   [16:0] shl_ln294_4_fu_4053_p2;
wire   [16:0] select_ln294_25_fu_4103_p3;
wire   [63:0] bitcast_ln87_5_fu_4137_p1;
wire   [10:0] tmp_18_fu_4140_p4;
wire   [51:0] trunc_ln87_5_fu_4150_p1;
wire   [63:0] bitcast_ln724_5_fu_4166_p1;
wire   [10:0] tmp_21_fu_4181_p4;
wire   [51:0] trunc_ln294_26_fu_4195_p1;
wire   [52:0] zext_ln294_21_cast_fu_4203_p3;
wire   [62:0] trunc_ln294_25_fu_4169_p1;
wire   [11:0] zext_ln294_20_fu_4191_p1;
wire  signed [11:0] sub_ln294_15_fu_4221_p2;
wire  signed [11:0] sub_ln294_16_fu_4245_p2;
wire  signed [31:0] sext_ln294_11_fu_4261_p1;
wire   [53:0] zext_ln294_21_fu_4211_p1;
wire   [53:0] zext_ln294_22_fu_4265_p1;
wire   [53:0] lshr_ln294_5_fu_4269_p2;
wire  signed [31:0] sext_ln294_10_fu_4251_p1;
wire   [16:0] trunc_ln294_27_fu_4199_p1;
wire   [16:0] sext_ln294_10cast_fu_4279_p1;
wire   [0:0] icmp_ln294_25_fu_4215_p2;
wire   [0:0] icmp_ln294_26_fu_4227_p2;
wire   [0:0] xor_ln294_15_fu_4289_p2;
wire   [0:0] and_ln294_20_fu_4295_p2;
wire   [0:0] or_ln294_10_fu_4309_p2;
wire   [0:0] icmp_ln294_28_fu_4239_p2;
wire   [0:0] xor_ln294_16_fu_4315_p2;
wire   [0:0] and_ln294_21_fu_4321_p2;
wire   [0:0] icmp_ln294_27_fu_4233_p2;
wire   [0:0] and_ln294_22_fu_4327_p2;
wire   [16:0] trunc_ln294_28_fu_4275_p1;
wire   [16:0] select_ln294_27_fu_4301_p3;
wire   [0:0] or_ln294_11_fu_4341_p2;
wire   [0:0] icmp_ln294_29_fu_4255_p2;
wire   [0:0] xor_ln294_17_fu_4347_p2;
wire   [0:0] and_ln294_23_fu_4353_p2;
wire   [16:0] shl_ln294_5_fu_4283_p2;
wire   [16:0] select_ln294_28_fu_4333_p3;
wire   [63:0] bitcast_ln87_6_fu_4367_p1;
wire   [10:0] tmp_22_fu_4370_p4;
wire   [51:0] trunc_ln87_6_fu_4380_p1;
wire   [63:0] bitcast_ln724_6_fu_4396_p1;
wire   [10:0] tmp_25_fu_4411_p4;
wire   [51:0] trunc_ln294_31_fu_4425_p1;
wire   [52:0] zext_ln294_25_cast_fu_4433_p3;
wire   [62:0] trunc_ln294_30_fu_4399_p1;
wire   [11:0] zext_ln294_24_fu_4421_p1;
wire  signed [11:0] sub_ln294_18_fu_4451_p2;
wire  signed [11:0] sub_ln294_19_fu_4475_p2;
wire  signed [31:0] sext_ln294_13_fu_4491_p1;
wire   [53:0] zext_ln294_25_fu_4441_p1;
wire   [53:0] zext_ln294_26_fu_4495_p1;
wire   [53:0] lshr_ln294_6_fu_4499_p2;
wire  signed [31:0] sext_ln294_12_fu_4481_p1;
wire   [16:0] trunc_ln294_32_fu_4429_p1;
wire   [16:0] sext_ln294_12cast_fu_4509_p1;
wire   [0:0] icmp_ln294_30_fu_4445_p2;
wire   [0:0] icmp_ln294_31_fu_4457_p2;
wire   [0:0] xor_ln294_18_fu_4519_p2;
wire   [0:0] and_ln294_24_fu_4525_p2;
wire   [0:0] or_ln294_12_fu_4539_p2;
wire   [0:0] icmp_ln294_33_fu_4469_p2;
wire   [0:0] xor_ln294_19_fu_4545_p2;
wire   [0:0] and_ln294_25_fu_4551_p2;
wire   [0:0] icmp_ln294_32_fu_4463_p2;
wire   [0:0] and_ln294_26_fu_4557_p2;
wire   [16:0] trunc_ln294_33_fu_4505_p1;
wire   [16:0] select_ln294_30_fu_4531_p3;
wire   [0:0] or_ln294_13_fu_4571_p2;
wire   [0:0] icmp_ln294_34_fu_4485_p2;
wire   [0:0] xor_ln294_20_fu_4577_p2;
wire   [0:0] and_ln294_27_fu_4583_p2;
wire   [16:0] shl_ln294_6_fu_4513_p2;
wire   [16:0] select_ln294_31_fu_4563_p3;
wire   [63:0] bitcast_ln87_7_fu_4597_p1;
wire   [10:0] tmp_26_fu_4600_p4;
wire   [51:0] trunc_ln87_7_fu_4610_p1;
wire   [63:0] bitcast_ln724_7_fu_4626_p1;
wire   [10:0] tmp_29_fu_4641_p4;
wire   [51:0] trunc_ln294_36_fu_4655_p1;
wire   [52:0] zext_ln294_29_cast_fu_4663_p3;
wire   [62:0] trunc_ln294_35_fu_4629_p1;
wire   [11:0] zext_ln294_28_fu_4651_p1;
wire  signed [11:0] sub_ln294_21_fu_4681_p2;
wire  signed [11:0] sub_ln294_22_fu_4705_p2;
wire  signed [31:0] sext_ln294_15_fu_4721_p1;
wire   [53:0] zext_ln294_29_fu_4671_p1;
wire   [53:0] zext_ln294_30_fu_4725_p1;
wire   [53:0] lshr_ln294_7_fu_4729_p2;
wire  signed [31:0] sext_ln294_14_fu_4711_p1;
wire   [16:0] trunc_ln294_37_fu_4659_p1;
wire   [16:0] sext_ln294_14cast_fu_4739_p1;
wire   [0:0] icmp_ln294_35_fu_4675_p2;
wire   [0:0] icmp_ln294_36_fu_4687_p2;
wire   [0:0] xor_ln294_21_fu_4749_p2;
wire   [0:0] and_ln294_28_fu_4755_p2;
wire   [0:0] or_ln294_14_fu_4769_p2;
wire   [0:0] icmp_ln294_38_fu_4699_p2;
wire   [0:0] xor_ln294_22_fu_4775_p2;
wire   [0:0] and_ln294_29_fu_4781_p2;
wire   [0:0] icmp_ln294_37_fu_4693_p2;
wire   [0:0] and_ln294_30_fu_4787_p2;
wire   [16:0] trunc_ln294_38_fu_4735_p1;
wire   [16:0] select_ln294_33_fu_4761_p3;
wire   [0:0] or_ln294_15_fu_4801_p2;
wire   [0:0] icmp_ln294_39_fu_4715_p2;
wire   [0:0] xor_ln294_23_fu_4807_p2;
wire   [0:0] and_ln294_31_fu_4813_p2;
wire   [16:0] shl_ln294_7_fu_4743_p2;
wire   [16:0] select_ln294_34_fu_4793_p3;
wire   [63:0] bitcast_ln87_8_fu_4827_p1;
wire   [10:0] tmp_30_fu_4830_p4;
wire   [51:0] trunc_ln87_8_fu_4840_p1;
wire   [63:0] bitcast_ln724_8_fu_4856_p1;
wire   [10:0] tmp_33_fu_4871_p4;
wire   [51:0] trunc_ln294_41_fu_4885_p1;
wire   [52:0] zext_ln294_33_cast_fu_4893_p3;
wire   [62:0] trunc_ln294_40_fu_4859_p1;
wire   [11:0] zext_ln294_32_fu_4881_p1;
wire  signed [11:0] sub_ln294_24_fu_4911_p2;
wire  signed [11:0] sub_ln294_25_fu_4935_p2;
wire  signed [31:0] sext_ln294_17_fu_4951_p1;
wire   [53:0] zext_ln294_33_fu_4901_p1;
wire   [53:0] zext_ln294_34_fu_4955_p1;
wire   [53:0] lshr_ln294_8_fu_4959_p2;
wire  signed [31:0] sext_ln294_16_fu_4941_p1;
wire   [16:0] trunc_ln294_42_fu_4889_p1;
wire   [16:0] sext_ln294_16cast_fu_4969_p1;
wire   [0:0] icmp_ln294_40_fu_4905_p2;
wire   [0:0] icmp_ln294_41_fu_4917_p2;
wire   [0:0] xor_ln294_24_fu_4979_p2;
wire   [0:0] and_ln294_32_fu_4985_p2;
wire   [0:0] or_ln294_16_fu_4999_p2;
wire   [0:0] icmp_ln294_43_fu_4929_p2;
wire   [0:0] xor_ln294_25_fu_5005_p2;
wire   [0:0] and_ln294_33_fu_5011_p2;
wire   [0:0] icmp_ln294_42_fu_4923_p2;
wire   [0:0] and_ln294_34_fu_5017_p2;
wire   [16:0] trunc_ln294_43_fu_4965_p1;
wire   [16:0] select_ln294_36_fu_4991_p3;
wire   [0:0] or_ln294_17_fu_5031_p2;
wire   [0:0] icmp_ln294_44_fu_4945_p2;
wire   [0:0] xor_ln294_26_fu_5037_p2;
wire   [0:0] and_ln294_35_fu_5043_p2;
wire   [16:0] shl_ln294_8_fu_4973_p2;
wire   [16:0] select_ln294_37_fu_5023_p3;
wire   [63:0] bitcast_ln87_9_fu_5057_p1;
wire   [10:0] tmp_34_fu_5060_p4;
wire   [51:0] trunc_ln87_9_fu_5070_p1;
wire   [63:0] bitcast_ln724_9_fu_5086_p1;
wire   [10:0] tmp_37_fu_5101_p4;
wire   [51:0] trunc_ln294_46_fu_5115_p1;
wire   [52:0] zext_ln294_37_cast_fu_5123_p3;
wire   [62:0] trunc_ln294_45_fu_5089_p1;
wire   [11:0] zext_ln294_36_fu_5111_p1;
wire  signed [11:0] sub_ln294_27_fu_5141_p2;
wire  signed [11:0] sub_ln294_28_fu_5165_p2;
wire  signed [31:0] sext_ln294_19_fu_5181_p1;
wire   [53:0] zext_ln294_37_fu_5131_p1;
wire   [53:0] zext_ln294_38_fu_5185_p1;
wire   [53:0] lshr_ln294_9_fu_5189_p2;
wire  signed [31:0] sext_ln294_18_fu_5171_p1;
wire   [16:0] trunc_ln294_47_fu_5119_p1;
wire   [16:0] sext_ln294_18cast_fu_5199_p1;
wire   [0:0] icmp_ln294_45_fu_5135_p2;
wire   [0:0] icmp_ln294_46_fu_5147_p2;
wire   [0:0] xor_ln294_27_fu_5209_p2;
wire   [0:0] and_ln294_36_fu_5215_p2;
wire   [0:0] or_ln294_18_fu_5229_p2;
wire   [0:0] icmp_ln294_48_fu_5159_p2;
wire   [0:0] xor_ln294_28_fu_5235_p2;
wire   [0:0] and_ln294_37_fu_5241_p2;
wire   [0:0] icmp_ln294_47_fu_5153_p2;
wire   [0:0] and_ln294_38_fu_5247_p2;
wire   [16:0] trunc_ln294_48_fu_5195_p1;
wire   [16:0] select_ln294_39_fu_5221_p3;
wire   [0:0] or_ln294_19_fu_5261_p2;
wire   [0:0] icmp_ln294_49_fu_5175_p2;
wire   [0:0] xor_ln294_29_fu_5267_p2;
wire   [0:0] and_ln294_39_fu_5273_p2;
wire   [16:0] shl_ln294_9_fu_5203_p2;
wire   [16:0] select_ln294_40_fu_5253_p3;
wire   [63:0] bitcast_ln87_10_fu_5287_p1;
wire   [10:0] tmp_38_fu_5290_p4;
wire   [51:0] trunc_ln87_10_fu_5300_p1;
wire   [63:0] bitcast_ln724_10_fu_5316_p1;
wire   [10:0] tmp_41_fu_5331_p4;
wire   [51:0] trunc_ln294_51_fu_5345_p1;
wire   [52:0] zext_ln294_41_cast_fu_5353_p3;
wire   [62:0] trunc_ln294_50_fu_5319_p1;
wire   [11:0] zext_ln294_40_fu_5341_p1;
wire  signed [11:0] sub_ln294_30_fu_5371_p2;
wire  signed [11:0] sub_ln294_31_fu_5395_p2;
wire  signed [31:0] sext_ln294_21_fu_5411_p1;
wire   [53:0] zext_ln294_41_fu_5361_p1;
wire   [53:0] zext_ln294_42_fu_5415_p1;
wire   [53:0] lshr_ln294_10_fu_5419_p2;
wire  signed [31:0] sext_ln294_20_fu_5401_p1;
wire   [16:0] trunc_ln294_52_fu_5349_p1;
wire   [16:0] sext_ln294_20cast_fu_5429_p1;
wire   [0:0] icmp_ln294_50_fu_5365_p2;
wire   [0:0] icmp_ln294_51_fu_5377_p2;
wire   [0:0] xor_ln294_30_fu_5439_p2;
wire   [0:0] and_ln294_40_fu_5445_p2;
wire   [0:0] or_ln294_20_fu_5459_p2;
wire   [0:0] icmp_ln294_53_fu_5389_p2;
wire   [0:0] xor_ln294_31_fu_5465_p2;
wire   [0:0] and_ln294_41_fu_5471_p2;
wire   [0:0] icmp_ln294_52_fu_5383_p2;
wire   [0:0] and_ln294_42_fu_5477_p2;
wire   [16:0] trunc_ln294_53_fu_5425_p1;
wire   [16:0] select_ln294_42_fu_5451_p3;
wire   [0:0] or_ln294_21_fu_5491_p2;
wire   [0:0] icmp_ln294_54_fu_5405_p2;
wire   [0:0] xor_ln294_32_fu_5497_p2;
wire   [0:0] and_ln294_43_fu_5503_p2;
wire   [16:0] shl_ln294_10_fu_5433_p2;
wire   [16:0] select_ln294_43_fu_5483_p3;
wire   [63:0] bitcast_ln87_11_fu_5517_p1;
wire   [10:0] tmp_42_fu_5520_p4;
wire   [51:0] trunc_ln87_11_fu_5530_p1;
wire   [63:0] bitcast_ln724_11_fu_5546_p1;
wire   [10:0] tmp_45_fu_5561_p4;
wire   [51:0] trunc_ln294_56_fu_5575_p1;
wire   [52:0] zext_ln294_45_cast_fu_5583_p3;
wire   [62:0] trunc_ln294_55_fu_5549_p1;
wire   [11:0] zext_ln294_44_fu_5571_p1;
wire  signed [11:0] sub_ln294_33_fu_5601_p2;
wire  signed [11:0] sub_ln294_34_fu_5625_p2;
wire  signed [31:0] sext_ln294_23_fu_5641_p1;
wire   [53:0] zext_ln294_45_fu_5591_p1;
wire   [53:0] zext_ln294_46_fu_5645_p1;
wire   [53:0] lshr_ln294_11_fu_5649_p2;
wire  signed [31:0] sext_ln294_22_fu_5631_p1;
wire   [16:0] trunc_ln294_57_fu_5579_p1;
wire   [16:0] sext_ln294_22cast_fu_5659_p1;
wire   [0:0] icmp_ln294_55_fu_5595_p2;
wire   [0:0] icmp_ln294_56_fu_5607_p2;
wire   [0:0] xor_ln294_33_fu_5669_p2;
wire   [0:0] and_ln294_44_fu_5675_p2;
wire   [0:0] or_ln294_22_fu_5689_p2;
wire   [0:0] icmp_ln294_58_fu_5619_p2;
wire   [0:0] xor_ln294_34_fu_5695_p2;
wire   [0:0] and_ln294_45_fu_5701_p2;
wire   [0:0] icmp_ln294_57_fu_5613_p2;
wire   [0:0] and_ln294_46_fu_5707_p2;
wire   [16:0] trunc_ln294_58_fu_5655_p1;
wire   [16:0] select_ln294_45_fu_5681_p3;
wire   [0:0] or_ln294_23_fu_5721_p2;
wire   [0:0] icmp_ln294_59_fu_5635_p2;
wire   [0:0] xor_ln294_35_fu_5727_p2;
wire   [0:0] and_ln294_47_fu_5733_p2;
wire   [16:0] shl_ln294_11_fu_5663_p2;
wire   [16:0] select_ln294_46_fu_5713_p3;
wire   [0:0] or_ln87_fu_5747_p2;
wire   [0:0] grp_fu_1011_p2;
wire   [0:0] helper_fu_5751_p2;
wire   [16:0] sub_ln294_2_fu_5763_p2;
wire   [0:0] or_ln87_1_fu_5775_p2;
wire   [0:0] grp_fu_1016_p2;
wire   [0:0] helper_2_fu_5779_p2;
wire   [16:0] sub_ln294_5_fu_5791_p2;
wire   [0:0] or_ln87_2_fu_5803_p2;
wire   [0:0] grp_fu_1021_p2;
wire   [0:0] helper_4_fu_5807_p2;
wire   [16:0] sub_ln294_8_fu_5819_p2;
wire   [0:0] or_ln87_3_fu_5831_p2;
wire   [0:0] grp_fu_1026_p2;
wire   [0:0] helper_6_fu_5835_p2;
wire   [16:0] sub_ln294_11_fu_5847_p2;
wire   [0:0] or_ln87_4_fu_5859_p2;
wire   [0:0] grp_fu_1031_p2;
wire   [0:0] helper_8_fu_5863_p2;
wire   [16:0] sub_ln294_14_fu_5875_p2;
wire   [0:0] or_ln87_5_fu_5887_p2;
wire   [0:0] grp_fu_1036_p2;
wire   [0:0] helper_10_fu_5891_p2;
wire   [16:0] sub_ln294_17_fu_5903_p2;
wire   [0:0] or_ln87_6_fu_5915_p2;
wire   [0:0] grp_fu_1041_p2;
wire   [0:0] helper_12_fu_5919_p2;
wire   [16:0] sub_ln294_20_fu_5931_p2;
wire   [0:0] or_ln87_7_fu_5943_p2;
wire   [0:0] grp_fu_1046_p2;
wire   [0:0] helper_14_fu_5947_p2;
wire   [16:0] sub_ln294_23_fu_5959_p2;
wire   [0:0] or_ln87_8_fu_5971_p2;
wire   [0:0] grp_fu_1051_p2;
wire   [0:0] helper_16_fu_5975_p2;
wire   [16:0] sub_ln294_26_fu_5987_p2;
wire   [0:0] or_ln87_9_fu_5999_p2;
wire   [0:0] grp_fu_1056_p2;
wire   [0:0] helper_18_fu_6003_p2;
wire   [16:0] sub_ln294_29_fu_6015_p2;
wire   [0:0] or_ln87_10_fu_6027_p2;
wire   [0:0] grp_fu_1061_p2;
wire   [0:0] helper_20_fu_6031_p2;
wire   [16:0] sub_ln294_32_fu_6043_p2;
wire   [0:0] or_ln87_11_fu_6055_p2;
wire   [0:0] grp_fu_1066_p2;
wire   [0:0] helper_22_fu_6059_p2;
wire   [16:0] sub_ln294_35_fu_6071_p2;
wire    ap_block_pp0_stage0_00001;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
end

ts_s30xl_threshold_trigger_hw_nbins_s_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
nbins_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(nbins_s_address0),
    .ce0(nbins_s_ce0),
    .q0(nbins_s_q0),
    .address1(nbins_s_address1),
    .ce1(nbins_s_ce1),
    .q1(nbins_s_q1),
    .address2(nbins_s_address2),
    .ce2(nbins_s_ce2),
    .q2(nbins_s_q2),
    .address3(nbins_s_address3),
    .ce3(nbins_s_ce3),
    .q3(nbins_s_q3),
    .address4(nbins_s_address4),
    .ce4(nbins_s_ce4),
    .q4(nbins_s_q4),
    .address5(nbins_s_address5),
    .ce5(nbins_s_ce5),
    .q5(nbins_s_q5),
    .address6(nbins_s_address6),
    .ce6(nbins_s_ce6),
    .q6(nbins_s_q6),
    .address7(nbins_s_address7),
    .ce7(nbins_s_ce7),
    .q7(nbins_s_q7),
    .address8(nbins_s_address8),
    .ce8(nbins_s_ce8),
    .q8(nbins_s_q8),
    .address9(nbins_s_address9),
    .ce9(nbins_s_ce9),
    .q9(nbins_s_q9),
    .address10(nbins_s_address10),
    .ce10(nbins_s_ce10),
    .q10(nbins_s_q10),
    .address11(nbins_s_address11),
    .ce11(nbins_s_ce11),
    .q11(nbins_s_q11)
);

ts_s30xl_threshold_trigger_hw_sense_s_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sense_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sense_s_address0),
    .ce0(sense_s_ce0),
    .q0(sense_s_q0),
    .address1(sense_s_address1),
    .ce1(sense_s_ce1),
    .q1(sense_s_q1),
    .address2(sense_s_address2),
    .ce2(sense_s_ce2),
    .q2(sense_s_q2),
    .address3(sense_s_address3),
    .ce3(sense_s_ce3),
    .q3(sense_s_q3),
    .address4(sense_s_address4),
    .ce4(sense_s_ce4),
    .q4(sense_s_q4),
    .address5(sense_s_address5),
    .ce5(sense_s_ce5),
    .q5(sense_s_q5),
    .address6(sense_s_address6),
    .ce6(sense_s_ce6),
    .q6(sense_s_q6),
    .address7(sense_s_address7),
    .ce7(sense_s_ce7),
    .q7(sense_s_q7),
    .address8(sense_s_address8),
    .ce8(sense_s_ce8),
    .q8(sense_s_q8),
    .address9(sense_s_address9),
    .ce9(sense_s_ce9),
    .q9(sense_s_q9),
    .address10(sense_s_address10),
    .ce10(sense_s_ce10),
    .q10(sense_s_q10),
    .address11(sense_s_address11),
    .ce11(sense_s_ce11),
    .q11(sense_s_q11)
);

ts_s30xl_threshold_trigger_hw_edges_s_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 17 ),
    .AddressWidth( 5 ))
edges_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(edges_s_address0),
    .ce0(edges_s_ce0),
    .q0(edges_s_q0),
    .address1(edges_s_address1),
    .ce1(edges_s_ce1),
    .q1(edges_s_q1),
    .address2(edges_s_address2),
    .ce2(edges_s_ce2),
    .q2(edges_s_q2),
    .address3(edges_s_address3),
    .ce3(edges_s_ce3),
    .q3(edges_s_q3),
    .address4(edges_s_address4),
    .ce4(edges_s_ce4),
    .q4(edges_s_q4),
    .address5(edges_s_address5),
    .ce5(edges_s_ce5),
    .q5(edges_s_q5),
    .address6(edges_s_address6),
    .ce6(edges_s_ce6),
    .q6(edges_s_q6),
    .address7(edges_s_address7),
    .ce7(edges_s_ce7),
    .q7(edges_s_q7),
    .address8(edges_s_address8),
    .ce8(edges_s_ce8),
    .q8(edges_s_q8),
    .address9(edges_s_address9),
    .ce9(edges_s_ce9),
    .q9(edges_s_q9),
    .address10(edges_s_address10),
    .ce10(edges_s_ce10),
    .q10(edges_s_q10),
    .address11(edges_s_address11),
    .ce11(edges_s_ce11),
    .q11(edges_s_q11)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i1_reg_6933),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_891_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_reg_6938),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_896_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_1_reg_6943),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_901_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_1_reg_6948),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_906_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_2_reg_6953),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_911_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_2_reg_6958),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_916_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_3_reg_6963),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_921_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_3_reg_6968),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_926_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_4_reg_6973),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_931_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_4_reg_6978),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_936_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_5_reg_6983),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_5_reg_6988),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_946_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_6_reg_6993),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_951_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_6_reg_6998),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_956_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_7_reg_7003),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_961_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_7_reg_7008),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_966_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_8_reg_7013),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_971_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_8_reg_7018),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_976_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_9_reg_7023),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_981_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_9_reg_7028),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_986_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_s_reg_7033),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_991_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_s_reg_7038),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_996_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i61_10_reg_7043),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1001_p2)
);

ts_s30xl_threshold_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_6_max_dsp_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_i_10_reg_7048),
    .din1(64'd4573855781557475738),
    .ce(1'b1),
    .dout(grp_fu_1006_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i1_reg_7053),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1011_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_1_reg_7064),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1016_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_2_reg_7075),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1021_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_3_reg_7086),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1026_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_4_reg_7097),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1031_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_5_reg_7108),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1036_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_6_reg_7119),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1041_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_7_reg_7130),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1046_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_8_reg_7141),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1051_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_9_reg_7152),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1056_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_s_reg_7163),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1061_p2)
);

ts_s30xl_threshold_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_i62_10_reg_7174),
    .din1(64'd4621819117588971520),
    .ce(1'b1),
    .opcode(5'd3),
    .dout(grp_fu_1066_p2)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1071_p0),
    .ce(1'b1),
    .dout(grp_fu_1071_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1074_p0),
    .ce(1'b1),
    .dout(grp_fu_1074_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1077_p0),
    .ce(1'b1),
    .dout(grp_fu_1077_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1080_p0),
    .ce(1'b1),
    .dout(grp_fu_1080_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1083_p0),
    .ce(1'b1),
    .dout(grp_fu_1083_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1086_p0),
    .ce(1'b1),
    .dout(grp_fu_1086_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1089_p0),
    .ce(1'b1),
    .dout(grp_fu_1089_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1092_p0),
    .ce(1'b1),
    .dout(grp_fu_1092_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1095_p0),
    .ce(1'b1),
    .dout(grp_fu_1095_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1098_p0),
    .ce(1'b1),
    .dout(grp_fu_1098_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1101_p0),
    .ce(1'b1),
    .dout(grp_fu_1101_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1104_p0),
    .ce(1'b1),
    .dout(grp_fu_1104_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1107_p0),
    .ce(1'b1),
    .dout(grp_fu_1107_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1110_p0),
    .ce(1'b1),
    .dout(grp_fu_1110_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1113_p0),
    .ce(1'b1),
    .dout(grp_fu_1113_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1116_p0),
    .ce(1'b1),
    .dout(grp_fu_1116_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p0),
    .ce(1'b1),
    .dout(grp_fu_1119_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1122_p0),
    .ce(1'b1),
    .dout(grp_fu_1122_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1125_p0),
    .ce(1'b1),
    .dout(grp_fu_1125_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1128_p0),
    .ce(1'b1),
    .dout(grp_fu_1128_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1131_p0),
    .ce(1'b1),
    .dout(grp_fu_1131_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1134_p0),
    .ce(1'b1),
    .dout(grp_fu_1134_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1137_p0),
    .ce(1'b1),
    .dout(grp_fu_1137_p1)
);

ts_s30xl_threshold_trigger_hw_sitodp_32s_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32s_64_4_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1140_p0),
    .ce(1'b1),
    .dout(grp_fu_1140_p1)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q11),
    .din1(sub_ln85_fu_2126_p2),
    .din2(edges_load_reg_6463_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6083_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q10),
    .din1(sub_ln85_1_fu_2149_p2),
    .din2(edges_load_1_reg_6483_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6091_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q9),
    .din1(sub_ln85_2_fu_2172_p2),
    .din2(edges_load_2_reg_6503_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6099_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q8),
    .din1(sub_ln85_3_fu_2195_p2),
    .din2(edges_load_3_reg_6523_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6107_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q7),
    .din1(sub_ln85_4_fu_2218_p2),
    .din2(edges_load_4_reg_6543_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6115_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q6),
    .din1(sub_ln85_5_fu_2241_p2),
    .din2(edges_load_5_reg_6563_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6123_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q5),
    .din1(sub_ln85_6_fu_2264_p2),
    .din2(edges_load_6_reg_6583_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6131_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q4),
    .din1(sub_ln85_7_fu_2287_p2),
    .din2(edges_load_7_reg_6603_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6139_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q3),
    .din1(sub_ln85_8_fu_2310_p2),
    .din2(edges_load_8_reg_6623_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6147_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q2),
    .din1(sub_ln85_9_fu_2333_p2),
    .din2(edges_load_9_reg_6643_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6155_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q1),
    .din1(sub_ln85_10_fu_2356_p2),
    .din2(edges_load_10_reg_6663_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6163_p3)
);

ts_s30xl_threshold_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
mac_muladd_14s_7s_14ns_14_4_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sense_s_q0),
    .din1(sub_ln85_11_fu_2379_p2),
    .din2(edges_load_11_reg_6683_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_6171_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln87_10_reg_6793 <= add_ln87_10_fu_2827_p2;
        add_ln87_11_reg_6803 <= add_ln87_11_fu_2868_p2;
        add_ln87_1_reg_6703 <= add_ln87_1_fu_2458_p2;
        add_ln87_2_reg_6713 <= add_ln87_2_fu_2499_p2;
        add_ln87_3_reg_6723 <= add_ln87_3_fu_2540_p2;
        add_ln87_4_reg_6733 <= add_ln87_4_fu_2581_p2;
        add_ln87_5_reg_6743 <= add_ln87_5_fu_2622_p2;
        add_ln87_6_reg_6753 <= add_ln87_6_fu_2663_p2;
        add_ln87_7_reg_6763 <= add_ln87_7_fu_2704_p2;
        add_ln87_8_reg_6773 <= add_ln87_8_fu_2745_p2;
        add_ln87_9_reg_6783 <= add_ln87_9_fu_2786_p2;
        add_ln87_reg_6693 <= add_ln87_fu_2417_p2;
        add_ln95_10_reg_6798 <= add_ln95_10_fu_2844_p2;
        add_ln95_11_reg_6808 <= add_ln95_11_fu_2885_p2;
        add_ln95_1_reg_6708 <= add_ln95_1_fu_2475_p2;
        add_ln95_2_reg_6718 <= add_ln95_2_fu_2516_p2;
        add_ln95_3_reg_6728 <= add_ln95_3_fu_2557_p2;
        add_ln95_4_reg_6738 <= add_ln95_4_fu_2598_p2;
        add_ln95_5_reg_6748 <= add_ln95_5_fu_2639_p2;
        add_ln95_6_reg_6758 <= add_ln95_6_fu_2680_p2;
        add_ln95_7_reg_6768 <= add_ln95_7_fu_2721_p2;
        add_ln95_8_reg_6778 <= add_ln95_8_fu_2762_p2;
        add_ln95_9_reg_6788 <= add_ln95_9_fu_2803_p2;
        add_ln95_reg_6698 <= add_ln95_fu_2434_p2;
        conv_i1_reg_6933 <= grp_fu_1071_p1;
        conv_i61_10_reg_7043 <= grp_fu_1137_p1;
        conv_i61_1_reg_6943 <= grp_fu_1077_p1;
        conv_i61_2_reg_6953 <= grp_fu_1083_p1;
        conv_i61_3_reg_6963 <= grp_fu_1089_p1;
        conv_i61_4_reg_6973 <= grp_fu_1095_p1;
        conv_i61_5_reg_6983 <= grp_fu_1101_p1;
        conv_i61_6_reg_6993 <= grp_fu_1107_p1;
        conv_i61_7_reg_7003 <= grp_fu_1113_p1;
        conv_i61_8_reg_7013 <= grp_fu_1119_p1;
        conv_i61_9_reg_7023 <= grp_fu_1125_p1;
        conv_i61_s_reg_7033 <= grp_fu_1131_p1;
        conv_i_10_reg_7048 <= grp_fu_1140_p1;
        conv_i_1_reg_6948 <= grp_fu_1080_p1;
        conv_i_2_reg_6958 <= grp_fu_1086_p1;
        conv_i_3_reg_6968 <= grp_fu_1092_p1;
        conv_i_4_reg_6978 <= grp_fu_1098_p1;
        conv_i_5_reg_6988 <= grp_fu_1104_p1;
        conv_i_6_reg_6998 <= grp_fu_1110_p1;
        conv_i_7_reg_7008 <= grp_fu_1116_p1;
        conv_i_8_reg_7018 <= grp_fu_1122_p1;
        conv_i_9_reg_7028 <= grp_fu_1128_p1;
        conv_i_reg_6938 <= grp_fu_1074_p1;
        conv_i_s_reg_7038 <= grp_fu_1134_p1;
        edges_load_10_reg_6663_pp0_iter2_reg <= edges_load_10_reg_6663;
        edges_load_11_reg_6683_pp0_iter2_reg <= edges_load_11_reg_6683;
        edges_load_1_reg_6483_pp0_iter2_reg <= edges_load_1_reg_6483;
        edges_load_2_reg_6503_pp0_iter2_reg <= edges_load_2_reg_6503;
        edges_load_3_reg_6523_pp0_iter2_reg <= edges_load_3_reg_6523;
        edges_load_4_reg_6543_pp0_iter2_reg <= edges_load_4_reg_6543;
        edges_load_5_reg_6563_pp0_iter2_reg <= edges_load_5_reg_6563;
        edges_load_6_reg_6583_pp0_iter2_reg <= edges_load_6_reg_6583;
        edges_load_7_reg_6603_pp0_iter2_reg <= edges_load_7_reg_6603;
        edges_load_8_reg_6623_pp0_iter2_reg <= edges_load_8_reg_6623;
        edges_load_9_reg_6643_pp0_iter2_reg <= edges_load_9_reg_6643;
        edges_load_reg_6463_pp0_iter2_reg <= edges_load_reg_6463;
        icmp_ln87_10_reg_7290 <= icmp_ln87_10_fu_4154_p2;
        icmp_ln87_11_reg_7295 <= icmp_ln87_11_fu_4160_p2;
        icmp_ln87_12_reg_7311 <= icmp_ln87_12_fu_4384_p2;
        icmp_ln87_13_reg_7316 <= icmp_ln87_13_fu_4390_p2;
        icmp_ln87_14_reg_7332 <= icmp_ln87_14_fu_4614_p2;
        icmp_ln87_15_reg_7337 <= icmp_ln87_15_fu_4620_p2;
        icmp_ln87_16_reg_7353 <= icmp_ln87_16_fu_4844_p2;
        icmp_ln87_17_reg_7358 <= icmp_ln87_17_fu_4850_p2;
        icmp_ln87_18_reg_7374 <= icmp_ln87_18_fu_5074_p2;
        icmp_ln87_19_reg_7379 <= icmp_ln87_19_fu_5080_p2;
        icmp_ln87_1_reg_7190 <= icmp_ln87_1_fu_3010_p2;
        icmp_ln87_20_reg_7395 <= icmp_ln87_20_fu_5304_p2;
        icmp_ln87_21_reg_7400 <= icmp_ln87_21_fu_5310_p2;
        icmp_ln87_22_reg_7416 <= icmp_ln87_22_fu_5534_p2;
        icmp_ln87_23_reg_7421 <= icmp_ln87_23_fu_5540_p2;
        icmp_ln87_2_reg_7206 <= icmp_ln87_2_fu_3234_p2;
        icmp_ln87_3_reg_7211 <= icmp_ln87_3_fu_3240_p2;
        icmp_ln87_4_reg_7227 <= icmp_ln87_4_fu_3464_p2;
        icmp_ln87_5_reg_7232 <= icmp_ln87_5_fu_3470_p2;
        icmp_ln87_6_reg_7248 <= icmp_ln87_6_fu_3694_p2;
        icmp_ln87_7_reg_7253 <= icmp_ln87_7_fu_3700_p2;
        icmp_ln87_8_reg_7269 <= icmp_ln87_8_fu_3924_p2;
        icmp_ln87_9_reg_7274 <= icmp_ln87_9_fu_3930_p2;
        icmp_ln87_reg_7185 <= icmp_ln87_fu_3004_p2;
        lshr_ln85_10_reg_6688_pp0_iter2_reg <= lshr_ln85_10_reg_6688;
        lshr_ln85_10_reg_6688_pp0_iter3_reg <= lshr_ln85_10_reg_6688_pp0_iter2_reg;
        lshr_ln85_1_reg_6488_pp0_iter2_reg <= lshr_ln85_1_reg_6488;
        lshr_ln85_1_reg_6488_pp0_iter3_reg <= lshr_ln85_1_reg_6488_pp0_iter2_reg;
        lshr_ln85_2_reg_6508_pp0_iter2_reg <= lshr_ln85_2_reg_6508;
        lshr_ln85_2_reg_6508_pp0_iter3_reg <= lshr_ln85_2_reg_6508_pp0_iter2_reg;
        lshr_ln85_3_reg_6528_pp0_iter2_reg <= lshr_ln85_3_reg_6528;
        lshr_ln85_3_reg_6528_pp0_iter3_reg <= lshr_ln85_3_reg_6528_pp0_iter2_reg;
        lshr_ln85_4_reg_6548_pp0_iter2_reg <= lshr_ln85_4_reg_6548;
        lshr_ln85_4_reg_6548_pp0_iter3_reg <= lshr_ln85_4_reg_6548_pp0_iter2_reg;
        lshr_ln85_5_reg_6568_pp0_iter2_reg <= lshr_ln85_5_reg_6568;
        lshr_ln85_5_reg_6568_pp0_iter3_reg <= lshr_ln85_5_reg_6568_pp0_iter2_reg;
        lshr_ln85_6_reg_6588_pp0_iter2_reg <= lshr_ln85_6_reg_6588;
        lshr_ln85_6_reg_6588_pp0_iter3_reg <= lshr_ln85_6_reg_6588_pp0_iter2_reg;
        lshr_ln85_7_reg_6608_pp0_iter2_reg <= lshr_ln85_7_reg_6608;
        lshr_ln85_7_reg_6608_pp0_iter3_reg <= lshr_ln85_7_reg_6608_pp0_iter2_reg;
        lshr_ln85_8_reg_6628_pp0_iter2_reg <= lshr_ln85_8_reg_6628;
        lshr_ln85_8_reg_6628_pp0_iter3_reg <= lshr_ln85_8_reg_6628_pp0_iter2_reg;
        lshr_ln85_9_reg_6648_pp0_iter2_reg <= lshr_ln85_9_reg_6648;
        lshr_ln85_9_reg_6648_pp0_iter3_reg <= lshr_ln85_9_reg_6648_pp0_iter2_reg;
        lshr_ln85_s_reg_6668_pp0_iter2_reg <= lshr_ln85_s_reg_6668;
        lshr_ln85_s_reg_6668_pp0_iter3_reg <= lshr_ln85_s_reg_6668_pp0_iter2_reg;
        lshr_ln_reg_6468_pp0_iter2_reg <= lshr_ln_reg_6468;
        lshr_ln_reg_6468_pp0_iter3_reg <= lshr_ln_reg_6468_pp0_iter2_reg;
        mul_i1_reg_7053 <= grp_fu_891_p2;
        mul_i62_10_reg_7174 <= grp_fu_1001_p2;
        mul_i62_1_reg_7064 <= grp_fu_901_p2;
        mul_i62_2_reg_7075 <= grp_fu_911_p2;
        mul_i62_3_reg_7086 <= grp_fu_921_p2;
        mul_i62_4_reg_7097 <= grp_fu_931_p2;
        mul_i62_5_reg_7108 <= grp_fu_941_p2;
        mul_i62_6_reg_7119 <= grp_fu_951_p2;
        mul_i62_7_reg_7130 <= grp_fu_961_p2;
        mul_i62_8_reg_7141 <= grp_fu_971_p2;
        mul_i62_9_reg_7152 <= grp_fu_981_p2;
        mul_i62_s_reg_7163 <= grp_fu_991_p2;
        ready_reg_6179_pp0_iter10_reg <= ready_reg_6179_pp0_iter9_reg;
        ready_reg_6179_pp0_iter11_reg <= ready_reg_6179_pp0_iter10_reg;
        ready_reg_6179_pp0_iter12_reg <= ready_reg_6179_pp0_iter11_reg;
        ready_reg_6179_pp0_iter13_reg <= ready_reg_6179_pp0_iter12_reg;
        ready_reg_6179_pp0_iter14_reg <= ready_reg_6179_pp0_iter13_reg;
        ready_reg_6179_pp0_iter15_reg <= ready_reg_6179_pp0_iter14_reg;
        ready_reg_6179_pp0_iter2_reg <= ready_reg_6179_pp0_iter1_reg;
        ready_reg_6179_pp0_iter3_reg <= ready_reg_6179_pp0_iter2_reg;
        ready_reg_6179_pp0_iter4_reg <= ready_reg_6179_pp0_iter3_reg;
        ready_reg_6179_pp0_iter5_reg <= ready_reg_6179_pp0_iter4_reg;
        ready_reg_6179_pp0_iter6_reg <= ready_reg_6179_pp0_iter5_reg;
        ready_reg_6179_pp0_iter7_reg <= ready_reg_6179_pp0_iter6_reg;
        ready_reg_6179_pp0_iter8_reg <= ready_reg_6179_pp0_iter7_reg;
        ready_reg_6179_pp0_iter9_reg <= ready_reg_6179_pp0_iter8_reg;
        select_ln294_14_reg_7200 <= select_ln294_14_fu_3209_p3;
        select_ln294_17_reg_7221 <= select_ln294_17_fu_3439_p3;
        select_ln294_20_reg_7242 <= select_ln294_20_fu_3669_p3;
        select_ln294_23_reg_7263 <= select_ln294_23_fu_3899_p3;
        select_ln294_26_reg_7284 <= select_ln294_26_fu_4129_p3;
        select_ln294_29_reg_7305 <= select_ln294_29_fu_4359_p3;
        select_ln294_32_reg_7326 <= select_ln294_32_fu_4589_p3;
        select_ln294_35_reg_7347 <= select_ln294_35_fu_4819_p3;
        select_ln294_38_reg_7368 <= select_ln294_38_fu_5049_p3;
        select_ln294_41_reg_7389 <= select_ln294_41_fu_5279_p3;
        select_ln294_44_reg_7410 <= select_ln294_44_fu_5509_p3;
        select_ln294_47_reg_7431 <= select_ln294_47_fu_5739_p3;
        tmp_12_reg_7258 <= bitcast_ln724_3_fu_3706_p1[32'd63];
        tmp_16_reg_7279 <= bitcast_ln724_4_fu_3936_p1[32'd63];
        tmp_20_reg_7300 <= bitcast_ln724_5_fu_4166_p1[32'd63];
        tmp_24_reg_7321 <= bitcast_ln724_6_fu_4396_p1[32'd63];
        tmp_28_reg_7342 <= bitcast_ln724_7_fu_4626_p1[32'd63];
        tmp_32_reg_7363 <= bitcast_ln724_8_fu_4856_p1[32'd63];
        tmp_36_reg_7384 <= bitcast_ln724_9_fu_5086_p1[32'd63];
        tmp_40_reg_7405 <= bitcast_ln724_10_fu_5316_p1[32'd63];
        tmp_44_reg_7426 <= bitcast_ln724_11_fu_5546_p1[32'd63];
        tmp_4_reg_7216 <= bitcast_ln724_1_fu_3246_p1[32'd63];
        tmp_8_reg_7237 <= bitcast_ln724_2_fu_3476_p1[32'd63];
        tmp_reg_7195 <= bitcast_ln724_fu_3016_p1[32'd63];
        trunc_ln97_reg_6448_pp0_iter10_reg <= trunc_ln97_reg_6448_pp0_iter9_reg;
        trunc_ln97_reg_6448_pp0_iter11_reg <= trunc_ln97_reg_6448_pp0_iter10_reg;
        trunc_ln97_reg_6448_pp0_iter12_reg <= trunc_ln97_reg_6448_pp0_iter11_reg;
        trunc_ln97_reg_6448_pp0_iter13_reg <= trunc_ln97_reg_6448_pp0_iter12_reg;
        trunc_ln97_reg_6448_pp0_iter14_reg <= trunc_ln97_reg_6448_pp0_iter13_reg;
        trunc_ln97_reg_6448_pp0_iter15_reg <= trunc_ln97_reg_6448_pp0_iter14_reg;
        trunc_ln97_reg_6448_pp0_iter2_reg <= trunc_ln97_reg_6448_pp0_iter1_reg;
        trunc_ln97_reg_6448_pp0_iter3_reg <= trunc_ln97_reg_6448_pp0_iter2_reg;
        trunc_ln97_reg_6448_pp0_iter4_reg <= trunc_ln97_reg_6448_pp0_iter3_reg;
        trunc_ln97_reg_6448_pp0_iter5_reg <= trunc_ln97_reg_6448_pp0_iter4_reg;
        trunc_ln97_reg_6448_pp0_iter6_reg <= trunc_ln97_reg_6448_pp0_iter5_reg;
        trunc_ln97_reg_6448_pp0_iter7_reg <= trunc_ln97_reg_6448_pp0_iter6_reg;
        trunc_ln97_reg_6448_pp0_iter8_reg <= trunc_ln97_reg_6448_pp0_iter7_reg;
        trunc_ln97_reg_6448_pp0_iter9_reg <= trunc_ln97_reg_6448_pp0_iter8_reg;
        val_10_reg_7169 <= grp_fu_996_p2;
        val_11_reg_7180 <= grp_fu_1006_p2;
        val_1_reg_7070 <= grp_fu_906_p2;
        val_2_reg_7081 <= grp_fu_916_p2;
        val_3_reg_7092 <= grp_fu_926_p2;
        val_4_reg_7103 <= grp_fu_936_p2;
        val_5_reg_7114 <= grp_fu_946_p2;
        val_6_reg_7125 <= grp_fu_956_p2;
        val_7_reg_7136 <= grp_fu_966_p2;
        val_8_reg_7147 <= grp_fu_976_p2;
        val_9_reg_7158 <= grp_fu_986_p2;
        val_reg_7059 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        edges_load_10_reg_6663 <= edges_s_q1;
        edges_load_11_reg_6683 <= edges_s_q0;
        edges_load_1_reg_6483 <= edges_s_q10;
        edges_load_2_reg_6503 <= edges_s_q9;
        edges_load_3_reg_6523 <= edges_s_q8;
        edges_load_4_reg_6543 <= edges_s_q7;
        edges_load_5_reg_6563 <= edges_s_q6;
        edges_load_6_reg_6583 <= edges_s_q5;
        edges_load_7_reg_6603 <= edges_s_q4;
        edges_load_8_reg_6623 <= edges_s_q3;
        edges_load_9_reg_6643 <= edges_s_q2;
        edges_load_reg_6463 <= edges_s_q11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln85_10_reg_6688 <= {{lshr_ln85_10_fu_2389_p1[13:1]}};
        lshr_ln85_1_reg_6488 <= {{lshr_ln85_1_fu_2159_p1[13:1]}};
        lshr_ln85_2_reg_6508 <= {{lshr_ln85_2_fu_2182_p1[13:1]}};
        lshr_ln85_3_reg_6528 <= {{lshr_ln85_3_fu_2205_p1[13:1]}};
        lshr_ln85_4_reg_6548 <= {{lshr_ln85_4_fu_2228_p1[13:1]}};
        lshr_ln85_5_reg_6568 <= {{lshr_ln85_5_fu_2251_p1[13:1]}};
        lshr_ln85_6_reg_6588 <= {{lshr_ln85_6_fu_2274_p1[13:1]}};
        lshr_ln85_7_reg_6608 <= {{lshr_ln85_7_fu_2297_p1[13:1]}};
        lshr_ln85_8_reg_6628 <= {{lshr_ln85_8_fu_2320_p1[13:1]}};
        lshr_ln85_9_reg_6648 <= {{lshr_ln85_9_fu_2343_p1[13:1]}};
        lshr_ln85_s_reg_6668 <= {{lshr_ln85_s_fu_2366_p1[13:1]}};
        lshr_ln_reg_6468 <= {{lshr_ln_fu_2136_p1[13:1]}};
        ready_reg_6179 <= ready_fu_1143_p1;
        ready_reg_6179_pp0_iter1_reg <= ready_reg_6179;
        trunc_ln97_reg_6448 <= trunc_ln97_fu_2119_p1;
        trunc_ln97_reg_6448_pp0_iter1_reg <= trunc_ln97_reg_6448;
        v1_10_reg_6408 <= {{FIFO_10[11:6]}};
        v1_11_reg_6428 <= {{FIFO_11[11:6]}};
        v1_1_reg_6228 <= {{FIFO_1[11:6]}};
        v1_2_reg_6248 <= {{FIFO_2[11:6]}};
        v1_3_reg_6268 <= {{FIFO_3[11:6]}};
        v1_4_reg_6288 <= {{FIFO_4[11:6]}};
        v1_5_reg_6308 <= {{FIFO_5[11:6]}};
        v1_6_reg_6328 <= {{FIFO_6[11:6]}};
        v1_7_reg_6348 <= {{FIFO_7[11:6]}};
        v1_8_reg_6368 <= {{FIFO_8[11:6]}};
        v1_9_reg_6388 <= {{FIFO_9[11:6]}};
        v1_reg_6208 <= {{FIFO_0[11:6]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        dataReady_out_ap_vld = 1'b1;
    end else begin
        dataReady_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce0 = 1'b1;
    end else begin
        edges_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce1 = 1'b1;
    end else begin
        edges_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce10 = 1'b1;
    end else begin
        edges_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce11 = 1'b1;
    end else begin
        edges_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce2 = 1'b1;
    end else begin
        edges_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce3 = 1'b1;
    end else begin
        edges_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce4 = 1'b1;
    end else begin
        edges_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce5 = 1'b1;
    end else begin
        edges_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce6 = 1'b1;
    end else begin
        edges_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce7 = 1'b1;
    end else begin
        edges_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce8 = 1'b1;
    end else begin
        edges_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        edges_s_ce9 = 1'b1;
    end else begin
        edges_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce0 = 1'b1;
    end else begin
        nbins_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce1 = 1'b1;
    end else begin
        nbins_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce10 = 1'b1;
    end else begin
        nbins_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce11 = 1'b1;
    end else begin
        nbins_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce2 = 1'b1;
    end else begin
        nbins_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce3 = 1'b1;
    end else begin
        nbins_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce4 = 1'b1;
    end else begin
        nbins_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce5 = 1'b1;
    end else begin
        nbins_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce6 = 1'b1;
    end else begin
        nbins_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce7 = 1'b1;
    end else begin
        nbins_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce8 = 1'b1;
    end else begin
        nbins_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        nbins_s_ce9 = 1'b1;
    end else begin
        nbins_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce0 = 1'b1;
    end else begin
        sense_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce1 = 1'b1;
    end else begin
        sense_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce10 = 1'b1;
    end else begin
        sense_s_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce11 = 1'b1;
    end else begin
        sense_s_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce2 = 1'b1;
    end else begin
        sense_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce3 = 1'b1;
    end else begin
        sense_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce4 = 1'b1;
    end else begin
        sense_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce5 = 1'b1;
    end else begin
        sense_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce6 = 1'b1;
    end else begin
        sense_s_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce7 = 1'b1;
    end else begin
        sense_s_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce8 = 1'b1;
    end else begin
        sense_s_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == 1'b1))) begin
        sense_s_ce9 = 1'b1;
    end else begin
        sense_s_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        timestamp_out_ap_vld = 1'b1;
    end else begin
        timestamp_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln84_10_fu_1592_p2 = (zext_ln84_15_fu_1568_p1 + zext_ln84_16_fu_1578_p1);

assign add_ln84_12_fu_1673_p2 = (zext_ln84_18_fu_1649_p1 + zext_ln84_19_fu_1659_p1);

assign add_ln84_14_fu_1754_p2 = (zext_ln84_21_fu_1730_p1 + zext_ln84_22_fu_1740_p1);

assign add_ln84_16_fu_1835_p2 = (zext_ln84_24_fu_1811_p1 + zext_ln84_25_fu_1821_p1);

assign add_ln84_18_fu_1916_p2 = (zext_ln84_27_fu_1892_p1 + zext_ln84_28_fu_1902_p1);

assign add_ln84_20_fu_1997_p2 = (zext_ln84_30_fu_1973_p1 + zext_ln84_31_fu_1983_p1);

assign add_ln84_22_fu_2078_p2 = (zext_ln84_33_fu_2054_p1 + zext_ln84_34_fu_2064_p1);

assign add_ln84_2_fu_1268_p2 = (zext_ln84_3_fu_1244_p1 + zext_ln84_4_fu_1254_p1);

assign add_ln84_4_fu_1349_p2 = (zext_ln84_6_fu_1325_p1 + zext_ln84_7_fu_1335_p1);

assign add_ln84_6_fu_1430_p2 = (zext_ln84_9_fu_1406_p1 + zext_ln84_10_fu_1416_p1);

assign add_ln84_8_fu_1511_p2 = (zext_ln84_12_fu_1487_p1 + zext_ln84_13_fu_1497_p1);

assign add_ln84_fu_1187_p2 = (zext_ln84_fu_1163_p1 + zext_ln84_1_fu_1173_p1);

assign add_ln85_10_fu_1695_p3 = {{trunc_ln85_6_fu_1685_p4}, {ss_6_fu_1679_p2}};

assign add_ln85_12_fu_2525_p2 = ($signed(zext_ln85_27_fu_2522_p1) + $signed(14'd16383));

assign add_ln85_13_fu_1776_p3 = {{trunc_ln85_7_fu_1766_p4}, {ss_7_fu_1760_p2}};

assign add_ln85_15_fu_2566_p2 = ($signed(zext_ln85_28_fu_2563_p1) + $signed(14'd16383));

assign add_ln85_16_fu_1857_p3 = {{trunc_ln85_8_fu_1847_p4}, {ss_8_fu_1841_p2}};

assign add_ln85_18_fu_2607_p2 = ($signed(zext_ln85_29_fu_2604_p1) + $signed(14'd16383));

assign add_ln85_19_fu_1938_p3 = {{trunc_ln85_9_fu_1928_p4}, {ss_9_fu_1922_p2}};

assign add_ln85_1_fu_2402_p2 = ($signed(zext_ln85_24_fu_2399_p1) + $signed(14'd16383));

assign add_ln85_21_fu_2648_p2 = ($signed(zext_ln85_30_fu_2645_p1) + $signed(14'd16383));

assign add_ln85_22_fu_2019_p3 = {{trunc_ln85_s_fu_2009_p4}, {ss_10_fu_2003_p2}};

assign add_ln85_24_fu_2689_p2 = ($signed(zext_ln85_31_fu_2686_p1) + $signed(14'd16383));

assign add_ln85_25_fu_2100_p3 = {{trunc_ln85_10_fu_2090_p4}, {ss_11_fu_2084_p2}};

assign add_ln85_27_fu_2730_p2 = ($signed(zext_ln85_32_fu_2727_p1) + $signed(14'd16383));

assign add_ln85_2_fu_1533_p3 = {{trunc_ln85_4_fu_1523_p4}, {ss_4_fu_1517_p2}};

assign add_ln85_30_fu_2771_p2 = ($signed(zext_ln85_33_fu_2768_p1) + $signed(14'd16383));

assign add_ln85_33_fu_2812_p2 = ($signed(zext_ln85_34_fu_2809_p1) + $signed(14'd16383));

assign add_ln85_36_fu_2853_p2 = ($signed(zext_ln85_35_fu_2850_p1) + $signed(14'd16383));

assign add_ln85_4_fu_1290_p3 = {{trunc_ln85_1_fu_1280_p4}, {ss_1_fu_1274_p2}};

assign add_ln85_5_fu_2443_p2 = ($signed(zext_ln85_25_fu_2440_p1) + $signed(14'd16383));

assign add_ln85_6_fu_1614_p3 = {{trunc_ln85_5_fu_1604_p4}, {ss_5_fu_1598_p2}};

assign add_ln85_8_fu_1371_p3 = {{trunc_ln85_2_fu_1361_p4}, {ss_2_fu_1355_p2}};

assign add_ln85_9_fu_2484_p2 = ($signed(zext_ln85_26_fu_2481_p1) + $signed(14'd16383));

assign add_ln85_s_fu_1452_p3 = {{trunc_ln85_3_fu_1442_p4}, {ss_3_fu_1436_p2}};

assign add_ln87_10_fu_2827_p2 = ($signed(zext_ln87_10_fu_2823_p1) + $signed(15'd32732));

assign add_ln87_11_fu_2868_p2 = ($signed(zext_ln87_11_fu_2864_p1) + $signed(15'd32732));

assign add_ln87_1_fu_2458_p2 = ($signed(zext_ln87_1_fu_2454_p1) + $signed(15'd32732));

assign add_ln87_2_fu_2499_p2 = ($signed(zext_ln87_2_fu_2495_p1) + $signed(15'd32732));

assign add_ln87_3_fu_2540_p2 = ($signed(zext_ln87_3_fu_2536_p1) + $signed(15'd32732));

assign add_ln87_4_fu_2581_p2 = ($signed(zext_ln87_4_fu_2577_p1) + $signed(15'd32732));

assign add_ln87_5_fu_2622_p2 = ($signed(zext_ln87_5_fu_2618_p1) + $signed(15'd32732));

assign add_ln87_6_fu_2663_p2 = ($signed(zext_ln87_6_fu_2659_p1) + $signed(15'd32732));

assign add_ln87_7_fu_2704_p2 = ($signed(zext_ln87_7_fu_2700_p1) + $signed(15'd32732));

assign add_ln87_8_fu_2745_p2 = ($signed(zext_ln87_8_fu_2741_p1) + $signed(15'd32732));

assign add_ln87_9_fu_2786_p2 = ($signed(zext_ln87_9_fu_2782_p1) + $signed(15'd32732));

assign add_ln87_fu_2417_p2 = ($signed(zext_ln87_fu_2413_p1) + $signed(15'd32732));

assign add_ln95_10_fu_2844_p2 = ($signed(zext_ln95_10_fu_2840_p1) + $signed(15'd32732));

assign add_ln95_11_fu_2885_p2 = ($signed(zext_ln95_11_fu_2881_p1) + $signed(15'd32732));

assign add_ln95_1_fu_2475_p2 = ($signed(zext_ln95_1_fu_2471_p1) + $signed(15'd32732));

assign add_ln95_2_fu_2516_p2 = ($signed(zext_ln95_2_fu_2512_p1) + $signed(15'd32732));

assign add_ln95_3_fu_2557_p2 = ($signed(zext_ln95_3_fu_2553_p1) + $signed(15'd32732));

assign add_ln95_4_fu_2598_p2 = ($signed(zext_ln95_4_fu_2594_p1) + $signed(15'd32732));

assign add_ln95_5_fu_2639_p2 = ($signed(zext_ln95_5_fu_2635_p1) + $signed(15'd32732));

assign add_ln95_6_fu_2680_p2 = ($signed(zext_ln95_6_fu_2676_p1) + $signed(15'd32732));

assign add_ln95_7_fu_2721_p2 = ($signed(zext_ln95_7_fu_2717_p1) + $signed(15'd32732));

assign add_ln95_8_fu_2762_p2 = ($signed(zext_ln95_8_fu_2758_p1) + $signed(15'd32732));

assign add_ln95_9_fu_2803_p2 = ($signed(zext_ln95_9_fu_2799_p1) + $signed(15'd32732));

assign add_ln95_fu_2434_p2 = ($signed(zext_ln95_fu_2430_p1) + $signed(15'd32732));

assign add_ln_fu_1209_p3 = {{trunc_ln1_fu_1199_p4}, {ss_fu_1193_p2}};

assign amplitude_0 = ((tmp_reg_7195[0:0] == 1'b1) ? sub_ln294_2_fu_5763_p2 : select_ln294_14_reg_7200);

assign amplitude_1 = ((tmp_4_reg_7216[0:0] == 1'b1) ? sub_ln294_5_fu_5791_p2 : select_ln294_17_reg_7221);

assign amplitude_10 = ((tmp_40_reg_7405[0:0] == 1'b1) ? sub_ln294_32_fu_6043_p2 : select_ln294_44_reg_7410);

assign amplitude_11 = ((tmp_44_reg_7426[0:0] == 1'b1) ? sub_ln294_35_fu_6071_p2 : select_ln294_47_reg_7431);

assign amplitude_2 = ((tmp_8_reg_7237[0:0] == 1'b1) ? sub_ln294_8_fu_5819_p2 : select_ln294_20_reg_7242);

assign amplitude_3 = ((tmp_12_reg_7258[0:0] == 1'b1) ? sub_ln294_11_fu_5847_p2 : select_ln294_23_reg_7263);

assign amplitude_4 = ((tmp_16_reg_7279[0:0] == 1'b1) ? sub_ln294_14_fu_5875_p2 : select_ln294_26_reg_7284);

assign amplitude_5 = ((tmp_20_reg_7300[0:0] == 1'b1) ? sub_ln294_17_fu_5903_p2 : select_ln294_29_reg_7305);

assign amplitude_6 = ((tmp_24_reg_7321[0:0] == 1'b1) ? sub_ln294_20_fu_5931_p2 : select_ln294_32_reg_7326);

assign amplitude_7 = ((tmp_28_reg_7342[0:0] == 1'b1) ? sub_ln294_23_fu_5959_p2 : select_ln294_35_reg_7347);

assign amplitude_8 = ((tmp_32_reg_7363[0:0] == 1'b1) ? sub_ln294_26_fu_5987_p2 : select_ln294_38_reg_7368);

assign amplitude_9 = ((tmp_36_reg_7384[0:0] == 1'b1) ? sub_ln294_29_fu_6015_p2 : select_ln294_41_reg_7389);

assign and_ln294_10_fu_3637_p2 = (icmp_ln294_12_fu_3543_p2 & and_ln294_9_fu_3631_p2);

assign and_ln294_11_fu_3663_p2 = (xor_ln294_8_fu_3657_p2 & icmp_ln294_14_fu_3565_p2);

assign and_ln294_12_fu_3835_p2 = (xor_ln294_9_fu_3829_p2 & icmp_ln294_16_fu_3767_p2);

assign and_ln294_13_fu_3861_p2 = (xor_ln294_10_fu_3855_p2 & icmp_ln294_18_fu_3779_p2);

assign and_ln294_14_fu_3867_p2 = (icmp_ln294_17_fu_3773_p2 & and_ln294_13_fu_3861_p2);

assign and_ln294_15_fu_3893_p2 = (xor_ln294_11_fu_3887_p2 & icmp_ln294_19_fu_3795_p2);

assign and_ln294_16_fu_4065_p2 = (xor_ln294_12_fu_4059_p2 & icmp_ln294_21_fu_3997_p2);

assign and_ln294_17_fu_4091_p2 = (xor_ln294_13_fu_4085_p2 & icmp_ln294_23_fu_4009_p2);

assign and_ln294_18_fu_4097_p2 = (icmp_ln294_22_fu_4003_p2 & and_ln294_17_fu_4091_p2);

assign and_ln294_19_fu_4123_p2 = (xor_ln294_14_fu_4117_p2 & icmp_ln294_24_fu_4025_p2);

assign and_ln294_1_fu_3171_p2 = (xor_ln294_1_fu_3165_p2 & icmp_ln294_3_fu_3089_p2);

assign and_ln294_20_fu_4295_p2 = (xor_ln294_15_fu_4289_p2 & icmp_ln294_26_fu_4227_p2);

assign and_ln294_21_fu_4321_p2 = (xor_ln294_16_fu_4315_p2 & icmp_ln294_28_fu_4239_p2);

assign and_ln294_22_fu_4327_p2 = (icmp_ln294_27_fu_4233_p2 & and_ln294_21_fu_4321_p2);

assign and_ln294_23_fu_4353_p2 = (xor_ln294_17_fu_4347_p2 & icmp_ln294_29_fu_4255_p2);

assign and_ln294_24_fu_4525_p2 = (xor_ln294_18_fu_4519_p2 & icmp_ln294_31_fu_4457_p2);

assign and_ln294_25_fu_4551_p2 = (xor_ln294_19_fu_4545_p2 & icmp_ln294_33_fu_4469_p2);

assign and_ln294_26_fu_4557_p2 = (icmp_ln294_32_fu_4463_p2 & and_ln294_25_fu_4551_p2);

assign and_ln294_27_fu_4583_p2 = (xor_ln294_20_fu_4577_p2 & icmp_ln294_34_fu_4485_p2);

assign and_ln294_28_fu_4755_p2 = (xor_ln294_21_fu_4749_p2 & icmp_ln294_36_fu_4687_p2);

assign and_ln294_29_fu_4781_p2 = (xor_ln294_22_fu_4775_p2 & icmp_ln294_38_fu_4699_p2);

assign and_ln294_2_fu_3177_p2 = (icmp_ln294_2_fu_3083_p2 & and_ln294_1_fu_3171_p2);

assign and_ln294_30_fu_4787_p2 = (icmp_ln294_37_fu_4693_p2 & and_ln294_29_fu_4781_p2);

assign and_ln294_31_fu_4813_p2 = (xor_ln294_23_fu_4807_p2 & icmp_ln294_39_fu_4715_p2);

assign and_ln294_32_fu_4985_p2 = (xor_ln294_24_fu_4979_p2 & icmp_ln294_41_fu_4917_p2);

assign and_ln294_33_fu_5011_p2 = (xor_ln294_25_fu_5005_p2 & icmp_ln294_43_fu_4929_p2);

assign and_ln294_34_fu_5017_p2 = (icmp_ln294_42_fu_4923_p2 & and_ln294_33_fu_5011_p2);

assign and_ln294_35_fu_5043_p2 = (xor_ln294_26_fu_5037_p2 & icmp_ln294_44_fu_4945_p2);

assign and_ln294_36_fu_5215_p2 = (xor_ln294_27_fu_5209_p2 & icmp_ln294_46_fu_5147_p2);

assign and_ln294_37_fu_5241_p2 = (xor_ln294_28_fu_5235_p2 & icmp_ln294_48_fu_5159_p2);

assign and_ln294_38_fu_5247_p2 = (icmp_ln294_47_fu_5153_p2 & and_ln294_37_fu_5241_p2);

assign and_ln294_39_fu_5273_p2 = (xor_ln294_29_fu_5267_p2 & icmp_ln294_49_fu_5175_p2);

assign and_ln294_3_fu_3203_p2 = (xor_ln294_2_fu_3197_p2 & icmp_ln294_4_fu_3105_p2);

assign and_ln294_40_fu_5445_p2 = (xor_ln294_30_fu_5439_p2 & icmp_ln294_51_fu_5377_p2);

assign and_ln294_41_fu_5471_p2 = (xor_ln294_31_fu_5465_p2 & icmp_ln294_53_fu_5389_p2);

assign and_ln294_42_fu_5477_p2 = (icmp_ln294_52_fu_5383_p2 & and_ln294_41_fu_5471_p2);

assign and_ln294_43_fu_5503_p2 = (xor_ln294_32_fu_5497_p2 & icmp_ln294_54_fu_5405_p2);

assign and_ln294_44_fu_5675_p2 = (xor_ln294_33_fu_5669_p2 & icmp_ln294_56_fu_5607_p2);

assign and_ln294_45_fu_5701_p2 = (xor_ln294_34_fu_5695_p2 & icmp_ln294_58_fu_5619_p2);

assign and_ln294_46_fu_5707_p2 = (icmp_ln294_57_fu_5613_p2 & and_ln294_45_fu_5701_p2);

assign and_ln294_47_fu_5733_p2 = (xor_ln294_35_fu_5727_p2 & icmp_ln294_59_fu_5635_p2);

assign and_ln294_4_fu_3375_p2 = (xor_ln294_3_fu_3369_p2 & icmp_ln294_6_fu_3307_p2);

assign and_ln294_5_fu_3401_p2 = (xor_ln294_4_fu_3395_p2 & icmp_ln294_8_fu_3319_p2);

assign and_ln294_6_fu_3407_p2 = (icmp_ln294_7_fu_3313_p2 & and_ln294_5_fu_3401_p2);

assign and_ln294_7_fu_3433_p2 = (xor_ln294_5_fu_3427_p2 & icmp_ln294_9_fu_3335_p2);

assign and_ln294_8_fu_3605_p2 = (xor_ln294_6_fu_3599_p2 & icmp_ln294_11_fu_3537_p2);

assign and_ln294_9_fu_3631_p2 = (xor_ln294_7_fu_3625_p2 & icmp_ln294_13_fu_3549_p2);

assign and_ln294_fu_3145_p2 = (xor_ln294_fu_3139_p2 & icmp_ln294_1_fu_3077_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln724_10_fu_5316_p1 = val_10_reg_7169;

assign bitcast_ln724_11_fu_5546_p1 = val_11_reg_7180;

assign bitcast_ln724_1_fu_3246_p1 = val_1_reg_7070;

assign bitcast_ln724_2_fu_3476_p1 = val_2_reg_7081;

assign bitcast_ln724_3_fu_3706_p1 = val_3_reg_7092;

assign bitcast_ln724_4_fu_3936_p1 = val_4_reg_7103;

assign bitcast_ln724_5_fu_4166_p1 = val_5_reg_7114;

assign bitcast_ln724_6_fu_4396_p1 = val_6_reg_7125;

assign bitcast_ln724_7_fu_4626_p1 = val_7_reg_7136;

assign bitcast_ln724_8_fu_4856_p1 = val_8_reg_7147;

assign bitcast_ln724_9_fu_5086_p1 = val_9_reg_7158;

assign bitcast_ln724_fu_3016_p1 = val_reg_7059;

assign bitcast_ln87_10_fu_5287_p1 = mul_i62_s_reg_7163;

assign bitcast_ln87_11_fu_5517_p1 = mul_i62_10_reg_7174;

assign bitcast_ln87_1_fu_3217_p1 = mul_i62_1_reg_7064;

assign bitcast_ln87_2_fu_3447_p1 = mul_i62_2_reg_7075;

assign bitcast_ln87_3_fu_3677_p1 = mul_i62_3_reg_7086;

assign bitcast_ln87_4_fu_3907_p1 = mul_i62_4_reg_7097;

assign bitcast_ln87_5_fu_4137_p1 = mul_i62_5_reg_7108;

assign bitcast_ln87_6_fu_4367_p1 = mul_i62_6_reg_7119;

assign bitcast_ln87_7_fu_4597_p1 = mul_i62_7_reg_7130;

assign bitcast_ln87_8_fu_4827_p1 = mul_i62_8_reg_7141;

assign bitcast_ln87_9_fu_5057_p1 = mul_i62_9_reg_7152;

assign bitcast_ln87_fu_2987_p1 = mul_i1_reg_7053;

assign charge1_10_fu_2613_p1 = grp_fu_6123_p3;

assign charge1_10_fu_2613_p2 = ($signed(add_ln85_18_fu_2607_p2) + $signed(charge1_10_fu_2613_p1));

assign charge1_11_fu_2628_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_10_fu_2613_p2 : 14'd36);

assign charge1_12_fu_2654_p1 = grp_fu_6131_p3;

assign charge1_12_fu_2654_p2 = ($signed(add_ln85_21_fu_2648_p2) + $signed(charge1_12_fu_2654_p1));

assign charge1_13_fu_2669_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_12_fu_2654_p2 : 14'd36);

assign charge1_14_fu_2695_p1 = grp_fu_6139_p3;

assign charge1_14_fu_2695_p2 = ($signed(add_ln85_24_fu_2689_p2) + $signed(charge1_14_fu_2695_p1));

assign charge1_15_fu_2710_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_14_fu_2695_p2 : 14'd36);

assign charge1_16_fu_2736_p1 = grp_fu_6147_p3;

assign charge1_16_fu_2736_p2 = ($signed(add_ln85_27_fu_2730_p2) + $signed(charge1_16_fu_2736_p1));

assign charge1_17_fu_2751_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_16_fu_2736_p2 : 14'd36);

assign charge1_18_fu_2777_p1 = grp_fu_6155_p3;

assign charge1_18_fu_2777_p2 = ($signed(add_ln85_30_fu_2771_p2) + $signed(charge1_18_fu_2777_p1));

assign charge1_19_fu_2792_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_18_fu_2777_p2 : 14'd36);

assign charge1_1_fu_2423_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_fu_2408_p2 : 14'd36);

assign charge1_20_fu_2818_p1 = grp_fu_6163_p3;

assign charge1_20_fu_2818_p2 = ($signed(add_ln85_33_fu_2812_p2) + $signed(charge1_20_fu_2818_p1));

assign charge1_21_fu_2833_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_20_fu_2818_p2 : 14'd36);

assign charge1_22_fu_2859_p1 = grp_fu_6171_p3;

assign charge1_22_fu_2859_p2 = ($signed(add_ln85_36_fu_2853_p2) + $signed(charge1_22_fu_2859_p1));

assign charge1_23_fu_2874_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_22_fu_2859_p2 : 14'd36);

assign charge1_2_fu_2449_p1 = grp_fu_6091_p3;

assign charge1_2_fu_2449_p2 = ($signed(add_ln85_5_fu_2443_p2) + $signed(charge1_2_fu_2449_p1));

assign charge1_3_fu_2464_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_2_fu_2449_p2 : 14'd36);

assign charge1_4_fu_2490_p1 = grp_fu_6099_p3;

assign charge1_4_fu_2490_p2 = ($signed(add_ln85_9_fu_2484_p2) + $signed(charge1_4_fu_2490_p1));

assign charge1_5_fu_2505_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_4_fu_2490_p2 : 14'd36);

assign charge1_6_fu_2531_p1 = grp_fu_6107_p3;

assign charge1_6_fu_2531_p2 = ($signed(add_ln85_12_fu_2525_p2) + $signed(charge1_6_fu_2531_p1));

assign charge1_7_fu_2546_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_6_fu_2531_p2 : 14'd36);

assign charge1_8_fu_2572_p1 = grp_fu_6115_p3;

assign charge1_8_fu_2572_p2 = ($signed(add_ln85_15_fu_2566_p2) + $signed(charge1_8_fu_2572_p1));

assign charge1_9_fu_2587_p3 = ((ready_reg_6179_pp0_iter3_reg[0:0] == 1'b1) ? charge1_8_fu_2572_p2 : 14'd36);

assign charge1_fu_2408_p1 = grp_fu_6083_p3;

assign charge1_fu_2408_p2 = ($signed(add_ln85_1_fu_2402_p2) + $signed(charge1_fu_2408_p1));

assign dataReady_out = ready_reg_6179_pp0_iter15_reg;

assign edges_s_address0 = zext_ln85_22_fu_2108_p1;

assign edges_s_address1 = zext_ln85_20_fu_2027_p1;

assign edges_s_address10 = zext_ln85_2_fu_1298_p1;

assign edges_s_address11 = zext_ln85_fu_1217_p1;

assign edges_s_address2 = zext_ln85_18_fu_1946_p1;

assign edges_s_address3 = zext_ln85_16_fu_1865_p1;

assign edges_s_address4 = zext_ln85_14_fu_1784_p1;

assign edges_s_address5 = zext_ln85_12_fu_1703_p1;

assign edges_s_address6 = zext_ln85_10_fu_1622_p1;

assign edges_s_address7 = zext_ln85_8_fu_1541_p1;

assign edges_s_address8 = zext_ln85_6_fu_1460_p1;

assign edges_s_address9 = zext_ln85_4_fu_1379_p1;

assign grp_fu_1071_p0 = $signed(add_ln87_reg_6693);

assign grp_fu_1074_p0 = $signed(add_ln95_reg_6698);

assign grp_fu_1077_p0 = $signed(add_ln87_1_reg_6703);

assign grp_fu_1080_p0 = $signed(add_ln95_1_reg_6708);

assign grp_fu_1083_p0 = $signed(add_ln87_2_reg_6713);

assign grp_fu_1086_p0 = $signed(add_ln95_2_reg_6718);

assign grp_fu_1089_p0 = $signed(add_ln87_3_reg_6723);

assign grp_fu_1092_p0 = $signed(add_ln95_3_reg_6728);

assign grp_fu_1095_p0 = $signed(add_ln87_4_reg_6733);

assign grp_fu_1098_p0 = $signed(add_ln95_4_reg_6738);

assign grp_fu_1101_p0 = $signed(add_ln87_5_reg_6743);

assign grp_fu_1104_p0 = $signed(add_ln95_5_reg_6748);

assign grp_fu_1107_p0 = $signed(add_ln87_6_reg_6753);

assign grp_fu_1110_p0 = $signed(add_ln95_6_reg_6758);

assign grp_fu_1113_p0 = $signed(add_ln87_7_reg_6763);

assign grp_fu_1116_p0 = $signed(add_ln95_7_reg_6768);

assign grp_fu_1119_p0 = $signed(add_ln87_8_reg_6773);

assign grp_fu_1122_p0 = $signed(add_ln95_8_reg_6778);

assign grp_fu_1125_p0 = $signed(add_ln87_9_reg_6783);

assign grp_fu_1128_p0 = $signed(add_ln95_9_reg_6788);

assign grp_fu_1131_p0 = $signed(add_ln87_10_reg_6793);

assign grp_fu_1134_p0 = $signed(add_ln95_10_reg_6798);

assign grp_fu_1137_p0 = $signed(add_ln87_11_reg_6803);

assign grp_fu_1140_p0 = $signed(add_ln95_11_reg_6808);

assign helper_10_fu_5891_p2 = (or_ln87_5_fu_5887_p2 & grp_fu_1036_p2);

assign helper_12_fu_5919_p2 = (or_ln87_6_fu_5915_p2 & grp_fu_1041_p2);

assign helper_14_fu_5947_p2 = (or_ln87_7_fu_5943_p2 & grp_fu_1046_p2);

assign helper_16_fu_5975_p2 = (or_ln87_8_fu_5971_p2 & grp_fu_1051_p2);

assign helper_18_fu_6003_p2 = (or_ln87_9_fu_5999_p2 & grp_fu_1056_p2);

assign helper_20_fu_6031_p2 = (or_ln87_10_fu_6027_p2 & grp_fu_1061_p2);

assign helper_22_fu_6059_p2 = (or_ln87_11_fu_6055_p2 & grp_fu_1066_p2);

assign helper_2_fu_5779_p2 = (or_ln87_1_fu_5775_p2 & grp_fu_1016_p2);

assign helper_4_fu_5807_p2 = (or_ln87_2_fu_5803_p2 & grp_fu_1021_p2);

assign helper_6_fu_5835_p2 = (or_ln87_3_fu_5831_p2 & grp_fu_1026_p2);

assign helper_8_fu_5863_p2 = (or_ln87_4_fu_5859_p2 & grp_fu_1031_p2);

assign helper_fu_5751_p2 = (or_ln87_fu_5747_p2 & grp_fu_1011_p2);

assign icmp_ln294_10_fu_3525_p2 = ((trunc_ln294_10_fu_3479_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_11_fu_3537_p2 = ((tmp_9_fu_3491_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_12_fu_3543_p2 = (($signed(sub_ln294_6_fu_3531_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_13_fu_3549_p2 = (($signed(sub_ln294_6_fu_3531_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_14_fu_3565_p2 = (($signed(sub_ln294_7_fu_3555_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_15_fu_3755_p2 = ((trunc_ln294_15_fu_3709_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_16_fu_3767_p2 = ((tmp_13_fu_3721_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_17_fu_3773_p2 = (($signed(sub_ln294_9_fu_3761_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_18_fu_3779_p2 = (($signed(sub_ln294_9_fu_3761_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_19_fu_3795_p2 = (($signed(sub_ln294_10_fu_3785_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_1_fu_3077_p2 = ((tmp4_fu_3031_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_20_fu_3985_p2 = ((trunc_ln294_20_fu_3939_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_21_fu_3997_p2 = ((tmp_17_fu_3951_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_22_fu_4003_p2 = (($signed(sub_ln294_12_fu_3991_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_23_fu_4009_p2 = (($signed(sub_ln294_12_fu_3991_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_24_fu_4025_p2 = (($signed(sub_ln294_13_fu_4015_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_25_fu_4215_p2 = ((trunc_ln294_25_fu_4169_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_26_fu_4227_p2 = ((tmp_21_fu_4181_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_27_fu_4233_p2 = (($signed(sub_ln294_15_fu_4221_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_28_fu_4239_p2 = (($signed(sub_ln294_15_fu_4221_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_29_fu_4255_p2 = (($signed(sub_ln294_16_fu_4245_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_2_fu_3083_p2 = (($signed(sub_ln294_fu_3071_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_30_fu_4445_p2 = ((trunc_ln294_30_fu_4399_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_31_fu_4457_p2 = ((tmp_25_fu_4411_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_32_fu_4463_p2 = (($signed(sub_ln294_18_fu_4451_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_33_fu_4469_p2 = (($signed(sub_ln294_18_fu_4451_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_34_fu_4485_p2 = (($signed(sub_ln294_19_fu_4475_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_35_fu_4675_p2 = ((trunc_ln294_35_fu_4629_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_36_fu_4687_p2 = ((tmp_29_fu_4641_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_37_fu_4693_p2 = (($signed(sub_ln294_21_fu_4681_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_38_fu_4699_p2 = (($signed(sub_ln294_21_fu_4681_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_39_fu_4715_p2 = (($signed(sub_ln294_22_fu_4705_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_3_fu_3089_p2 = (($signed(sub_ln294_fu_3071_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_40_fu_4905_p2 = ((trunc_ln294_40_fu_4859_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_41_fu_4917_p2 = ((tmp_33_fu_4871_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_42_fu_4923_p2 = (($signed(sub_ln294_24_fu_4911_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_43_fu_4929_p2 = (($signed(sub_ln294_24_fu_4911_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_44_fu_4945_p2 = (($signed(sub_ln294_25_fu_4935_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_45_fu_5135_p2 = ((trunc_ln294_45_fu_5089_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_46_fu_5147_p2 = ((tmp_37_fu_5101_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_47_fu_5153_p2 = (($signed(sub_ln294_27_fu_5141_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_48_fu_5159_p2 = (($signed(sub_ln294_27_fu_5141_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_49_fu_5175_p2 = (($signed(sub_ln294_28_fu_5165_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_4_fu_3105_p2 = (($signed(sub_ln294_1_fu_3095_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_50_fu_5365_p2 = ((trunc_ln294_50_fu_5319_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_51_fu_5377_p2 = ((tmp_41_fu_5331_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_52_fu_5383_p2 = (($signed(sub_ln294_30_fu_5371_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_53_fu_5389_p2 = (($signed(sub_ln294_30_fu_5371_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_54_fu_5405_p2 = (($signed(sub_ln294_31_fu_5395_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_55_fu_5595_p2 = ((trunc_ln294_55_fu_5549_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_56_fu_5607_p2 = ((tmp_45_fu_5561_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_57_fu_5613_p2 = (($signed(sub_ln294_33_fu_5601_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_58_fu_5619_p2 = (($signed(sub_ln294_33_fu_5601_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_59_fu_5635_p2 = (($signed(sub_ln294_34_fu_5625_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_5_fu_3295_p2 = ((trunc_ln294_5_fu_3249_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln294_6_fu_3307_p2 = ((tmp_5_fu_3261_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign icmp_ln294_7_fu_3313_p2 = (($signed(sub_ln294_3_fu_3301_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign icmp_ln294_8_fu_3319_p2 = (($signed(sub_ln294_3_fu_3301_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln294_9_fu_3335_p2 = (($signed(sub_ln294_4_fu_3325_p2) < $signed(12'd17)) ? 1'b1 : 1'b0);

assign icmp_ln294_fu_3065_p2 = ((trunc_ln294_fu_3019_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_10_fu_1410_p2 = ((v1_3_fu_1390_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_11_fu_1420_p2 = ((v1_3_fu_1390_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_12_fu_1481_p2 = ((v1_4_fu_1471_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_13_fu_1491_p2 = ((v1_4_fu_1471_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_14_fu_1501_p2 = ((v1_4_fu_1471_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_15_fu_1562_p2 = ((v1_5_fu_1552_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_16_fu_1572_p2 = ((v1_5_fu_1552_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_17_fu_1582_p2 = ((v1_5_fu_1552_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_18_fu_1643_p2 = ((v1_6_fu_1633_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_19_fu_1653_p2 = ((v1_6_fu_1633_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_1_fu_1167_p2 = ((v1_fu_1147_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_20_fu_1663_p2 = ((v1_6_fu_1633_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_21_fu_1724_p2 = ((v1_7_fu_1714_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_22_fu_1734_p2 = ((v1_7_fu_1714_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_23_fu_1744_p2 = ((v1_7_fu_1714_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_24_fu_1805_p2 = ((v1_8_fu_1795_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_25_fu_1815_p2 = ((v1_8_fu_1795_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_26_fu_1825_p2 = ((v1_8_fu_1795_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_27_fu_1886_p2 = ((v1_9_fu_1876_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_28_fu_1896_p2 = ((v1_9_fu_1876_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_29_fu_1906_p2 = ((v1_9_fu_1876_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_2_fu_1177_p2 = ((v1_fu_1147_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_30_fu_1967_p2 = ((v1_10_fu_1957_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_31_fu_1977_p2 = ((v1_10_fu_1957_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_32_fu_1987_p2 = ((v1_10_fu_1957_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_33_fu_2048_p2 = ((v1_11_fu_2038_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_34_fu_2058_p2 = ((v1_11_fu_2038_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_35_fu_2068_p2 = ((v1_11_fu_2038_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_3_fu_1238_p2 = ((v1_1_fu_1228_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_4_fu_1248_p2 = ((v1_1_fu_1228_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_5_fu_1258_p2 = ((v1_1_fu_1228_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_6_fu_1319_p2 = ((v1_2_fu_1309_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_7_fu_1329_p2 = ((v1_2_fu_1309_p4 > 6'd36) ? 1'b1 : 1'b0);

assign icmp_ln84_8_fu_1339_p2 = ((v1_2_fu_1309_p4 > 6'd57) ? 1'b1 : 1'b0);

assign icmp_ln84_9_fu_1400_p2 = ((v1_3_fu_1390_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1157_p2 = ((v1_fu_1147_p4 > 6'd16) ? 1'b1 : 1'b0);

assign icmp_ln87_10_fu_4154_p2 = ((tmp_18_fu_4140_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_11_fu_4160_p2 = ((trunc_ln87_5_fu_4150_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_12_fu_4384_p2 = ((tmp_22_fu_4370_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_13_fu_4390_p2 = ((trunc_ln87_6_fu_4380_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_14_fu_4614_p2 = ((tmp_26_fu_4600_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_15_fu_4620_p2 = ((trunc_ln87_7_fu_4610_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_16_fu_4844_p2 = ((tmp_30_fu_4830_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_17_fu_4850_p2 = ((trunc_ln87_8_fu_4840_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_18_fu_5074_p2 = ((tmp_34_fu_5060_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_19_fu_5080_p2 = ((trunc_ln87_9_fu_5070_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_3010_p2 = ((trunc_ln87_fu_3000_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_20_fu_5304_p2 = ((tmp_38_fu_5290_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_21_fu_5310_p2 = ((trunc_ln87_10_fu_5300_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_22_fu_5534_p2 = ((tmp_42_fu_5520_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_23_fu_5540_p2 = ((trunc_ln87_11_fu_5530_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_2_fu_3234_p2 = ((tmp_2_fu_3220_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_3_fu_3240_p2 = ((trunc_ln87_1_fu_3230_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_4_fu_3464_p2 = ((tmp_6_fu_3450_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_5_fu_3470_p2 = ((trunc_ln87_2_fu_3460_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_6_fu_3694_p2 = ((tmp_10_fu_3680_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_7_fu_3700_p2 = ((trunc_ln87_3_fu_3690_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_8_fu_3924_p2 = ((tmp_14_fu_3910_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln87_9_fu_3930_p2 = ((trunc_ln87_4_fu_3920_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_3004_p2 = ((tmp_s_fu_2990_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign lshr_ln294_10_fu_5419_p2 = zext_ln294_41_fu_5361_p1 >> zext_ln294_42_fu_5415_p1;

assign lshr_ln294_11_fu_5649_p2 = zext_ln294_45_fu_5591_p1 >> zext_ln294_46_fu_5645_p1;

assign lshr_ln294_1_fu_3349_p2 = zext_ln294_5_fu_3291_p1 >> zext_ln294_6_fu_3345_p1;

assign lshr_ln294_2_fu_3579_p2 = zext_ln294_9_fu_3521_p1 >> zext_ln294_10_fu_3575_p1;

assign lshr_ln294_3_fu_3809_p2 = zext_ln294_13_fu_3751_p1 >> zext_ln294_14_fu_3805_p1;

assign lshr_ln294_4_fu_4039_p2 = zext_ln294_17_fu_3981_p1 >> zext_ln294_18_fu_4035_p1;

assign lshr_ln294_5_fu_4269_p2 = zext_ln294_21_fu_4211_p1 >> zext_ln294_22_fu_4265_p1;

assign lshr_ln294_6_fu_4499_p2 = zext_ln294_25_fu_4441_p1 >> zext_ln294_26_fu_4495_p1;

assign lshr_ln294_7_fu_4729_p2 = zext_ln294_29_fu_4671_p1 >> zext_ln294_30_fu_4725_p1;

assign lshr_ln294_8_fu_4959_p2 = zext_ln294_33_fu_4901_p1 >> zext_ln294_34_fu_4955_p1;

assign lshr_ln294_9_fu_5189_p2 = zext_ln294_37_fu_5131_p1 >> zext_ln294_38_fu_5185_p1;

assign lshr_ln294_fu_3119_p2 = zext_ln294_1_fu_3061_p1 >> zext_ln294_2_fu_3115_p1;

assign lshr_ln85_10_fu_2389_p1 = sense_s_q0;

assign lshr_ln85_1_fu_2159_p1 = sense_s_q10;

assign lshr_ln85_2_fu_2182_p1 = sense_s_q9;

assign lshr_ln85_3_fu_2205_p1 = sense_s_q8;

assign lshr_ln85_4_fu_2228_p1 = sense_s_q7;

assign lshr_ln85_5_fu_2251_p1 = sense_s_q6;

assign lshr_ln85_6_fu_2274_p1 = sense_s_q5;

assign lshr_ln85_7_fu_2297_p1 = sense_s_q4;

assign lshr_ln85_8_fu_2320_p1 = sense_s_q3;

assign lshr_ln85_9_fu_2343_p1 = sense_s_q2;

assign lshr_ln85_s_fu_2366_p1 = sense_s_q1;

assign lshr_ln_fu_2136_p1 = sense_s_q11;

assign nbins_s_address0 = zext_ln85_23_fu_2114_p1;

assign nbins_s_address1 = zext_ln85_21_fu_2033_p1;

assign nbins_s_address10 = zext_ln85_3_fu_1304_p1;

assign nbins_s_address11 = zext_ln85_1_fu_1223_p1;

assign nbins_s_address2 = zext_ln85_19_fu_1952_p1;

assign nbins_s_address3 = zext_ln85_17_fu_1871_p1;

assign nbins_s_address4 = zext_ln85_15_fu_1790_p1;

assign nbins_s_address5 = zext_ln85_13_fu_1709_p1;

assign nbins_s_address6 = zext_ln85_11_fu_1628_p1;

assign nbins_s_address7 = zext_ln85_9_fu_1547_p1;

assign nbins_s_address8 = zext_ln85_7_fu_1466_p1;

assign nbins_s_address9 = zext_ln85_5_fu_1385_p1;

assign onflag_0 = (ready_reg_6179_pp0_iter15_reg & helper_fu_5751_p2);

assign onflag_1 = (ready_reg_6179_pp0_iter15_reg & helper_2_fu_5779_p2);

assign onflag_10 = (ready_reg_6179_pp0_iter15_reg & helper_20_fu_6031_p2);

assign onflag_11 = (ready_reg_6179_pp0_iter15_reg & helper_22_fu_6059_p2);

assign onflag_2 = (ready_reg_6179_pp0_iter15_reg & helper_4_fu_5807_p2);

assign onflag_3 = (ready_reg_6179_pp0_iter15_reg & helper_6_fu_5835_p2);

assign onflag_4 = (ready_reg_6179_pp0_iter15_reg & helper_8_fu_5863_p2);

assign onflag_5 = (ready_reg_6179_pp0_iter15_reg & helper_10_fu_5891_p2);

assign onflag_6 = (ready_reg_6179_pp0_iter15_reg & helper_12_fu_5919_p2);

assign onflag_7 = (ready_reg_6179_pp0_iter15_reg & helper_14_fu_5947_p2);

assign onflag_8 = (ready_reg_6179_pp0_iter15_reg & helper_16_fu_5975_p2);

assign onflag_9 = (ready_reg_6179_pp0_iter15_reg & helper_18_fu_6003_p2);

assign or_ln294_10_fu_4309_p2 = (icmp_ln294_26_fu_4227_p2 | icmp_ln294_25_fu_4215_p2);

assign or_ln294_11_fu_4341_p2 = (or_ln294_10_fu_4309_p2 | icmp_ln294_27_fu_4233_p2);

assign or_ln294_12_fu_4539_p2 = (icmp_ln294_31_fu_4457_p2 | icmp_ln294_30_fu_4445_p2);

assign or_ln294_13_fu_4571_p2 = (or_ln294_12_fu_4539_p2 | icmp_ln294_32_fu_4463_p2);

assign or_ln294_14_fu_4769_p2 = (icmp_ln294_36_fu_4687_p2 | icmp_ln294_35_fu_4675_p2);

assign or_ln294_15_fu_4801_p2 = (or_ln294_14_fu_4769_p2 | icmp_ln294_37_fu_4693_p2);

assign or_ln294_16_fu_4999_p2 = (icmp_ln294_41_fu_4917_p2 | icmp_ln294_40_fu_4905_p2);

assign or_ln294_17_fu_5031_p2 = (or_ln294_16_fu_4999_p2 | icmp_ln294_42_fu_4923_p2);

assign or_ln294_18_fu_5229_p2 = (icmp_ln294_46_fu_5147_p2 | icmp_ln294_45_fu_5135_p2);

assign or_ln294_19_fu_5261_p2 = (or_ln294_18_fu_5229_p2 | icmp_ln294_47_fu_5153_p2);

assign or_ln294_1_fu_3191_p2 = (or_ln294_fu_3159_p2 | icmp_ln294_2_fu_3083_p2);

assign or_ln294_20_fu_5459_p2 = (icmp_ln294_51_fu_5377_p2 | icmp_ln294_50_fu_5365_p2);

assign or_ln294_21_fu_5491_p2 = (or_ln294_20_fu_5459_p2 | icmp_ln294_52_fu_5383_p2);

assign or_ln294_22_fu_5689_p2 = (icmp_ln294_56_fu_5607_p2 | icmp_ln294_55_fu_5595_p2);

assign or_ln294_23_fu_5721_p2 = (or_ln294_22_fu_5689_p2 | icmp_ln294_57_fu_5613_p2);

assign or_ln294_2_fu_3389_p2 = (icmp_ln294_6_fu_3307_p2 | icmp_ln294_5_fu_3295_p2);

assign or_ln294_3_fu_3421_p2 = (or_ln294_2_fu_3389_p2 | icmp_ln294_7_fu_3313_p2);

assign or_ln294_4_fu_3619_p2 = (icmp_ln294_11_fu_3537_p2 | icmp_ln294_10_fu_3525_p2);

assign or_ln294_5_fu_3651_p2 = (or_ln294_4_fu_3619_p2 | icmp_ln294_12_fu_3543_p2);

assign or_ln294_6_fu_3849_p2 = (icmp_ln294_16_fu_3767_p2 | icmp_ln294_15_fu_3755_p2);

assign or_ln294_7_fu_3881_p2 = (or_ln294_6_fu_3849_p2 | icmp_ln294_17_fu_3773_p2);

assign or_ln294_8_fu_4079_p2 = (icmp_ln294_21_fu_3997_p2 | icmp_ln294_20_fu_3985_p2);

assign or_ln294_9_fu_4111_p2 = (or_ln294_8_fu_4079_p2 | icmp_ln294_22_fu_4003_p2);

assign or_ln294_fu_3159_p2 = (icmp_ln294_fu_3065_p2 | icmp_ln294_1_fu_3077_p2);

assign or_ln87_10_fu_6027_p2 = (icmp_ln87_21_reg_7400 | icmp_ln87_20_reg_7395);

assign or_ln87_11_fu_6055_p2 = (icmp_ln87_23_reg_7421 | icmp_ln87_22_reg_7416);

assign or_ln87_1_fu_5775_p2 = (icmp_ln87_3_reg_7211 | icmp_ln87_2_reg_7206);

assign or_ln87_2_fu_5803_p2 = (icmp_ln87_5_reg_7232 | icmp_ln87_4_reg_7227);

assign or_ln87_3_fu_5831_p2 = (icmp_ln87_7_reg_7253 | icmp_ln87_6_reg_7248);

assign or_ln87_4_fu_5859_p2 = (icmp_ln87_9_reg_7274 | icmp_ln87_8_reg_7269);

assign or_ln87_5_fu_5887_p2 = (icmp_ln87_11_reg_7295 | icmp_ln87_10_reg_7290);

assign or_ln87_6_fu_5915_p2 = (icmp_ln87_13_reg_7316 | icmp_ln87_12_reg_7311);

assign or_ln87_7_fu_5943_p2 = (icmp_ln87_15_reg_7337 | icmp_ln87_14_reg_7332);

assign or_ln87_8_fu_5971_p2 = (icmp_ln87_17_reg_7358 | icmp_ln87_16_reg_7353);

assign or_ln87_9_fu_5999_p2 = (icmp_ln87_19_reg_7379 | icmp_ln87_18_reg_7374);

assign or_ln87_fu_5747_p2 = (icmp_ln87_reg_7185 | icmp_ln87_1_reg_7190);

assign ready_fu_1143_p1 = dataReady_in[0:0];

assign select_ln294_12_fu_3151_p3 = ((and_ln294_fu_3145_p2[0:0] == 1'b1) ? trunc_ln294_2_fu_3049_p1 : 17'd0);

assign select_ln294_13_fu_3183_p3 = ((and_ln294_2_fu_3177_p2[0:0] == 1'b1) ? trunc_ln294_3_fu_3125_p1 : select_ln294_12_fu_3151_p3);

assign select_ln294_14_fu_3209_p3 = ((and_ln294_3_fu_3203_p2[0:0] == 1'b1) ? shl_ln294_fu_3133_p2 : select_ln294_13_fu_3183_p3);

assign select_ln294_15_fu_3381_p3 = ((and_ln294_4_fu_3375_p2[0:0] == 1'b1) ? trunc_ln294_7_fu_3279_p1 : 17'd0);

assign select_ln294_16_fu_3413_p3 = ((and_ln294_6_fu_3407_p2[0:0] == 1'b1) ? trunc_ln294_8_fu_3355_p1 : select_ln294_15_fu_3381_p3);

assign select_ln294_17_fu_3439_p3 = ((and_ln294_7_fu_3433_p2[0:0] == 1'b1) ? shl_ln294_1_fu_3363_p2 : select_ln294_16_fu_3413_p3);

assign select_ln294_18_fu_3611_p3 = ((and_ln294_8_fu_3605_p2[0:0] == 1'b1) ? trunc_ln294_12_fu_3509_p1 : 17'd0);

assign select_ln294_19_fu_3643_p3 = ((and_ln294_10_fu_3637_p2[0:0] == 1'b1) ? trunc_ln294_13_fu_3585_p1 : select_ln294_18_fu_3611_p3);

assign select_ln294_20_fu_3669_p3 = ((and_ln294_11_fu_3663_p2[0:0] == 1'b1) ? shl_ln294_2_fu_3593_p2 : select_ln294_19_fu_3643_p3);

assign select_ln294_21_fu_3841_p3 = ((and_ln294_12_fu_3835_p2[0:0] == 1'b1) ? trunc_ln294_17_fu_3739_p1 : 17'd0);

assign select_ln294_22_fu_3873_p3 = ((and_ln294_14_fu_3867_p2[0:0] == 1'b1) ? trunc_ln294_18_fu_3815_p1 : select_ln294_21_fu_3841_p3);

assign select_ln294_23_fu_3899_p3 = ((and_ln294_15_fu_3893_p2[0:0] == 1'b1) ? shl_ln294_3_fu_3823_p2 : select_ln294_22_fu_3873_p3);

assign select_ln294_24_fu_4071_p3 = ((and_ln294_16_fu_4065_p2[0:0] == 1'b1) ? trunc_ln294_22_fu_3969_p1 : 17'd0);

assign select_ln294_25_fu_4103_p3 = ((and_ln294_18_fu_4097_p2[0:0] == 1'b1) ? trunc_ln294_23_fu_4045_p1 : select_ln294_24_fu_4071_p3);

assign select_ln294_26_fu_4129_p3 = ((and_ln294_19_fu_4123_p2[0:0] == 1'b1) ? shl_ln294_4_fu_4053_p2 : select_ln294_25_fu_4103_p3);

assign select_ln294_27_fu_4301_p3 = ((and_ln294_20_fu_4295_p2[0:0] == 1'b1) ? trunc_ln294_27_fu_4199_p1 : 17'd0);

assign select_ln294_28_fu_4333_p3 = ((and_ln294_22_fu_4327_p2[0:0] == 1'b1) ? trunc_ln294_28_fu_4275_p1 : select_ln294_27_fu_4301_p3);

assign select_ln294_29_fu_4359_p3 = ((and_ln294_23_fu_4353_p2[0:0] == 1'b1) ? shl_ln294_5_fu_4283_p2 : select_ln294_28_fu_4333_p3);

assign select_ln294_30_fu_4531_p3 = ((and_ln294_24_fu_4525_p2[0:0] == 1'b1) ? trunc_ln294_32_fu_4429_p1 : 17'd0);

assign select_ln294_31_fu_4563_p3 = ((and_ln294_26_fu_4557_p2[0:0] == 1'b1) ? trunc_ln294_33_fu_4505_p1 : select_ln294_30_fu_4531_p3);

assign select_ln294_32_fu_4589_p3 = ((and_ln294_27_fu_4583_p2[0:0] == 1'b1) ? shl_ln294_6_fu_4513_p2 : select_ln294_31_fu_4563_p3);

assign select_ln294_33_fu_4761_p3 = ((and_ln294_28_fu_4755_p2[0:0] == 1'b1) ? trunc_ln294_37_fu_4659_p1 : 17'd0);

assign select_ln294_34_fu_4793_p3 = ((and_ln294_30_fu_4787_p2[0:0] == 1'b1) ? trunc_ln294_38_fu_4735_p1 : select_ln294_33_fu_4761_p3);

assign select_ln294_35_fu_4819_p3 = ((and_ln294_31_fu_4813_p2[0:0] == 1'b1) ? shl_ln294_7_fu_4743_p2 : select_ln294_34_fu_4793_p3);

assign select_ln294_36_fu_4991_p3 = ((and_ln294_32_fu_4985_p2[0:0] == 1'b1) ? trunc_ln294_42_fu_4889_p1 : 17'd0);

assign select_ln294_37_fu_5023_p3 = ((and_ln294_34_fu_5017_p2[0:0] == 1'b1) ? trunc_ln294_43_fu_4965_p1 : select_ln294_36_fu_4991_p3);

assign select_ln294_38_fu_5049_p3 = ((and_ln294_35_fu_5043_p2[0:0] == 1'b1) ? shl_ln294_8_fu_4973_p2 : select_ln294_37_fu_5023_p3);

assign select_ln294_39_fu_5221_p3 = ((and_ln294_36_fu_5215_p2[0:0] == 1'b1) ? trunc_ln294_47_fu_5119_p1 : 17'd0);

assign select_ln294_40_fu_5253_p3 = ((and_ln294_38_fu_5247_p2[0:0] == 1'b1) ? trunc_ln294_48_fu_5195_p1 : select_ln294_39_fu_5221_p3);

assign select_ln294_41_fu_5279_p3 = ((and_ln294_39_fu_5273_p2[0:0] == 1'b1) ? shl_ln294_9_fu_5203_p2 : select_ln294_40_fu_5253_p3);

assign select_ln294_42_fu_5451_p3 = ((and_ln294_40_fu_5445_p2[0:0] == 1'b1) ? trunc_ln294_52_fu_5349_p1 : 17'd0);

assign select_ln294_43_fu_5483_p3 = ((and_ln294_42_fu_5477_p2[0:0] == 1'b1) ? trunc_ln294_53_fu_5425_p1 : select_ln294_42_fu_5451_p3);

assign select_ln294_44_fu_5509_p3 = ((and_ln294_43_fu_5503_p2[0:0] == 1'b1) ? shl_ln294_10_fu_5433_p2 : select_ln294_43_fu_5483_p3);

assign select_ln294_45_fu_5681_p3 = ((and_ln294_44_fu_5675_p2[0:0] == 1'b1) ? trunc_ln294_57_fu_5579_p1 : 17'd0);

assign select_ln294_46_fu_5713_p3 = ((and_ln294_46_fu_5707_p2[0:0] == 1'b1) ? trunc_ln294_58_fu_5655_p1 : select_ln294_45_fu_5681_p3);

assign select_ln294_47_fu_5739_p3 = ((and_ln294_47_fu_5733_p2[0:0] == 1'b1) ? shl_ln294_11_fu_5663_p2 : select_ln294_46_fu_5713_p3);

assign sense_s_address0 = zext_ln85_22_fu_2108_p1;

assign sense_s_address1 = zext_ln85_20_fu_2027_p1;

assign sense_s_address10 = zext_ln85_2_fu_1298_p1;

assign sense_s_address11 = zext_ln85_fu_1217_p1;

assign sense_s_address2 = zext_ln85_18_fu_1946_p1;

assign sense_s_address3 = zext_ln85_16_fu_1865_p1;

assign sense_s_address4 = zext_ln85_14_fu_1784_p1;

assign sense_s_address5 = zext_ln85_12_fu_1703_p1;

assign sense_s_address6 = zext_ln85_10_fu_1622_p1;

assign sense_s_address7 = zext_ln85_8_fu_1541_p1;

assign sense_s_address8 = zext_ln85_6_fu_1460_p1;

assign sense_s_address9 = zext_ln85_4_fu_1379_p1;

assign sext_ln294_10_fu_4251_p1 = sub_ln294_16_fu_4245_p2;

assign sext_ln294_10cast_fu_4279_p1 = sext_ln294_10_fu_4251_p1[16:0];

assign sext_ln294_11_fu_4261_p1 = sub_ln294_15_fu_4221_p2;

assign sext_ln294_12_fu_4481_p1 = sub_ln294_19_fu_4475_p2;

assign sext_ln294_12cast_fu_4509_p1 = sext_ln294_12_fu_4481_p1[16:0];

assign sext_ln294_13_fu_4491_p1 = sub_ln294_18_fu_4451_p2;

assign sext_ln294_14_fu_4711_p1 = sub_ln294_22_fu_4705_p2;

assign sext_ln294_14cast_fu_4739_p1 = sext_ln294_14_fu_4711_p1[16:0];

assign sext_ln294_15_fu_4721_p1 = sub_ln294_21_fu_4681_p2;

assign sext_ln294_16_fu_4941_p1 = sub_ln294_25_fu_4935_p2;

assign sext_ln294_16cast_fu_4969_p1 = sext_ln294_16_fu_4941_p1[16:0];

assign sext_ln294_17_fu_4951_p1 = sub_ln294_24_fu_4911_p2;

assign sext_ln294_18_fu_5171_p1 = sub_ln294_28_fu_5165_p2;

assign sext_ln294_18cast_fu_5199_p1 = sext_ln294_18_fu_5171_p1[16:0];

assign sext_ln294_19_fu_5181_p1 = sub_ln294_27_fu_5141_p2;

assign sext_ln294_1_fu_3111_p1 = sub_ln294_fu_3071_p2;

assign sext_ln294_20_fu_5401_p1 = sub_ln294_31_fu_5395_p2;

assign sext_ln294_20cast_fu_5429_p1 = sext_ln294_20_fu_5401_p1[16:0];

assign sext_ln294_21_fu_5411_p1 = sub_ln294_30_fu_5371_p2;

assign sext_ln294_22_fu_5631_p1 = sub_ln294_34_fu_5625_p2;

assign sext_ln294_22cast_fu_5659_p1 = sext_ln294_22_fu_5631_p1[16:0];

assign sext_ln294_23_fu_5641_p1 = sub_ln294_33_fu_5601_p2;

assign sext_ln294_2_fu_3331_p1 = sub_ln294_4_fu_3325_p2;

assign sext_ln294_2cast_fu_3359_p1 = sext_ln294_2_fu_3331_p1[16:0];

assign sext_ln294_3_fu_3341_p1 = sub_ln294_3_fu_3301_p2;

assign sext_ln294_4_fu_3561_p1 = sub_ln294_7_fu_3555_p2;

assign sext_ln294_4cast_fu_3589_p1 = sext_ln294_4_fu_3561_p1[16:0];

assign sext_ln294_5_fu_3571_p1 = sub_ln294_6_fu_3531_p2;

assign sext_ln294_6_fu_3791_p1 = sub_ln294_10_fu_3785_p2;

assign sext_ln294_6cast_fu_3819_p1 = sext_ln294_6_fu_3791_p1[16:0];

assign sext_ln294_7_fu_3801_p1 = sub_ln294_9_fu_3761_p2;

assign sext_ln294_8_fu_4021_p1 = sub_ln294_13_fu_4015_p2;

assign sext_ln294_8cast_fu_4049_p1 = sext_ln294_8_fu_4021_p1[16:0];

assign sext_ln294_9_fu_4031_p1 = sub_ln294_12_fu_3991_p2;

assign sext_ln294_fu_3101_p1 = sub_ln294_1_fu_3095_p2;

assign sext_ln294cast_fu_3129_p1 = sext_ln294_fu_3101_p1[16:0];

assign shl_ln294_10_fu_5433_p2 = trunc_ln294_52_fu_5349_p1 << sext_ln294_20cast_fu_5429_p1;

assign shl_ln294_11_fu_5663_p2 = trunc_ln294_57_fu_5579_p1 << sext_ln294_22cast_fu_5659_p1;

assign shl_ln294_1_fu_3363_p2 = trunc_ln294_7_fu_3279_p1 << sext_ln294_2cast_fu_3359_p1;

assign shl_ln294_2_fu_3593_p2 = trunc_ln294_12_fu_3509_p1 << sext_ln294_4cast_fu_3589_p1;

assign shl_ln294_3_fu_3823_p2 = trunc_ln294_17_fu_3739_p1 << sext_ln294_6cast_fu_3819_p1;

assign shl_ln294_4_fu_4053_p2 = trunc_ln294_22_fu_3969_p1 << sext_ln294_8cast_fu_4049_p1;

assign shl_ln294_5_fu_4283_p2 = trunc_ln294_27_fu_4199_p1 << sext_ln294_10cast_fu_4279_p1;

assign shl_ln294_6_fu_4513_p2 = trunc_ln294_32_fu_4429_p1 << sext_ln294_12cast_fu_4509_p1;

assign shl_ln294_7_fu_4743_p2 = trunc_ln294_37_fu_4659_p1 << sext_ln294_14cast_fu_4739_p1;

assign shl_ln294_8_fu_4973_p2 = trunc_ln294_42_fu_4889_p1 << sext_ln294_16cast_fu_4969_p1;

assign shl_ln294_9_fu_5203_p2 = trunc_ln294_47_fu_5119_p1 << sext_ln294_18cast_fu_5199_p1;

assign shl_ln294_fu_3133_p2 = trunc_ln294_2_fu_3049_p1 << sext_ln294cast_fu_3129_p1;

assign ss_10_fu_2003_p2 = (add_ln84_20_fu_1997_p2 + zext_ln84_32_fu_1993_p1);

assign ss_11_fu_2084_p2 = (add_ln84_22_fu_2078_p2 + zext_ln84_35_fu_2074_p1);

assign ss_1_fu_1274_p2 = (add_ln84_2_fu_1268_p2 + zext_ln84_5_fu_1264_p1);

assign ss_2_fu_1355_p2 = (add_ln84_4_fu_1349_p2 + zext_ln84_8_fu_1345_p1);

assign ss_3_fu_1436_p2 = (add_ln84_6_fu_1430_p2 + zext_ln84_11_fu_1426_p1);

assign ss_4_fu_1517_p2 = (add_ln84_8_fu_1511_p2 + zext_ln84_14_fu_1507_p1);

assign ss_5_fu_1598_p2 = (add_ln84_10_fu_1592_p2 + zext_ln84_17_fu_1588_p1);

assign ss_6_fu_1679_p2 = (add_ln84_12_fu_1673_p2 + zext_ln84_20_fu_1669_p1);

assign ss_7_fu_1760_p2 = (add_ln84_14_fu_1754_p2 + zext_ln84_23_fu_1750_p1);

assign ss_8_fu_1841_p2 = (add_ln84_16_fu_1835_p2 + zext_ln84_26_fu_1831_p1);

assign ss_9_fu_1922_p2 = (add_ln84_18_fu_1916_p2 + zext_ln84_29_fu_1912_p1);

assign ss_fu_1193_p2 = (add_ln84_fu_1187_p2 + zext_ln84_2_fu_1183_p1);

assign sub_ln294_10_fu_3785_p2 = ($signed(12'd0) - $signed(sub_ln294_9_fu_3761_p2));

assign sub_ln294_11_fu_5847_p2 = (17'd0 - select_ln294_23_reg_7263);

assign sub_ln294_12_fu_3991_p2 = (12'd1075 - zext_ln294_16_fu_3961_p1);

assign sub_ln294_13_fu_4015_p2 = ($signed(12'd0) - $signed(sub_ln294_12_fu_3991_p2));

assign sub_ln294_14_fu_5875_p2 = (17'd0 - select_ln294_26_reg_7284);

assign sub_ln294_15_fu_4221_p2 = (12'd1075 - zext_ln294_20_fu_4191_p1);

assign sub_ln294_16_fu_4245_p2 = ($signed(12'd0) - $signed(sub_ln294_15_fu_4221_p2));

assign sub_ln294_17_fu_5903_p2 = (17'd0 - select_ln294_29_reg_7305);

assign sub_ln294_18_fu_4451_p2 = (12'd1075 - zext_ln294_24_fu_4421_p1);

assign sub_ln294_19_fu_4475_p2 = ($signed(12'd0) - $signed(sub_ln294_18_fu_4451_p2));

assign sub_ln294_1_fu_3095_p2 = ($signed(12'd0) - $signed(sub_ln294_fu_3071_p2));

assign sub_ln294_20_fu_5931_p2 = (17'd0 - select_ln294_32_reg_7326);

assign sub_ln294_21_fu_4681_p2 = (12'd1075 - zext_ln294_28_fu_4651_p1);

assign sub_ln294_22_fu_4705_p2 = ($signed(12'd0) - $signed(sub_ln294_21_fu_4681_p2));

assign sub_ln294_23_fu_5959_p2 = (17'd0 - select_ln294_35_reg_7347);

assign sub_ln294_24_fu_4911_p2 = (12'd1075 - zext_ln294_32_fu_4881_p1);

assign sub_ln294_25_fu_4935_p2 = ($signed(12'd0) - $signed(sub_ln294_24_fu_4911_p2));

assign sub_ln294_26_fu_5987_p2 = (17'd0 - select_ln294_38_reg_7368);

assign sub_ln294_27_fu_5141_p2 = (12'd1075 - zext_ln294_36_fu_5111_p1);

assign sub_ln294_28_fu_5165_p2 = ($signed(12'd0) - $signed(sub_ln294_27_fu_5141_p2));

assign sub_ln294_29_fu_6015_p2 = (17'd0 - select_ln294_41_reg_7389);

assign sub_ln294_2_fu_5763_p2 = (17'd0 - select_ln294_14_reg_7200);

assign sub_ln294_30_fu_5371_p2 = (12'd1075 - zext_ln294_40_fu_5341_p1);

assign sub_ln294_31_fu_5395_p2 = ($signed(12'd0) - $signed(sub_ln294_30_fu_5371_p2));

assign sub_ln294_32_fu_6043_p2 = (17'd0 - select_ln294_44_reg_7410);

assign sub_ln294_33_fu_5601_p2 = (12'd1075 - zext_ln294_44_fu_5571_p1);

assign sub_ln294_34_fu_5625_p2 = ($signed(12'd0) - $signed(sub_ln294_33_fu_5601_p2));

assign sub_ln294_35_fu_6071_p2 = (17'd0 - select_ln294_47_reg_7431);

assign sub_ln294_3_fu_3301_p2 = (12'd1075 - zext_ln294_4_fu_3271_p1);

assign sub_ln294_4_fu_3325_p2 = ($signed(12'd0) - $signed(sub_ln294_3_fu_3301_p2));

assign sub_ln294_5_fu_5791_p2 = (17'd0 - select_ln294_17_reg_7221);

assign sub_ln294_6_fu_3531_p2 = (12'd1075 - zext_ln294_8_fu_3501_p1);

assign sub_ln294_7_fu_3555_p2 = ($signed(12'd0) - $signed(sub_ln294_6_fu_3531_p2));

assign sub_ln294_8_fu_5819_p2 = (17'd0 - select_ln294_20_reg_7242);

assign sub_ln294_9_fu_3761_p2 = (12'd1075 - zext_ln294_12_fu_3731_p1);

assign sub_ln294_fu_3071_p2 = (12'd1075 - zext_ln294_fu_3041_p1);

assign sub_ln85_10_fu_2356_p2 = (zext_ln83_10_fu_2353_p1 - nbins_s_q1);

assign sub_ln85_11_fu_2379_p2 = (zext_ln83_11_fu_2376_p1 - nbins_s_q0);

assign sub_ln85_1_fu_2149_p2 = (zext_ln83_1_fu_2146_p1 - nbins_s_q10);

assign sub_ln85_2_fu_2172_p2 = (zext_ln83_2_fu_2169_p1 - nbins_s_q9);

assign sub_ln85_3_fu_2195_p2 = (zext_ln83_3_fu_2192_p1 - nbins_s_q8);

assign sub_ln85_4_fu_2218_p2 = (zext_ln83_4_fu_2215_p1 - nbins_s_q7);

assign sub_ln85_5_fu_2241_p2 = (zext_ln83_5_fu_2238_p1 - nbins_s_q6);

assign sub_ln85_6_fu_2264_p2 = (zext_ln83_6_fu_2261_p1 - nbins_s_q5);

assign sub_ln85_7_fu_2287_p2 = (zext_ln83_7_fu_2284_p1 - nbins_s_q4);

assign sub_ln85_8_fu_2310_p2 = (zext_ln83_8_fu_2307_p1 - nbins_s_q3);

assign sub_ln85_9_fu_2333_p2 = (zext_ln83_9_fu_2330_p1 - nbins_s_q2);

assign sub_ln85_fu_2126_p2 = (zext_ln83_fu_2123_p1 - nbins_s_q11);

assign timestamp_out = trunc_ln97_reg_6448_pp0_iter15_reg;

assign tmp4_fu_3031_p4 = {{bitcast_ln724_fu_3016_p1[62:52]}};

assign tmp_10_fu_3680_p4 = {{bitcast_ln87_3_fu_3677_p1[62:52]}};

assign tmp_13_fu_3721_p4 = {{bitcast_ln724_3_fu_3706_p1[62:52]}};

assign tmp_14_fu_3910_p4 = {{bitcast_ln87_4_fu_3907_p1[62:52]}};

assign tmp_17_fu_3951_p4 = {{bitcast_ln724_4_fu_3936_p1[62:52]}};

assign tmp_18_fu_4140_p4 = {{bitcast_ln87_5_fu_4137_p1[62:52]}};

assign tmp_21_fu_4181_p4 = {{bitcast_ln724_5_fu_4166_p1[62:52]}};

assign tmp_22_fu_4370_p4 = {{bitcast_ln87_6_fu_4367_p1[62:52]}};

assign tmp_25_fu_4411_p4 = {{bitcast_ln724_6_fu_4396_p1[62:52]}};

assign tmp_26_fu_4600_p4 = {{bitcast_ln87_7_fu_4597_p1[62:52]}};

assign tmp_29_fu_4641_p4 = {{bitcast_ln724_7_fu_4626_p1[62:52]}};

assign tmp_2_fu_3220_p4 = {{bitcast_ln87_1_fu_3217_p1[62:52]}};

assign tmp_30_fu_4830_p4 = {{bitcast_ln87_8_fu_4827_p1[62:52]}};

assign tmp_33_fu_4871_p4 = {{bitcast_ln724_8_fu_4856_p1[62:52]}};

assign tmp_34_fu_5060_p4 = {{bitcast_ln87_9_fu_5057_p1[62:52]}};

assign tmp_37_fu_5101_p4 = {{bitcast_ln724_9_fu_5086_p1[62:52]}};

assign tmp_38_fu_5290_p4 = {{bitcast_ln87_10_fu_5287_p1[62:52]}};

assign tmp_41_fu_5331_p4 = {{bitcast_ln724_10_fu_5316_p1[62:52]}};

assign tmp_42_fu_5520_p4 = {{bitcast_ln87_11_fu_5517_p1[62:52]}};

assign tmp_45_fu_5561_p4 = {{bitcast_ln724_11_fu_5546_p1[62:52]}};

assign tmp_5_fu_3261_p4 = {{bitcast_ln724_1_fu_3246_p1[62:52]}};

assign tmp_6_fu_3450_p4 = {{bitcast_ln87_2_fu_3447_p1[62:52]}};

assign tmp_9_fu_3491_p4 = {{bitcast_ln724_2_fu_3476_p1[62:52]}};

assign tmp_s_fu_2990_p4 = {{bitcast_ln87_fu_2987_p1[62:52]}};

assign trunc_ln1_fu_1199_p4 = {{FIFO_0[13:12]}};

assign trunc_ln294_10_fu_3479_p1 = bitcast_ln724_2_fu_3476_p1[62:0];

assign trunc_ln294_11_fu_3505_p1 = bitcast_ln724_2_fu_3476_p1[51:0];

assign trunc_ln294_12_fu_3509_p1 = bitcast_ln724_2_fu_3476_p1[16:0];

assign trunc_ln294_13_fu_3585_p1 = lshr_ln294_2_fu_3579_p2[16:0];

assign trunc_ln294_15_fu_3709_p1 = bitcast_ln724_3_fu_3706_p1[62:0];

assign trunc_ln294_16_fu_3735_p1 = bitcast_ln724_3_fu_3706_p1[51:0];

assign trunc_ln294_17_fu_3739_p1 = bitcast_ln724_3_fu_3706_p1[16:0];

assign trunc_ln294_18_fu_3815_p1 = lshr_ln294_3_fu_3809_p2[16:0];

assign trunc_ln294_1_fu_3045_p1 = bitcast_ln724_fu_3016_p1[51:0];

assign trunc_ln294_20_fu_3939_p1 = bitcast_ln724_4_fu_3936_p1[62:0];

assign trunc_ln294_21_fu_3965_p1 = bitcast_ln724_4_fu_3936_p1[51:0];

assign trunc_ln294_22_fu_3969_p1 = bitcast_ln724_4_fu_3936_p1[16:0];

assign trunc_ln294_23_fu_4045_p1 = lshr_ln294_4_fu_4039_p2[16:0];

assign trunc_ln294_25_fu_4169_p1 = bitcast_ln724_5_fu_4166_p1[62:0];

assign trunc_ln294_26_fu_4195_p1 = bitcast_ln724_5_fu_4166_p1[51:0];

assign trunc_ln294_27_fu_4199_p1 = bitcast_ln724_5_fu_4166_p1[16:0];

assign trunc_ln294_28_fu_4275_p1 = lshr_ln294_5_fu_4269_p2[16:0];

assign trunc_ln294_2_fu_3049_p1 = bitcast_ln724_fu_3016_p1[16:0];

assign trunc_ln294_30_fu_4399_p1 = bitcast_ln724_6_fu_4396_p1[62:0];

assign trunc_ln294_31_fu_4425_p1 = bitcast_ln724_6_fu_4396_p1[51:0];

assign trunc_ln294_32_fu_4429_p1 = bitcast_ln724_6_fu_4396_p1[16:0];

assign trunc_ln294_33_fu_4505_p1 = lshr_ln294_6_fu_4499_p2[16:0];

assign trunc_ln294_35_fu_4629_p1 = bitcast_ln724_7_fu_4626_p1[62:0];

assign trunc_ln294_36_fu_4655_p1 = bitcast_ln724_7_fu_4626_p1[51:0];

assign trunc_ln294_37_fu_4659_p1 = bitcast_ln724_7_fu_4626_p1[16:0];

assign trunc_ln294_38_fu_4735_p1 = lshr_ln294_7_fu_4729_p2[16:0];

assign trunc_ln294_3_fu_3125_p1 = lshr_ln294_fu_3119_p2[16:0];

assign trunc_ln294_40_fu_4859_p1 = bitcast_ln724_8_fu_4856_p1[62:0];

assign trunc_ln294_41_fu_4885_p1 = bitcast_ln724_8_fu_4856_p1[51:0];

assign trunc_ln294_42_fu_4889_p1 = bitcast_ln724_8_fu_4856_p1[16:0];

assign trunc_ln294_43_fu_4965_p1 = lshr_ln294_8_fu_4959_p2[16:0];

assign trunc_ln294_45_fu_5089_p1 = bitcast_ln724_9_fu_5086_p1[62:0];

assign trunc_ln294_46_fu_5115_p1 = bitcast_ln724_9_fu_5086_p1[51:0];

assign trunc_ln294_47_fu_5119_p1 = bitcast_ln724_9_fu_5086_p1[16:0];

assign trunc_ln294_48_fu_5195_p1 = lshr_ln294_9_fu_5189_p2[16:0];

assign trunc_ln294_50_fu_5319_p1 = bitcast_ln724_10_fu_5316_p1[62:0];

assign trunc_ln294_51_fu_5345_p1 = bitcast_ln724_10_fu_5316_p1[51:0];

assign trunc_ln294_52_fu_5349_p1 = bitcast_ln724_10_fu_5316_p1[16:0];

assign trunc_ln294_53_fu_5425_p1 = lshr_ln294_10_fu_5419_p2[16:0];

assign trunc_ln294_55_fu_5549_p1 = bitcast_ln724_11_fu_5546_p1[62:0];

assign trunc_ln294_56_fu_5575_p1 = bitcast_ln724_11_fu_5546_p1[51:0];

assign trunc_ln294_57_fu_5579_p1 = bitcast_ln724_11_fu_5546_p1[16:0];

assign trunc_ln294_58_fu_5655_p1 = lshr_ln294_11_fu_5649_p2[16:0];

assign trunc_ln294_5_fu_3249_p1 = bitcast_ln724_1_fu_3246_p1[62:0];

assign trunc_ln294_6_fu_3275_p1 = bitcast_ln724_1_fu_3246_p1[51:0];

assign trunc_ln294_7_fu_3279_p1 = bitcast_ln724_1_fu_3246_p1[16:0];

assign trunc_ln294_8_fu_3355_p1 = lshr_ln294_1_fu_3349_p2[16:0];

assign trunc_ln294_fu_3019_p1 = bitcast_ln724_fu_3016_p1[62:0];

assign trunc_ln85_10_fu_2090_p4 = {{FIFO_11[13:12]}};

assign trunc_ln85_1_fu_1280_p4 = {{FIFO_1[13:12]}};

assign trunc_ln85_2_fu_1361_p4 = {{FIFO_2[13:12]}};

assign trunc_ln85_3_fu_1442_p4 = {{FIFO_3[13:12]}};

assign trunc_ln85_4_fu_1523_p4 = {{FIFO_4[13:12]}};

assign trunc_ln85_5_fu_1604_p4 = {{FIFO_5[13:12]}};

assign trunc_ln85_6_fu_1685_p4 = {{FIFO_6[13:12]}};

assign trunc_ln85_7_fu_1766_p4 = {{FIFO_7[13:12]}};

assign trunc_ln85_8_fu_1847_p4 = {{FIFO_8[13:12]}};

assign trunc_ln85_9_fu_1928_p4 = {{FIFO_9[13:12]}};

assign trunc_ln85_s_fu_2009_p4 = {{FIFO_10[13:12]}};

assign trunc_ln87_10_fu_5300_p1 = bitcast_ln87_10_fu_5287_p1[51:0];

assign trunc_ln87_11_fu_5530_p1 = bitcast_ln87_11_fu_5517_p1[51:0];

assign trunc_ln87_1_fu_3230_p1 = bitcast_ln87_1_fu_3217_p1[51:0];

assign trunc_ln87_2_fu_3460_p1 = bitcast_ln87_2_fu_3447_p1[51:0];

assign trunc_ln87_3_fu_3690_p1 = bitcast_ln87_3_fu_3677_p1[51:0];

assign trunc_ln87_4_fu_3920_p1 = bitcast_ln87_4_fu_3907_p1[51:0];

assign trunc_ln87_5_fu_4150_p1 = bitcast_ln87_5_fu_4137_p1[51:0];

assign trunc_ln87_6_fu_4380_p1 = bitcast_ln87_6_fu_4367_p1[51:0];

assign trunc_ln87_7_fu_4610_p1 = bitcast_ln87_7_fu_4597_p1[51:0];

assign trunc_ln87_8_fu_4840_p1 = bitcast_ln87_8_fu_4827_p1[51:0];

assign trunc_ln87_9_fu_5070_p1 = bitcast_ln87_9_fu_5057_p1[51:0];

assign trunc_ln87_fu_3000_p1 = bitcast_ln87_fu_2987_p1[51:0];

assign trunc_ln97_fu_2119_p1 = timestamp_in[69:0];

assign v1_10_fu_1957_p4 = {{FIFO_10[11:6]}};

assign v1_11_fu_2038_p4 = {{FIFO_11[11:6]}};

assign v1_1_fu_1228_p4 = {{FIFO_1[11:6]}};

assign v1_2_fu_1309_p4 = {{FIFO_2[11:6]}};

assign v1_3_fu_1390_p4 = {{FIFO_3[11:6]}};

assign v1_4_fu_1471_p4 = {{FIFO_4[11:6]}};

assign v1_5_fu_1552_p4 = {{FIFO_5[11:6]}};

assign v1_6_fu_1633_p4 = {{FIFO_6[11:6]}};

assign v1_7_fu_1714_p4 = {{FIFO_7[11:6]}};

assign v1_8_fu_1795_p4 = {{FIFO_8[11:6]}};

assign v1_9_fu_1876_p4 = {{FIFO_9[11:6]}};

assign v1_fu_1147_p4 = {{FIFO_0[11:6]}};

assign xor_ln294_10_fu_3855_p2 = (or_ln294_6_fu_3849_p2 ^ 1'd1);

assign xor_ln294_11_fu_3887_p2 = (or_ln294_7_fu_3881_p2 ^ 1'd1);

assign xor_ln294_12_fu_4059_p2 = (icmp_ln294_20_fu_3985_p2 ^ 1'd1);

assign xor_ln294_13_fu_4085_p2 = (or_ln294_8_fu_4079_p2 ^ 1'd1);

assign xor_ln294_14_fu_4117_p2 = (or_ln294_9_fu_4111_p2 ^ 1'd1);

assign xor_ln294_15_fu_4289_p2 = (icmp_ln294_25_fu_4215_p2 ^ 1'd1);

assign xor_ln294_16_fu_4315_p2 = (or_ln294_10_fu_4309_p2 ^ 1'd1);

assign xor_ln294_17_fu_4347_p2 = (or_ln294_11_fu_4341_p2 ^ 1'd1);

assign xor_ln294_18_fu_4519_p2 = (icmp_ln294_30_fu_4445_p2 ^ 1'd1);

assign xor_ln294_19_fu_4545_p2 = (or_ln294_12_fu_4539_p2 ^ 1'd1);

assign xor_ln294_1_fu_3165_p2 = (or_ln294_fu_3159_p2 ^ 1'd1);

assign xor_ln294_20_fu_4577_p2 = (or_ln294_13_fu_4571_p2 ^ 1'd1);

assign xor_ln294_21_fu_4749_p2 = (icmp_ln294_35_fu_4675_p2 ^ 1'd1);

assign xor_ln294_22_fu_4775_p2 = (or_ln294_14_fu_4769_p2 ^ 1'd1);

assign xor_ln294_23_fu_4807_p2 = (or_ln294_15_fu_4801_p2 ^ 1'd1);

assign xor_ln294_24_fu_4979_p2 = (icmp_ln294_40_fu_4905_p2 ^ 1'd1);

assign xor_ln294_25_fu_5005_p2 = (or_ln294_16_fu_4999_p2 ^ 1'd1);

assign xor_ln294_26_fu_5037_p2 = (or_ln294_17_fu_5031_p2 ^ 1'd1);

assign xor_ln294_27_fu_5209_p2 = (icmp_ln294_45_fu_5135_p2 ^ 1'd1);

assign xor_ln294_28_fu_5235_p2 = (or_ln294_18_fu_5229_p2 ^ 1'd1);

assign xor_ln294_29_fu_5267_p2 = (or_ln294_19_fu_5261_p2 ^ 1'd1);

assign xor_ln294_2_fu_3197_p2 = (or_ln294_1_fu_3191_p2 ^ 1'd1);

assign xor_ln294_30_fu_5439_p2 = (icmp_ln294_50_fu_5365_p2 ^ 1'd1);

assign xor_ln294_31_fu_5465_p2 = (or_ln294_20_fu_5459_p2 ^ 1'd1);

assign xor_ln294_32_fu_5497_p2 = (or_ln294_21_fu_5491_p2 ^ 1'd1);

assign xor_ln294_33_fu_5669_p2 = (icmp_ln294_55_fu_5595_p2 ^ 1'd1);

assign xor_ln294_34_fu_5695_p2 = (or_ln294_22_fu_5689_p2 ^ 1'd1);

assign xor_ln294_35_fu_5727_p2 = (or_ln294_23_fu_5721_p2 ^ 1'd1);

assign xor_ln294_3_fu_3369_p2 = (icmp_ln294_5_fu_3295_p2 ^ 1'd1);

assign xor_ln294_4_fu_3395_p2 = (or_ln294_2_fu_3389_p2 ^ 1'd1);

assign xor_ln294_5_fu_3427_p2 = (or_ln294_3_fu_3421_p2 ^ 1'd1);

assign xor_ln294_6_fu_3599_p2 = (icmp_ln294_10_fu_3525_p2 ^ 1'd1);

assign xor_ln294_7_fu_3625_p2 = (or_ln294_4_fu_3619_p2 ^ 1'd1);

assign xor_ln294_8_fu_3657_p2 = (or_ln294_5_fu_3651_p2 ^ 1'd1);

assign xor_ln294_9_fu_3829_p2 = (icmp_ln294_15_fu_3755_p2 ^ 1'd1);

assign xor_ln294_fu_3139_p2 = (icmp_ln294_fu_3065_p2 ^ 1'd1);

assign zext_ln294_10_fu_3575_p1 = $unsigned(sext_ln294_5_fu_3571_p1);

assign zext_ln294_12_fu_3731_p1 = tmp_13_fu_3721_p4;

assign zext_ln294_13_cast_fu_3743_p3 = {{1'd1}, {trunc_ln294_16_fu_3735_p1}};

assign zext_ln294_13_fu_3751_p1 = zext_ln294_13_cast_fu_3743_p3;

assign zext_ln294_14_fu_3805_p1 = $unsigned(sext_ln294_7_fu_3801_p1);

assign zext_ln294_16_fu_3961_p1 = tmp_17_fu_3951_p4;

assign zext_ln294_17_cast_fu_3973_p3 = {{1'd1}, {trunc_ln294_21_fu_3965_p1}};

assign zext_ln294_17_fu_3981_p1 = zext_ln294_17_cast_fu_3973_p3;

assign zext_ln294_18_fu_4035_p1 = $unsigned(sext_ln294_9_fu_4031_p1);

assign zext_ln294_1_cast_fu_3053_p3 = {{1'd1}, {trunc_ln294_1_fu_3045_p1}};

assign zext_ln294_1_fu_3061_p1 = zext_ln294_1_cast_fu_3053_p3;

assign zext_ln294_20_fu_4191_p1 = tmp_21_fu_4181_p4;

assign zext_ln294_21_cast_fu_4203_p3 = {{1'd1}, {trunc_ln294_26_fu_4195_p1}};

assign zext_ln294_21_fu_4211_p1 = zext_ln294_21_cast_fu_4203_p3;

assign zext_ln294_22_fu_4265_p1 = $unsigned(sext_ln294_11_fu_4261_p1);

assign zext_ln294_24_fu_4421_p1 = tmp_25_fu_4411_p4;

assign zext_ln294_25_cast_fu_4433_p3 = {{1'd1}, {trunc_ln294_31_fu_4425_p1}};

assign zext_ln294_25_fu_4441_p1 = zext_ln294_25_cast_fu_4433_p3;

assign zext_ln294_26_fu_4495_p1 = $unsigned(sext_ln294_13_fu_4491_p1);

assign zext_ln294_28_fu_4651_p1 = tmp_29_fu_4641_p4;

assign zext_ln294_29_cast_fu_4663_p3 = {{1'd1}, {trunc_ln294_36_fu_4655_p1}};

assign zext_ln294_29_fu_4671_p1 = zext_ln294_29_cast_fu_4663_p3;

assign zext_ln294_2_fu_3115_p1 = $unsigned(sext_ln294_1_fu_3111_p1);

assign zext_ln294_30_fu_4725_p1 = $unsigned(sext_ln294_15_fu_4721_p1);

assign zext_ln294_32_fu_4881_p1 = tmp_33_fu_4871_p4;

assign zext_ln294_33_cast_fu_4893_p3 = {{1'd1}, {trunc_ln294_41_fu_4885_p1}};

assign zext_ln294_33_fu_4901_p1 = zext_ln294_33_cast_fu_4893_p3;

assign zext_ln294_34_fu_4955_p1 = $unsigned(sext_ln294_17_fu_4951_p1);

assign zext_ln294_36_fu_5111_p1 = tmp_37_fu_5101_p4;

assign zext_ln294_37_cast_fu_5123_p3 = {{1'd1}, {trunc_ln294_46_fu_5115_p1}};

assign zext_ln294_37_fu_5131_p1 = zext_ln294_37_cast_fu_5123_p3;

assign zext_ln294_38_fu_5185_p1 = $unsigned(sext_ln294_19_fu_5181_p1);

assign zext_ln294_40_fu_5341_p1 = tmp_41_fu_5331_p4;

assign zext_ln294_41_cast_fu_5353_p3 = {{1'd1}, {trunc_ln294_51_fu_5345_p1}};

assign zext_ln294_41_fu_5361_p1 = zext_ln294_41_cast_fu_5353_p3;

assign zext_ln294_42_fu_5415_p1 = $unsigned(sext_ln294_21_fu_5411_p1);

assign zext_ln294_44_fu_5571_p1 = tmp_45_fu_5561_p4;

assign zext_ln294_45_cast_fu_5583_p3 = {{1'd1}, {trunc_ln294_56_fu_5575_p1}};

assign zext_ln294_45_fu_5591_p1 = zext_ln294_45_cast_fu_5583_p3;

assign zext_ln294_46_fu_5645_p1 = $unsigned(sext_ln294_23_fu_5641_p1);

assign zext_ln294_4_fu_3271_p1 = tmp_5_fu_3261_p4;

assign zext_ln294_5_cast_fu_3283_p3 = {{1'd1}, {trunc_ln294_6_fu_3275_p1}};

assign zext_ln294_5_fu_3291_p1 = zext_ln294_5_cast_fu_3283_p3;

assign zext_ln294_6_fu_3345_p1 = $unsigned(sext_ln294_3_fu_3341_p1);

assign zext_ln294_8_fu_3501_p1 = tmp_9_fu_3491_p4;

assign zext_ln294_9_cast_fu_3513_p3 = {{1'd1}, {trunc_ln294_11_fu_3505_p1}};

assign zext_ln294_9_fu_3521_p1 = zext_ln294_9_cast_fu_3513_p3;

assign zext_ln294_fu_3041_p1 = tmp4_fu_3031_p4;

assign zext_ln83_10_fu_2353_p1 = v1_10_reg_6408;

assign zext_ln83_11_fu_2376_p1 = v1_11_reg_6428;

assign zext_ln83_1_fu_2146_p1 = v1_1_reg_6228;

assign zext_ln83_2_fu_2169_p1 = v1_2_reg_6248;

assign zext_ln83_3_fu_2192_p1 = v1_3_reg_6268;

assign zext_ln83_4_fu_2215_p1 = v1_4_reg_6288;

assign zext_ln83_5_fu_2238_p1 = v1_5_reg_6308;

assign zext_ln83_6_fu_2261_p1 = v1_6_reg_6328;

assign zext_ln83_7_fu_2284_p1 = v1_7_reg_6348;

assign zext_ln83_8_fu_2307_p1 = v1_8_reg_6368;

assign zext_ln83_9_fu_2330_p1 = v1_9_reg_6388;

assign zext_ln83_fu_2123_p1 = v1_reg_6208;

assign zext_ln84_10_fu_1416_p1 = icmp_ln84_10_fu_1410_p2;

assign zext_ln84_11_fu_1426_p1 = icmp_ln84_11_fu_1420_p2;

assign zext_ln84_12_fu_1487_p1 = icmp_ln84_12_fu_1481_p2;

assign zext_ln84_13_fu_1497_p1 = icmp_ln84_13_fu_1491_p2;

assign zext_ln84_14_fu_1507_p1 = icmp_ln84_14_fu_1501_p2;

assign zext_ln84_15_fu_1568_p1 = icmp_ln84_15_fu_1562_p2;

assign zext_ln84_16_fu_1578_p1 = icmp_ln84_16_fu_1572_p2;

assign zext_ln84_17_fu_1588_p1 = icmp_ln84_17_fu_1582_p2;

assign zext_ln84_18_fu_1649_p1 = icmp_ln84_18_fu_1643_p2;

assign zext_ln84_19_fu_1659_p1 = icmp_ln84_19_fu_1653_p2;

assign zext_ln84_1_fu_1173_p1 = icmp_ln84_1_fu_1167_p2;

assign zext_ln84_20_fu_1669_p1 = icmp_ln84_20_fu_1663_p2;

assign zext_ln84_21_fu_1730_p1 = icmp_ln84_21_fu_1724_p2;

assign zext_ln84_22_fu_1740_p1 = icmp_ln84_22_fu_1734_p2;

assign zext_ln84_23_fu_1750_p1 = icmp_ln84_23_fu_1744_p2;

assign zext_ln84_24_fu_1811_p1 = icmp_ln84_24_fu_1805_p2;

assign zext_ln84_25_fu_1821_p1 = icmp_ln84_25_fu_1815_p2;

assign zext_ln84_26_fu_1831_p1 = icmp_ln84_26_fu_1825_p2;

assign zext_ln84_27_fu_1892_p1 = icmp_ln84_27_fu_1886_p2;

assign zext_ln84_28_fu_1902_p1 = icmp_ln84_28_fu_1896_p2;

assign zext_ln84_29_fu_1912_p1 = icmp_ln84_29_fu_1906_p2;

assign zext_ln84_2_fu_1183_p1 = icmp_ln84_2_fu_1177_p2;

assign zext_ln84_30_fu_1973_p1 = icmp_ln84_30_fu_1967_p2;

assign zext_ln84_31_fu_1983_p1 = icmp_ln84_31_fu_1977_p2;

assign zext_ln84_32_fu_1993_p1 = icmp_ln84_32_fu_1987_p2;

assign zext_ln84_33_fu_2054_p1 = icmp_ln84_33_fu_2048_p2;

assign zext_ln84_34_fu_2064_p1 = icmp_ln84_34_fu_2058_p2;

assign zext_ln84_35_fu_2074_p1 = icmp_ln84_35_fu_2068_p2;

assign zext_ln84_3_fu_1244_p1 = icmp_ln84_3_fu_1238_p2;

assign zext_ln84_4_fu_1254_p1 = icmp_ln84_4_fu_1248_p2;

assign zext_ln84_5_fu_1264_p1 = icmp_ln84_5_fu_1258_p2;

assign zext_ln84_6_fu_1325_p1 = icmp_ln84_6_fu_1319_p2;

assign zext_ln84_7_fu_1335_p1 = icmp_ln84_7_fu_1329_p2;

assign zext_ln84_8_fu_1345_p1 = icmp_ln84_8_fu_1339_p2;

assign zext_ln84_9_fu_1406_p1 = icmp_ln84_9_fu_1400_p2;

assign zext_ln84_fu_1163_p1 = icmp_ln84_fu_1157_p2;

assign zext_ln85_10_fu_1622_p1 = add_ln85_6_fu_1614_p3;

assign zext_ln85_11_fu_1628_p1 = ss_5_fu_1598_p2;

assign zext_ln85_12_fu_1703_p1 = add_ln85_10_fu_1695_p3;

assign zext_ln85_13_fu_1709_p1 = ss_6_fu_1679_p2;

assign zext_ln85_14_fu_1784_p1 = add_ln85_13_fu_1776_p3;

assign zext_ln85_15_fu_1790_p1 = ss_7_fu_1760_p2;

assign zext_ln85_16_fu_1865_p1 = add_ln85_16_fu_1857_p3;

assign zext_ln85_17_fu_1871_p1 = ss_8_fu_1841_p2;

assign zext_ln85_18_fu_1946_p1 = add_ln85_19_fu_1938_p3;

assign zext_ln85_19_fu_1952_p1 = ss_9_fu_1922_p2;

assign zext_ln85_1_fu_1223_p1 = ss_fu_1193_p2;

assign zext_ln85_20_fu_2027_p1 = add_ln85_22_fu_2019_p3;

assign zext_ln85_21_fu_2033_p1 = ss_10_fu_2003_p2;

assign zext_ln85_22_fu_2108_p1 = add_ln85_25_fu_2100_p3;

assign zext_ln85_23_fu_2114_p1 = ss_11_fu_2084_p2;

assign zext_ln85_24_fu_2399_p1 = lshr_ln_reg_6468_pp0_iter3_reg;

assign zext_ln85_25_fu_2440_p1 = lshr_ln85_1_reg_6488_pp0_iter3_reg;

assign zext_ln85_26_fu_2481_p1 = lshr_ln85_2_reg_6508_pp0_iter3_reg;

assign zext_ln85_27_fu_2522_p1 = lshr_ln85_3_reg_6528_pp0_iter3_reg;

assign zext_ln85_28_fu_2563_p1 = lshr_ln85_4_reg_6548_pp0_iter3_reg;

assign zext_ln85_29_fu_2604_p1 = lshr_ln85_5_reg_6568_pp0_iter3_reg;

assign zext_ln85_2_fu_1298_p1 = add_ln85_4_fu_1290_p3;

assign zext_ln85_30_fu_2645_p1 = lshr_ln85_6_reg_6588_pp0_iter3_reg;

assign zext_ln85_31_fu_2686_p1 = lshr_ln85_7_reg_6608_pp0_iter3_reg;

assign zext_ln85_32_fu_2727_p1 = lshr_ln85_8_reg_6628_pp0_iter3_reg;

assign zext_ln85_33_fu_2768_p1 = lshr_ln85_9_reg_6648_pp0_iter3_reg;

assign zext_ln85_34_fu_2809_p1 = lshr_ln85_s_reg_6668_pp0_iter3_reg;

assign zext_ln85_35_fu_2850_p1 = lshr_ln85_10_reg_6688_pp0_iter3_reg;

assign zext_ln85_3_fu_1304_p1 = ss_1_fu_1274_p2;

assign zext_ln85_4_fu_1379_p1 = add_ln85_8_fu_1371_p3;

assign zext_ln85_5_fu_1385_p1 = ss_2_fu_1355_p2;

assign zext_ln85_6_fu_1460_p1 = add_ln85_s_fu_1452_p3;

assign zext_ln85_7_fu_1466_p1 = ss_3_fu_1436_p2;

assign zext_ln85_8_fu_1541_p1 = add_ln85_2_fu_1533_p3;

assign zext_ln85_9_fu_1547_p1 = ss_4_fu_1517_p2;

assign zext_ln85_fu_1217_p1 = add_ln_fu_1209_p3;

assign zext_ln87_10_fu_2823_p1 = charge1_20_fu_2818_p2;

assign zext_ln87_11_fu_2864_p1 = charge1_22_fu_2859_p2;

assign zext_ln87_1_fu_2454_p1 = charge1_2_fu_2449_p2;

assign zext_ln87_2_fu_2495_p1 = charge1_4_fu_2490_p2;

assign zext_ln87_3_fu_2536_p1 = charge1_6_fu_2531_p2;

assign zext_ln87_4_fu_2577_p1 = charge1_8_fu_2572_p2;

assign zext_ln87_5_fu_2618_p1 = charge1_10_fu_2613_p2;

assign zext_ln87_6_fu_2659_p1 = charge1_12_fu_2654_p2;

assign zext_ln87_7_fu_2700_p1 = charge1_14_fu_2695_p2;

assign zext_ln87_8_fu_2741_p1 = charge1_16_fu_2736_p2;

assign zext_ln87_9_fu_2782_p1 = charge1_18_fu_2777_p2;

assign zext_ln87_fu_2413_p1 = charge1_fu_2408_p2;

assign zext_ln95_10_fu_2840_p1 = charge1_21_fu_2833_p3;

assign zext_ln95_11_fu_2881_p1 = charge1_23_fu_2874_p3;

assign zext_ln95_1_fu_2471_p1 = charge1_3_fu_2464_p3;

assign zext_ln95_2_fu_2512_p1 = charge1_5_fu_2505_p3;

assign zext_ln95_3_fu_2553_p1 = charge1_7_fu_2546_p3;

assign zext_ln95_4_fu_2594_p1 = charge1_9_fu_2587_p3;

assign zext_ln95_5_fu_2635_p1 = charge1_11_fu_2628_p3;

assign zext_ln95_6_fu_2676_p1 = charge1_13_fu_2669_p3;

assign zext_ln95_7_fu_2717_p1 = charge1_15_fu_2710_p3;

assign zext_ln95_8_fu_2758_p1 = charge1_17_fu_2751_p3;

assign zext_ln95_9_fu_2799_p1 = charge1_19_fu_2792_p3;

assign zext_ln95_fu_2430_p1 = charge1_1_fu_2423_p3;

endmodule //ts_s30xl_threshold_trigger_hw
