{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624798738861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624798738865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 17:28:58 2021 " "Processing started: Sun Jun 27 17:28:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624798738865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624798738865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mainFP -c mainFP " "Command: quartus_map --read_settings_files=on --write_settings_files=off mainFP -c mainFP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624798738865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624798739544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624798739544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfp.v 6 6 " "Found 6 design units, including 6 entities, in source file mainfp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTDP " "Found entity 1: MULTDP" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULTCU " "Found entity 2: MULTCU" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""} { "Info" "ISGN_ENTITY_NAME" "3 seqmult " "Found entity 3: seqmult" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""} { "Info" "ISGN_ENTITY_NAME" "4 mainFPDP " "Found entity 4: mainFPDP" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""} { "Info" "ISGN_ENTITY_NAME" "5 mainFPCU " "Found entity 5: mainFPCU" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""} { "Info" "ISGN_ENTITY_NAME" "6 mainFP " "Found entity 6: mainFP" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624798756321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624798756321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainFP " "Elaborating entity \"mainFP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624798756419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPDP mainFPDP:dp " "Elaborating entity \"mainFPDP\" for hierarchy \"mainFPDP:dp\"" {  } { { "mainFP.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798756442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seqmult mainFPDP:dp\|seqmult:seqmult1 " "Elaborating entity \"seqmult\" for hierarchy \"mainFPDP:dp\|seqmult:seqmult1\"" {  } { { "mainFP.v" "seqmult1" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798756471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTDP mainFPDP:dp\|seqmult:seqmult1\|MULTDP:dp " "Elaborating entity \"MULTDP\" for hierarchy \"mainFPDP:dp\|seqmult:seqmult1\|MULTDP:dp\"" {  } { { "mainFP.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798756485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 mainFP.v(44) " "Verilog HDL assignment warning at mainFP.v(44): truncated value with size 32 to match size of target (24)" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624798756490 "|mainFP|mainFPDP:dp|seqmult:seqmult1|MULTDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTCU mainFPDP:dp\|seqmult:seqmult1\|MULTCU:cu " "Elaborating entity \"MULTCU\" for hierarchy \"mainFPDP:dp\|seqmult:seqmult1\|MULTCU:cu\"" {  } { { "mainFP.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798756522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mainFP.v(89) " "Verilog HDL assignment warning at mainFP.v(89): truncated value with size 32 to match size of target (5)" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624798756524 "|mainFP|mainFPDP:dp|seqmult:seqmult1|MULTCU:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainFPCU mainFPCU:cu " "Elaborating entity \"mainFPCU\" for hierarchy \"mainFPCU:cu\"" {  } { { "mainFP.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798756540 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "doneMul mainFP.v(157) " "Verilog HDL Always Construct warning at mainFP.v(157): variable \"doneMul\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mainFP.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/mainFP/mainFP.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624798756541 "|mainFP|mainFPCU:cu"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624798758203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624798758774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624798759065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624798759065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624798759227 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624798759227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624798759227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624798759227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624798759274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 17:29:19 2021 " "Processing ended: Sun Jun 27 17:29:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624798759274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624798759274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624798759274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624798759274 ""}
