
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014809                       # Number of seconds simulated
sim_ticks                                 14809068400                       # Number of ticks simulated
final_tick                                14809068400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67154                       # Simulator instruction rate (inst/s)
host_op_rate                                   143451                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26989886                       # Simulator tick rate (ticks/s)
host_mem_usage                               13944152                       # Number of bytes of host memory used
host_seconds                                   548.69                       # Real time elapsed on the host
sim_insts                                    36846426                       # Number of instructions simulated
sim_ops                                      78709829                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           800                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           29696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        99456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher        96960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       550016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             798336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cam_pipe_datapath         3072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher         1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         1515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         8594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cam_pipe_datapath           48                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 48                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1499622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2005258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher      6715885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher      6547340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      37140486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53908590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1499622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1499622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cam_pipe_datapath       207440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               207440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cam_pipe_datapath       207440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1499622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2005258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher      6715885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher      6547340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     37140486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54116031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       12474                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         48                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12474                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 797312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  798336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   14808746407                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12474                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   48                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.781973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   296.629948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.736236                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          394     24.00%     24.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          291     17.72%     41.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          148      9.01%     50.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      5.85%     56.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      5.12%     61.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           69      4.20%     65.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      3.11%     69.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      3.41%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          453     27.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1642                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          10234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  10234.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             32                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean            32                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    836874627                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1117179627                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   62290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     67175.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                89675.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        53.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    10818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      29                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1182618.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             3027091.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             1472486.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                36930894                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           127424.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         36117388.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         15636564.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1349213.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    19313451.500000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         3942609                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     70817306.512500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           189196873.687500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             12.775744                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          14630877860                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1232389                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      84270000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13364400907                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    532781168                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      92590658                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    733793278                       # Time in different power states
system.mem_ctrls_1.actEnergy             1961385.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             955046.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                26380662                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18370051.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         9613091.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         773551.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    10351968.550000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    1840523.375000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     70177958.700000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           140636088.975000                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower              9.496620                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          14700006110                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       991925                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      42832500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14058217400                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    248720799                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      64978971                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    393326805                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.smv_datapath.clk_domain.clock             1000                       # Clock period in ticks
system.aladdin_traffic_generator.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cam_pipe_datapath.clk_domain.clock         1000                       # Clock period in ticks
system.cam_pipe_datapath.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cam_pipe_datapath.cache_queue_reads            0                       # Number of reads to the cam_pipe_datapath.cache_queue
system.cam_pipe_datapath.cache_queue_writes            0                       # Number of writes to the cam_pipe_datapath.cache_queue
system.cam_pipe_datapath.total_dcache_loads            0                       # Total number of dcache loads
system.cam_pipe_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cam_pipe_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::0            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::1            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::2            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::3            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::4            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::5            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::6            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::7            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::8            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::9            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::10            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::11            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::12            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::13            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::14            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::15            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::16            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::17            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::18            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::19            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::20            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::21            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::22            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::23            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::24            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::25            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::26            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::27            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::28            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::29            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.cam_pipe_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.cam_pipe_datapath.total_acp_loads            0                       # Total number of ACP loads
system.cam_pipe_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.cam_pipe_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::0             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::1             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::2             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::3             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::4             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::5             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::6             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::7             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::8             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::9             0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.cam_pipe_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.cam_pipe_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.cam_pipe_datapath.sim_cycles            409032                       # Total accelerator cycles
system.cam_pipe_datapath.tlb.hits                   0                       # TLB hits
system.cam_pipe_datapath.tlb.misses                 0                       # TLB misses
system.cam_pipe_datapath.tlb.reads                  0                       # TLB reads
system.cam_pipe_datapath.tlb.updates                0                       # TLB updates
system.cam_pipe_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cam_pipe_datapath.cache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cam_pipe_datapath.cache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cam_pipe_datapath.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cam_pipe_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cam_pipe_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cam_pipe_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.cam_pipe_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cam_pipe_datapath.cache.tags.replacements            0                       # number of replacements
system.cam_pipe_datapath.cache.tags.tagsinuse     0.270467                       # Cycle average of tags in use
system.cam_pipe_datapath.cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cam_pipe_datapath.cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cam_pipe_datapath.cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cam_pipe_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cam_pipe_datapath.cache.tags.occ_blocks::cam_pipe_datapath.cache     0.000015                       # Average occupied blocks per requestor
system.cam_pipe_datapath.cache.tags.occ_blocks::cam_pipe_datapath.cache.prefetcher     0.270453                       # Average occupied blocks per requestor
system.cam_pipe_datapath.cache.tags.occ_percent::cam_pipe_datapath.cache     0.000000                       # Average percentage of cache occupancy
system.cam_pipe_datapath.cache.tags.occ_percent::cam_pipe_datapath.cache.prefetcher     0.001056                       # Average percentage of cache occupancy
system.cam_pipe_datapath.cache.tags.occ_percent::total     0.001057                       # Average percentage of cache occupancy
system.cam_pipe_datapath.cache.tags.tag_accesses           13                       # Number of tag accesses
system.cam_pipe_datapath.cache.tags.data_accesses           13                       # Number of data accesses
system.cam_pipe_datapath.cache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cam_pipe_datapath.cache.WriteReq_misses::cam_pipe_datapath.cache            2                       # number of WriteReq misses
system.cam_pipe_datapath.cache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cam_pipe_datapath.cache.demand_misses::cam_pipe_datapath.cache            2                       # number of demand (read+write) misses
system.cam_pipe_datapath.cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cam_pipe_datapath.cache.overall_misses::cam_pipe_datapath.cache            2                       # number of overall misses
system.cam_pipe_datapath.cache.overall_misses::total            2                       # number of overall misses
system.cam_pipe_datapath.cache.WriteReq_miss_latency::cam_pipe_datapath.cache        44000                       # number of WriteReq miss cycles
system.cam_pipe_datapath.cache.WriteReq_miss_latency::total        44000                       # number of WriteReq miss cycles
system.cam_pipe_datapath.cache.demand_miss_latency::cam_pipe_datapath.cache        44000                       # number of demand (read+write) miss cycles
system.cam_pipe_datapath.cache.demand_miss_latency::total        44000                       # number of demand (read+write) miss cycles
system.cam_pipe_datapath.cache.overall_miss_latency::cam_pipe_datapath.cache        44000                       # number of overall miss cycles
system.cam_pipe_datapath.cache.overall_miss_latency::total        44000                       # number of overall miss cycles
system.cam_pipe_datapath.cache.WriteReq_accesses::cam_pipe_datapath.cache            2                       # number of WriteReq accesses(hits+misses)
system.cam_pipe_datapath.cache.WriteReq_accesses::total            2                       # number of WriteReq accesses(hits+misses)
system.cam_pipe_datapath.cache.demand_accesses::cam_pipe_datapath.cache            2                       # number of demand (read+write) accesses
system.cam_pipe_datapath.cache.demand_accesses::total            2                       # number of demand (read+write) accesses
system.cam_pipe_datapath.cache.overall_accesses::cam_pipe_datapath.cache            2                       # number of overall (read+write) accesses
system.cam_pipe_datapath.cache.overall_accesses::total            2                       # number of overall (read+write) accesses
system.cam_pipe_datapath.cache.WriteReq_miss_rate::cam_pipe_datapath.cache            1                       # miss rate for WriteReq accesses
system.cam_pipe_datapath.cache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cam_pipe_datapath.cache.demand_miss_rate::cam_pipe_datapath.cache            1                       # miss rate for demand accesses
system.cam_pipe_datapath.cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cam_pipe_datapath.cache.overall_miss_rate::cam_pipe_datapath.cache            1                       # miss rate for overall accesses
system.cam_pipe_datapath.cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cam_pipe_datapath.cache.WriteReq_avg_miss_latency::cam_pipe_datapath.cache        22000                       # average WriteReq miss latency
system.cam_pipe_datapath.cache.WriteReq_avg_miss_latency::total        22000                       # average WriteReq miss latency
system.cam_pipe_datapath.cache.demand_avg_miss_latency::cam_pipe_datapath.cache        22000                       # average overall miss latency
system.cam_pipe_datapath.cache.demand_avg_miss_latency::total        22000                       # average overall miss latency
system.cam_pipe_datapath.cache.overall_avg_miss_latency::cam_pipe_datapath.cache        22000                       # average overall miss latency
system.cam_pipe_datapath.cache.overall_avg_miss_latency::total        22000                       # average overall miss latency
system.cam_pipe_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cam_pipe_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cam_pipe_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cam_pipe_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cam_pipe_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cam_pipe_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cam_pipe_datapath.cache.WriteReq_mshr_misses::cam_pipe_datapath.cache            2                       # number of WriteReq MSHR misses
system.cam_pipe_datapath.cache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cam_pipe_datapath.cache.HardPFReq_mshr_misses::cam_pipe_datapath.cache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cam_pipe_datapath.cache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cam_pipe_datapath.cache.demand_mshr_misses::cam_pipe_datapath.cache            2                       # number of demand (read+write) MSHR misses
system.cam_pipe_datapath.cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cam_pipe_datapath.cache.overall_mshr_misses::cam_pipe_datapath.cache            2                       # number of overall MSHR misses
system.cam_pipe_datapath.cache.overall_mshr_misses::cam_pipe_datapath.cache.prefetcher            9                       # number of overall MSHR misses
system.cam_pipe_datapath.cache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cam_pipe_datapath.cache.WriteReq_mshr_miss_latency::cam_pipe_datapath.cache        40800                       # number of WriteReq MSHR miss cycles
system.cam_pipe_datapath.cache.WriteReq_mshr_miss_latency::total        40800                       # number of WriteReq MSHR miss cycles
system.cam_pipe_datapath.cache.HardPFReq_mshr_miss_latency::cam_pipe_datapath.cache.prefetcher       298791                       # number of HardPFReq MSHR miss cycles
system.cam_pipe_datapath.cache.HardPFReq_mshr_miss_latency::total       298791                       # number of HardPFReq MSHR miss cycles
system.cam_pipe_datapath.cache.demand_mshr_miss_latency::cam_pipe_datapath.cache        40800                       # number of demand (read+write) MSHR miss cycles
system.cam_pipe_datapath.cache.demand_mshr_miss_latency::total        40800                       # number of demand (read+write) MSHR miss cycles
system.cam_pipe_datapath.cache.overall_mshr_miss_latency::cam_pipe_datapath.cache        40800                       # number of overall MSHR miss cycles
system.cam_pipe_datapath.cache.overall_mshr_miss_latency::cam_pipe_datapath.cache.prefetcher       298791                       # number of overall MSHR miss cycles
system.cam_pipe_datapath.cache.overall_mshr_miss_latency::total       339591                       # number of overall MSHR miss cycles
system.cam_pipe_datapath.cache.WriteReq_mshr_miss_rate::cam_pipe_datapath.cache            1                       # mshr miss rate for WriteReq accesses
system.cam_pipe_datapath.cache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.cam_pipe_datapath.cache.HardPFReq_mshr_miss_rate::cam_pipe_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cam_pipe_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cam_pipe_datapath.cache.demand_mshr_miss_rate::cam_pipe_datapath.cache            1                       # mshr miss rate for demand accesses
system.cam_pipe_datapath.cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cam_pipe_datapath.cache.overall_mshr_miss_rate::cam_pipe_datapath.cache            1                       # mshr miss rate for overall accesses
system.cam_pipe_datapath.cache.overall_mshr_miss_rate::cam_pipe_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cam_pipe_datapath.cache.overall_mshr_miss_rate::total     5.500000                       # mshr miss rate for overall accesses
system.cam_pipe_datapath.cache.WriteReq_avg_mshr_miss_latency::cam_pipe_datapath.cache        20400                       # average WriteReq mshr miss latency
system.cam_pipe_datapath.cache.WriteReq_avg_mshr_miss_latency::total        20400                       # average WriteReq mshr miss latency
system.cam_pipe_datapath.cache.HardPFReq_avg_mshr_miss_latency::cam_pipe_datapath.cache.prefetcher        33199                       # average HardPFReq mshr miss latency
system.cam_pipe_datapath.cache.HardPFReq_avg_mshr_miss_latency::total        33199                       # average HardPFReq mshr miss latency
system.cam_pipe_datapath.cache.demand_avg_mshr_miss_latency::cam_pipe_datapath.cache        20400                       # average overall mshr miss latency
system.cam_pipe_datapath.cache.demand_avg_mshr_miss_latency::total        20400                       # average overall mshr miss latency
system.cam_pipe_datapath.cache.overall_avg_mshr_miss_latency::cam_pipe_datapath.cache        20400                       # average overall mshr miss latency
system.cam_pipe_datapath.cache.overall_avg_mshr_miss_latency::cam_pipe_datapath.cache.prefetcher        33199                       # average overall mshr miss latency
system.cam_pipe_datapath.cache.overall_avg_mshr_miss_latency::total 30871.909091                       # average overall mshr miss latency
system.cpu.branchPred.lookups                18303883                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18303883                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            953931                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16342260                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  657544                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             104229                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        16342260                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            9009383                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7332877                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       580159                       # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8581526                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5171465                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         95435                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         14021                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     8327649                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          5705                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         37022672                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11471081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       60545698                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    18303883                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9666927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      22542272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1914748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 2849                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         26516                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7401                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   8322240                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                251162                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           35007493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.782195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.588749                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14451802     41.28%     41.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   886638      2.53%     43.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   766945      2.19%     46.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1418411      4.05%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   999402      2.85%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2341325      6.69%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1016494      2.90%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1085603      3.10%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12040873     34.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             35007493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.494397                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.635368                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10449826                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4936088                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17210770                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1453435                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 957374                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              123663793                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 957374                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11218000                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3735350                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11932                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17688504                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1396333                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              118961892                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4447                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1056674                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   7290                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 180809                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           140614142                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             319215255                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        184128037                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2716290                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              92147428                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 48466682                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                646                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            672                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3913280                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             10165828                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6628787                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            228833                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            63359                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  110678330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               23760                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  96626448                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            401645                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        31992241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     59951360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          22725                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      35007493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.760165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.403040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10377783     29.64%     29.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3230899      9.23%     38.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3512408     10.03%     48.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3397265      9.70%     58.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5036862     14.39%     73.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3794164     10.84%     83.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3251803      9.29%     93.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1700620      4.86%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              705689      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35007493                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1722071     95.80%     95.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 41673      2.32%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15929      0.89%     99.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16299      0.91%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               769      0.04%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              779      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           2621491      2.71%      2.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              77175776     79.87%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                68152      0.07%     82.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               1263471      1.31%     83.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1159390      1.20%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8604139      8.90%     94.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5339891      5.53%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          323581      0.33%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          70557      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               96626448                       # Type of FU issued
system.cpu.iq.rate                           2.609926                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1797520                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018603                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          227263741                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         140241454                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     92218002                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3195808                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2453661                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1435665                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               94189336                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1613141                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           539436                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3103648                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2605                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1014                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2073338                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3151                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 957374                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3678408                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15035                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           110702090                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             53882                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              10165828                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              6628787                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               9064                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7692                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6718                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1014                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         324481                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       947645                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1272126                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94304349                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8524572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2322094                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     13694556                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12157739                       # Number of branches executed
system.cpu.iew.exec_stores                    5169984                       # Number of stores executed
system.cpu.iew.exec_rate                     2.547205                       # Inst execution rate
system.cpu.iew.wb_sent                       93979463                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93653667                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  67620014                       # num instructions producing a value
system.cpu.iew.wb_consumers                 117694871                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.529630                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.574537                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31992259                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1035                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            956742                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     30453130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.584622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.680228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9674602     31.77%     31.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4201788     13.80%     45.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3799906     12.48%     58.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3556757     11.68%     69.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2576157      8.46%     78.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1955953      6.42%     84.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       445994      1.46%     86.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       458183      1.50%     87.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3783790     12.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     30453130                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             36846426                       # Number of instructions committed
system.cpu.commit.committedOps               78709829                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11617625                       # Number of memory references committed
system.cpu.commit.loads                       7062178                       # Number of loads committed
system.cpu.commit.membars                         540                       # Number of memory barriers committed
system.cpu.commit.branches                   10889402                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1057615                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  75854491                       # Number of committed integer instructions.
system.cpu.commit.function_calls               468150                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2183260      2.77%      2.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62871245     79.88%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68015      0.09%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          1159113      1.47%     84.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         810571      1.03%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         6875817      8.74%     93.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4509940      5.73%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       186361      0.24%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        45507      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          78709829                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3783790                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    137371402                       # The number of ROB reads
system.cpu.rob.rob_writes                   225995368                       # The number of ROB writes
system.cpu.timesIdled                           78183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2015179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    36846426                       # Number of Instructions Simulated
system.cpu.committedOps                      78709829                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.004783                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.004783                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.995240                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.995240                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                136531107                       # number of integer regfile reads
system.cpu.int_regfile_writes                77288766                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2230095                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1223558                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  65147868                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 30488417                       # number of cc regfile writes
system.cpu.misc_regfile_reads                35547070                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued     81844909                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     98955109                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     16595087                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull        20065                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       1013155                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             43205                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.300549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12484626                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            282.272400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          85430400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   136.000372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   886.300177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.132813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.865528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          903                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.881836                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.118164                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25036311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25036311                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7929703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7929703                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4554905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4554905                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      12484608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12484608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12484608                       # number of overall hits
system.cpu.dcache.overall_hits::total        12484608                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        10758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10758                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          667                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        11425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11425                       # number of overall misses
system.cpu.dcache.overall_misses::total         11425                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    408151200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    408151200                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     27920000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27920000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    436071200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    436071200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    436071200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    436071200                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      7940461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7940461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4555572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4555572                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     12496033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12496033                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     12496033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12496033                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001355                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000146                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000146                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000914                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37939.319576                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37939.319576                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41859.070465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41859.070465                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38168.157549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38168.157549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38168.157549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38168.157549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          567                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.326087                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.916667                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             30106                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks        16809                       # number of writebacks
system.cpu.dcache.writebacks::total             16809                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         6540                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6540                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         6620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         6620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6620                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4218                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4218                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          587                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          587                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher        39462                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        39462                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher        39462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44267                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    154283200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    154283200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     25401600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25401600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher   1276441143                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   1276441143                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    179684800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    179684800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    179684800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher   1276441143                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1456125943                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003542                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36577.335230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36577.335230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43273.594549                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43273.594549                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 32346.083397                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 32346.083397                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37395.379813                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37395.379813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37395.379813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 32346.083397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32894.163666                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued     58608776                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified     59261961                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit       596970                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         1281                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       7315959                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            854063                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.698003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8166746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            854575                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.556500                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         159836000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    60.270232                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   451.427771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.117715                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.881695                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17499055                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17499055                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      8166746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8166746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8166746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8166746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8166746                       # number of overall hits
system.cpu.icache.overall_hits::total         8166746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       155494                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        155494                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       155494                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         155494                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       155494                       # number of overall misses
system.cpu.icache.overall_misses::total        155494                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2709042400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2709042400                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2709042400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2709042400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2709042400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2709042400                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8322240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8322240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8322240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8322240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8322240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8322240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.018684                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018684                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.018684                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018684                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.018684                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018684                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17422.166772                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17422.166772                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 17422.166772                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17422.166772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 17422.166772                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17422.166772                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            642433                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        91363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        91363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        91363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        91363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        91363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        91363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        64131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        64131                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher       790448                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       790448                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        64131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        64131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        64131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher       790448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       854579                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1550702400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1550702400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher  18761003517                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  18761003517                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1550702400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1550702400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1550702400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher  18761003517                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20311705917                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007706                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007706                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007706                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007706                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.102686                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24180.231089                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24180.231089                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 23734.646070                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 23734.646070                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24180.231089                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24180.231089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24180.231089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 23734.646070                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23768.084539                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          2140020                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3135189                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               868371                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 35                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                235723                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  9808.095518                       # Cycle average of tags in use
system.l2.tags.total_refs                     1719043                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    137.964928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        271.943855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        372.746011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.dcache.prefetcher  1293.576006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.icache.prefetcher  1236.104703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  6633.724944                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.008299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.dcache.prefetcher     0.039477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.icache.prefetcher     0.037723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.202445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.299319                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11648                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          648                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.355469                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.024780                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13820628                       # Number of tag accesses
system.l2.tags.data_accesses                 13820628                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        16809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16809                       # number of WritebackDirty hits
system.l2.UpgradeReq_hits::cpu.data                 5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                474                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu.dcache.prefetcher            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   475                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.inst          63777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.data           3833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.dcache.prefetcher        36186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu.icache.prefetcher       787562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            891358                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 63777                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  4307                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.dcache.prefetcher        36187                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.icache.prefetcher       787562                       # number of demand (read+write) hits
system.l2.demand_hits::total                   891833                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                63777                       # number of overall hits
system.l2.overall_hits::cpu.data                 4307                       # number of overall hits
system.l2.overall_hits::cpu.dcache.prefetcher        36187                       # number of overall hits
system.l2.overall_hits::cpu.icache.prefetcher       787562                       # number of overall hits
system.l2.overall_hits::total                  891833                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data               99                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  99                       # number of ReadExReq misses
system.l2.ReadSharedReq_misses::cpu.inst          350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.data          383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.dcache.prefetcher         3275                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu.icache.prefetcher         2869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6877                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 482                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.dcache.prefetcher         3275                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.icache.prefetcher         2869                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6976                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data                482                       # number of overall misses
system.l2.overall_misses::cpu.dcache.prefetcher         3275                       # number of overall misses
system.l2.overall_misses::cpu.icache.prefetcher         2869                       # number of overall misses
system.l2.overall_misses::total                  6976                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data       456800                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       456800                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     13997599                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13997599                       # number of ReadExReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.inst     55577995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     57773592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.dcache.prefetcher    401569223                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.icache.prefetcher    396819261                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    911740071                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      55577995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71771191                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.dcache.prefetcher    401569223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.icache.prefetcher    396819261                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        925737670                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     55577995                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71771191                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.dcache.prefetcher    401569223                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.icache.prefetcher    396819261                       # number of overall miss cycles
system.l2.overall_miss_latency::total       925737670                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16809                       # number of WritebackDirty accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.inst        64127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         4216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.dcache.prefetcher        39461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.icache.prefetcher       790431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        898235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             64127                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4789                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.dcache.prefetcher        39462                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.icache.prefetcher       790431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               898809                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            64127                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4789                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.dcache.prefetcher        39462                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.icache.prefetcher       790431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              898809                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.687500                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.172775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.172474                       # miss rate for ReadExReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.inst     0.005458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.090844                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.dcache.prefetcher     0.082993                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.icache.prefetcher     0.003630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007656                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.005458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.100647                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.dcache.prefetcher     0.082991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.icache.prefetcher     0.003630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007761                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.005458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.100647                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.dcache.prefetcher     0.082991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.icache.prefetcher     0.003630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007761                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 41527.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 41527.272727                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 141389.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141389.888889                       # average ReadExReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.inst 158794.271429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 150844.887728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.dcache.prefetcher 122616.556641                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.icache.prefetcher 138312.743465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132578.169405                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 158794.271429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 148902.885892                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.dcache.prefetcher 122616.556641                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.icache.prefetcher 138312.743465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132703.221044                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 158794.271429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 148902.885892                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.dcache.prefetcher 122616.556641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.icache.prefetcher 138312.743465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132703.221044                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5252                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       340                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.447059                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.inst            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.dcache.prefetcher         1754                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.icache.prefetcher         1369                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3141                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.dcache.prefetcher         1754                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.icache.prefetcher         1369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3142                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.dcache.prefetcher         1754                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.icache.prefetcher         1369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3142                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         8642                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           8642                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             98                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.inst          347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.dcache.prefetcher         1521                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.icache.prefetcher         1500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3736                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.dcache.prefetcher         1521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.icache.prefetcher         1500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3834                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.dcache.prefetcher         1521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.icache.prefetcher         1500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         8642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12476                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    985622750                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    985622750                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       276600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       276600                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12347999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12347999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.inst     49741195                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     50527192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.dcache.prefetcher    218281417                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.icache.prefetcher    227049479                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    545599283                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49741195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     62875191                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.dcache.prefetcher    218281417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.icache.prefetcher    227049479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    557947282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49741195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     62875191                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.dcache.prefetcher    218281417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.icache.prefetcher    227049479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    985622750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1543570032                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.171030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.170732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.inst     0.005411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.087287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.dcache.prefetcher     0.038544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.icache.prefetcher     0.001898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.005411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.097306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.dcache.prefetcher     0.038543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.icache.prefetcher     0.001898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004266                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.005411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.097306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.dcache.prefetcher     0.038543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.icache.prefetcher     0.001898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013881                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 114050.306642                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 114050.306642                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 25145.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25145.454545                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 125999.989796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125999.989796                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 143346.383285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 137302.152174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 143511.779750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.icache.prefetcher 151366.319333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 146038.351981                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 143346.383285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 134925.302575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.dcache.prefetcher 143511.779750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.icache.prefetcher 151366.319333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145526.155973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 143346.383285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 134925.302575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 143511.779750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 151366.319333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 114050.306642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123723.151010                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         12740                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          242                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 146                       # Transaction distribution
system.membus.trans_dist::ReadResp              12533                       # Transaction distribution
system.membus.trans_dist::WriteReq                 48                       # Transaction distribution
system.membus.trans_dist::WriteResp                48                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               100                       # Transaction distribution
system.membus.trans_dist::ReadExResp              100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12387                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            48                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        24961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cam_pipe_datapath.cache.mem_side::system.mem_ctrls.port           11                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cam_pipe_datapath.cache.mem_side::total           11                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cam_pipe_datapath.dma::system.mem_ctrls.port          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cam_pipe_datapath.dma::total          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       798336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       798336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cam_pipe_datapath.dma::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cam_pipe_datapath.dma::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  801408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              162                       # Total snoops (count)
system.membus.snoopTraffic                      10132                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12740                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.019231                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.137341                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12495     98.08%     98.08% # Request fanout histogram
system.membus.snoop_fanout::1                     245      1.92%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12740                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12457487                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54215252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy              44000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy             639400                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.smv_datapath.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.smv_datapath.cache_queue_reads               0                       # Number of reads to the smv_datapath.cache_queue
system.smv_datapath.cache_queue_writes              0                       # Number of writes to the smv_datapath.cache_queue
system.smv_datapath.total_dcache_loads              0                       # Total number of dcache loads
system.smv_datapath.total_dcache_stores             0                       # Total number of dcache stores.
system.smv_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::0               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::1               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::2               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::3               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::4               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::5               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::6               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::7               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::8               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::9               0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::10              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::11              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::12              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::13              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::14              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::15              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::16              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::17              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::18              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::19              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::20              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::21              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::22              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::23              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::24              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::25              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::26              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::27              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::28              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::29              0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.smv_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.smv_datapath.total_acp_loads                 0                       # Total number of ACP loads
system.smv_datapath.total_acp_stores                0                       # Total number of ACP stores.
system.smv_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::mean             nan                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::gmean            nan                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::stdev            nan                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::0                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::1                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::2                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::3                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::4                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::5                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::6                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::7                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::8                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::9                  0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::10                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::11                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::12                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::13                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::14                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::15                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::16                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::17                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::18                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::19                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::20                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::21                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::22                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::23                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::24                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::25                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::26                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::27                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::28                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::29                 0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_latency::total              0                       # Histogram of ACP transaction total latency
system.smv_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::0               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::1               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::2               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::3               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::4               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::5               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::6               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::7               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::8               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::9               0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::10              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::11              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::12              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::13              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::14              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::15              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::16              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::17              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::18              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::19              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::20              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::21              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::22              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::23              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::24              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::25              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::26              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::27              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::28              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::29              0                       # Histogram of time ACP request spent in queue
system.smv_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.smv_datapath.dma_setup_cycles                0                       # Total number of cycles spent on setting up DMA transfers.
system.smv_datapath.sim_cycles                      0                       # Total accelerator cycles
system.smv_datapath.tlb.hits                        0                       # TLB hits
system.smv_datapath.tlb.misses                      0                       # TLB misses
system.smv_datapath.tlb.reads                       0                       # TLB reads
system.smv_datapath.tlb.updates                     0                       # TLB updates
system.smv_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.smv_datapath.cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.smv_datapath.cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.smv_datapath.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.smv_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.smv_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.smv_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.smv_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.smv_datapath.cache.tags.replacements            0                       # number of replacements
system.smv_datapath.cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.smv_datapath.cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.smv_datapath.cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.smv_datapath.cache.tags.avg_refs           nan                       # Average number of references to valid blocks.
system.smv_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.smv_datapath.cache.tags.tag_accesses            0                       # Number of tag accesses
system.smv_datapath.cache.tags.data_accesses            0                       # Number of data accesses
system.smv_datapath.cache.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.smv_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.smv_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.smv_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.smv_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.smv_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.smv_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.tol2bus.snoop_filter.tot_requests      1796395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       897378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        70076                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            120                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  14809068400                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                146                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            898302                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16809                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          880457                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            14104                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       898265                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2563195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       131791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2694986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     54691456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3911124                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               58602580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14368                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5844                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           913323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.266369                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 843125     92.31%     92.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70198      7.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             913323                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1594360011                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           163400                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2089695160                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            14.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108856385                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
