// Seed: 2236918838
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  output wire id_1;
  logic id_5;
  ;
  assign id_2 = 1;
  logic id_6, id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply1 id_6
);
  logic id_8;
  ;
  timeunit 1ps;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  wire id_9;
endmodule
