Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 07 11:52:06 2016
| Host         : RM132B15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Fourier_Func_Gen_control_sets_placed.rpt
| Design       : Fourier_Func_Gen
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           11 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |             128 |           56 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+---------------------------------------+------------------+----------------+
|         Clock Signal         |     Enable Signal     |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------+---------------------------------------+------------------+----------------+
|  Display_Clk_Gen/Clk_Display |                       | Reset_IBUF                            |                1 |              1 |
|  Clk_IBUF_BUFG               |                       |                                       |                2 |              2 |
|  Clk_Main_BUFG               |                       | Reset_IBUF                            |                1 |              3 |
|  Clk_Main_BUFG               |                       |                                       |                4 |             10 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg00 |                                       |                7 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg10 |                                       |                9 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg20 |                                       |                8 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg30 |                                       |                5 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg40 |                                       |                7 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg50 |                                       |                6 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg60 |                                       |                5 |             16 |
|  Clk_Main_BUFG               | Store_Amplitude/Reg70 |                                       |                9 |             16 |
|  Display_Clk_Gen/Clk_Display |                       |                                       |                5 |             19 |
|  Clk_IBUF_BUFG               |                       | Display_Clk_Gen/counter[0]_i_1__0_n_0 |                8 |             32 |
|  Clk_IBUF_BUFG               |                       | State_Clk_Gen/clear                   |                8 |             32 |
+------------------------------+-----------------------+---------------------------------------+------------------+----------------+


