from lake.top.lake_top import LakeTop
import kratos as kts
import fault
import random as rand
import pytest
import tempfile
from lake.models.lake_top_model import LakeTopModel
from lake.modules.strg_fifo import StrgFIFO
from lake.models.reg_fifo_model import RegFIFOModel


@pytest.mark.parametrize("mem_width", [16, 64])
@pytest.mark.parametrize("in_out_ports", [1, 2])
@pytest.mark.parametrize("depth", [16, 100])
def test_storage_fifo(mem_width,  # CGRA Params
                      depth,
                      in_out_ports,
                      banks=1,
                      data_width=16,
                      mem_depth=512,
                      input_iterator_support=6,  # Addr Controllers
                      output_iterator_support=6,  # Addr Controllers
                      mem_input_ports=1,
                      mem_output_ports=1,
                      use_sim_sram=1,
                      read_delay=1,  # Cycle delay in read (SRAM vs Register File)
                      rw_same_cycle=False,  # Does the memory allow r+w in same cycle?
                      agg_height=4,
                      config_data_width=32,
                      config_addr_width=8,
                      fifo_mode=True):

    fw_int = int(mem_width / data_width)

    if banks == 1 and fw_int == 1:
        return

    fifo_config = {'mode': 'FIFO',
                   'fifo_depth': depth,
                   'tile_en': 1}

    # FIFO mode controller does not support pass through by default
    model_rf = RegFIFOModel(data_width=data_width,
                            width_mult=fw_int,
                            depth=depth,
                            passthrough=False)

    # DUT
    lt_dut = LakeTop(data_width=data_width,
                     mem_width=mem_width,
                     mem_depth=mem_depth,
                     banks=banks,
                     input_iterator_support=input_iterator_support,
                     output_iterator_support=output_iterator_support,
                     interconnect_input_ports=in_out_ports,
                     interconnect_output_ports=in_out_ports,
                     mem_input_ports=mem_input_ports,
                     mem_output_ports=mem_output_ports,
                     use_sim_sram=use_sim_sram,
                     read_delay=read_delay,
                     rw_same_cycle=rw_same_cycle,
                     agg_height=agg_height,
                     config_data_width=config_data_width,
                     config_addr_width=config_addr_width,
                     fifo_mode=fifo_mode)

    dut_port_remap = lt_dut.get_port_remap()["FIFO"]
    # print(lt_dut)

    lt_dut = lt_dut.dut

    new_config = lt_dut.get_bitstream(fifo_config)

    magma_dut = kts.util.to_magma(lt_dut,
                                  optimize_if=False,
                                  flatten_array=True)

    tester = fault.Tester(magma_dut, magma_dut.clk)
    tester.zero_inputs()
    ###
    for key, value in new_config:
        setattr(tester.circuit, key, value)

    rand.seed(0)
    tester.circuit.clk = 0
    tester.circuit.rst_n = 0
    tester.step(2)
    tester.circuit.rst_n = 1
    tester.step(2)

    data_in = 0
    push = 1
    pop = 0

    push_cnt = 0
    pop_cnt = 0

    tester.circuit.clk_en = 1

    for i in range(2000):
        data_in = rand.randint(0, 2 ** data_width - 1)
        push = rand.randint(0, 1)
        pop = rand.randint(0, 1)

        setattr(tester.circuit, dut_port_remap["data_in_f__intercept"], data_in)

        setattr(tester.circuit, dut_port_remap["pop"], pop)
        setattr(tester.circuit, dut_port_remap["push"], push)

        (model_out,
         model_val_x,
         model_empty,
         model_full,
         model_val) = model_rf.interact(push, pop, [data_in], push)

        push_cnt = push_cnt + push
        pop_cnt = pop_cnt + pop

        tester.eval()
        tester.step(2)

        getattr(tester.circuit, dut_port_remap["empty"]).expect(model_empty)
        getattr(tester.circuit, dut_port_remap["full"]).expect(model_full)
        # Now check the outputs
        getattr(tester.circuit, dut_port_remap["valid_out"]).expect(model_val_x)
        if model_val_x:
            getattr(tester.circuit, dut_port_remap["data_out_f__intercept"]).expect(model_out[0])

    with tempfile.TemporaryDirectory() as tempdir:
        tester.compile_and_run(target="verilator",
                               directory=tempdir,
                               magma_output="verilog",
                               flags=["-Wno-fatal"])


if __name__ == "__main__":
    test_storage_fifo(mem_width=64,
                      in_out_ports=1,
                      depth=32)
