//321

module control_unit(
	input [5:0] Opcode,
	
	output reg RegDst, RegWrite, ALUSrc,
	output reg MemtoReg, MemRead, MemWrite,
	output reg Branch,
	output reg ALUOp1, ALUOp0
	);
	
	always @(*) begin
		case(Opcode)
			0: begin//R
				RegDst 		= 1;
				ALUSrc 		= 0;
				MemtoReg		= 0;
				RegWrite		= 1;
				MemRead		= 0;
				MemWrite		= 0;
				Branch		= 0;
				ALUOp1		= 1;
				ALUOp0		= 0;
			end
			35: begin //LW
				RegDst 		= 0;
				ALUSrc 		= 1;
				MemtoReg		= 1;
				RegWrite		= 1;
				MemRead		= 1;
				MemWrite		= 0;
				Branch		= 0;
				ALUOp1		= 0;
				ALUOp0		= 0;
			end
			43: begin //SW
				RegDst 		= 0;
				ALUSrc 		= 1;
				MemtoReg		= 0;
				RegWrite		= 0;
				MemRead		= 0;
				MemWrite		= 1;
				Branch		= 0;
				ALUOp1		= 0;
				ALUOp0		= 0;
			end
			4: begin //BEQ
				RegDst 		= 0;
				ALUSrc 		= 0;
				MemtoReg		= 0;
				RegWrite		= 0;
				MemRead		= 0;
				MemWrite		= 0;
				Branch		= 1;
				ALUOp1		= 0;
				ALUOp0		= 1;
			end
		endcase
	end
endmodule