{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676195993150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676195993150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:29:53 2023 " "Processing started: Sun Feb 12 15:29:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676195993150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195993150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulatedRV32 -c simulatedRV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulatedRV32 -c simulatedRV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195993150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676195993413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676195993413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_tb " "Found entity 1: RV32I_tb" {  } { { "RV32I_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/RV32I_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "RV32I.v" "" { Text "C:/Data/CSD Processor design/impostor_32/RV32I.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Data/CSD Processor design/impostor_32/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "C:/Data/CSD Processor design/impostor_32/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 maincontroller " "Found entity 1: maincontroller" {  } { { "maincontroller.v" "" { Text "C:/Data/CSD Processor design/impostor_32/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/main_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Data/CSD Processor design/impostor_32/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itype.v 1 1 " "Found 1 design units, including 1 entities, in source file itype.v" { { "Info" "ISGN_ENTITY_NAME" "1 Itype " "Found entity 1: Itype" {  } { { "Itype.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999807 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(24) " "Verilog HDL warning at instruction_parser.v(24): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(41) " "Verilog HDL warning at instruction_parser.v(41): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(61) " "Verilog HDL warning at instruction_parser.v(61): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(73) " "Verilog HDL warning at instruction_parser.v(73): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(74) " "Verilog HDL warning at instruction_parser.v(74): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(83) " "Verilog HDL warning at instruction_parser.v(83): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(84) " "Verilog HDL warning at instruction_parser.v(84): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(94) " "Verilog HDL warning at instruction_parser.v(94): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_parser.v(95) " "Verilog HDL warning at instruction_parser.v(95): extended using \"x\" or \"z\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676195999808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_out.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 anotherModule " "Found entity 1: anotherModule" {  } { { "controller_out.v" "" { Text "C:/Data/CSD Processor design/impostor_32/controller_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Data/CSD Processor design/impostor_32/and_gate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(20) " "Verilog HDL information at alu_control.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1676195999813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_only.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_only.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_only " "Found entity 1: alu_add_only" {  } { { "alu_add_only.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_add_only.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999814 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Itype_tb.v(14) " "Verilog HDL error at Itype_tb.v(14): constant value overflow" {  } { { "Itype_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype_tb.v" 14 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1676195999815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itype_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file itype_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Itype_tb " "Found entity 1: Itype_tb" {  } { { "Itype_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load.v 1 1 " "Found 1 design units, including 1 entities, in source file load.v" { { "Info" "ISGN_ENTITY_NAME" "1 load " "Found entity 1: load" {  } { { "load.v" "" { Text "C:/Data/CSD Processor design/impostor_32/load.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "alu_add.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_add.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/Data/CSD Processor design/impostor_32/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tb_bkp.v 1 1 " "Found 1 design units, including 1 entities, in source file load_tb_bkp.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_tb " "Found entity 1: load_tb" {  } { { "load_tb_bkp.v" "" { Text "C:/Data/CSD Processor design/impostor_32/load_tb_bkp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676195999819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_zero main.v(164) " "Verilog HDL Implicit Net warning at main.v(164): created implicit net for \"branch_zero\"" {  } { { "main.v" "" { Text "C:/Data/CSD Processor design/impostor_32/main.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegW Itype.v(80) " "Verilog HDL Implicit Net warning at Itype.v(80): created implicit net for \"RegW\"" {  } { { "Itype.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemW Itype.v(97) " "Verilog HDL Implicit Net warning at Itype.v(97): created implicit net for \"MemW\"" {  } { { "Itype.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemR Itype.v(98) " "Verilog HDL Implicit Net warning at Itype.v(98): created implicit net for \"MemR\"" {  } { { "Itype.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "funct3 alu_control.v(16) " "Verilog HDL Implicit Net warning at alu_control.v(16): created implicit net for \"funct3\"" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_result Itype_tb.v(7) " "Verilog HDL Implicit Net warning at Itype_tb.v(7): created implicit net for \"ALU_result\"" {  } { { "Itype_tb.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype_tb.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegW load.v(58) " "Verilog HDL Implicit Net warning at load.v(58): created implicit net for \"RegW\"" {  } { { "load.v" "" { Text "C:/Data/CSD Processor design/impostor_32/load.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemW load.v(75) " "Verilog HDL Implicit Net warning at load.v(75): created implicit net for \"MemW\"" {  } { { "load.v" "" { Text "C:/Data/CSD Processor design/impostor_32/load.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemR load.v(76) " "Verilog HDL Implicit Net warning at load.v(76): created implicit net for \"MemR\"" {  } { { "load.v" "" { Text "C:/Data/CSD Processor design/impostor_32/load.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Itype " "Elaborating entity \"Itype\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676195999840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:Clock_divider_module " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:Clock_divider_module\"" {  } { { "Itype.v" "Clock_divider_module" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:Segment7 " "Elaborating entity \"segment\" for hierarchy \"segment:Segment7\"" {  } { { "Itype.v" "Segment7" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_memory\"" {  } { { "Itype.v" "Instruction_memory" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999844 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory\[63..32\] 0 instruction_memory.v(5) " "Net \"Imemory\[63..32\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676195999847 "|Itype|instruction_memory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory\[15..14\] 0 instruction_memory.v(5) " "Net \"Imemory\[15..14\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1676195999847 "|Itype|instruction_memory:Instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_module " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_module\"" {  } { { "Itype.v" "program_counter_module" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:instruction_parser " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:instruction_parser\"" {  } { { "Itype.v" "instruction_parser" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999848 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instruction_parser.v(18) " "Verilog HDL Case Statement warning at instruction_parser.v(18): incomplete case statement has no default case item" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "func instruction_parser.v(16) " "Verilog HDL Always Construct warning at instruction_parser.v(16): inferring latch(es) for variable \"func\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[0\] instruction_parser.v(16) " "Inferred latch for \"func\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999849 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[1\] instruction_parser.v(16) " "Inferred latch for \"func\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[2\] instruction_parser.v(16) " "Inferred latch for \"func\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "func\[3\] instruction_parser.v(16) " "Inferred latch for \"func\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] instruction_parser.v(16) " "Inferred latch for \"imm\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] instruction_parser.v(16) " "Inferred latch for \"imm\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] instruction_parser.v(16) " "Inferred latch for \"imm\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] instruction_parser.v(16) " "Inferred latch for \"imm\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] instruction_parser.v(16) " "Inferred latch for \"imm\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] instruction_parser.v(16) " "Inferred latch for \"imm\[5\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] instruction_parser.v(16) " "Inferred latch for \"imm\[6\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] instruction_parser.v(16) " "Inferred latch for \"imm\[7\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] instruction_parser.v(16) " "Inferred latch for \"imm\[8\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] instruction_parser.v(16) " "Inferred latch for \"imm\[9\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] instruction_parser.v(16) " "Inferred latch for \"imm\[10\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] instruction_parser.v(16) " "Inferred latch for \"imm\[11\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] instruction_parser.v(16) " "Inferred latch for \"imm\[12\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] instruction_parser.v(16) " "Inferred latch for \"imm\[13\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] instruction_parser.v(16) " "Inferred latch for \"imm\[14\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] instruction_parser.v(16) " "Inferred latch for \"imm\[15\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[16\] instruction_parser.v(16) " "Inferred latch for \"imm\[16\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[17\] instruction_parser.v(16) " "Inferred latch for \"imm\[17\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[18\] instruction_parser.v(16) " "Inferred latch for \"imm\[18\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[19\] instruction_parser.v(16) " "Inferred latch for \"imm\[19\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[20\] instruction_parser.v(16) " "Inferred latch for \"imm\[20\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[21\] instruction_parser.v(16) " "Inferred latch for \"imm\[21\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[22\] instruction_parser.v(16) " "Inferred latch for \"imm\[22\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[23\] instruction_parser.v(16) " "Inferred latch for \"imm\[23\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[24\] instruction_parser.v(16) " "Inferred latch for \"imm\[24\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[25\] instruction_parser.v(16) " "Inferred latch for \"imm\[25\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[26\] instruction_parser.v(16) " "Inferred latch for \"imm\[26\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[27\] instruction_parser.v(16) " "Inferred latch for \"imm\[27\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999850 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[28\] instruction_parser.v(16) " "Inferred latch for \"imm\[28\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[29\] instruction_parser.v(16) " "Inferred latch for \"imm\[29\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[30\] instruction_parser.v(16) " "Inferred latch for \"imm\[30\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[31\] instruction_parser.v(16) " "Inferred latch for \"imm\[31\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] instruction_parser.v(16) " "Inferred latch for \"rs2\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] instruction_parser.v(16) " "Inferred latch for \"rs2\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] instruction_parser.v(16) " "Inferred latch for \"rs2\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] instruction_parser.v(16) " "Inferred latch for \"rs2\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] instruction_parser.v(16) " "Inferred latch for \"rs2\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] instruction_parser.v(16) " "Inferred latch for \"rs1\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] instruction_parser.v(16) " "Inferred latch for \"rs1\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] instruction_parser.v(16) " "Inferred latch for \"rs1\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] instruction_parser.v(16) " "Inferred latch for \"rs1\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] instruction_parser.v(16) " "Inferred latch for \"rs1\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] instruction_parser.v(16) " "Inferred latch for \"rd\[0\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] instruction_parser.v(16) " "Inferred latch for \"rd\[1\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] instruction_parser.v(16) " "Inferred latch for \"rd\[2\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] instruction_parser.v(16) " "Inferred latch for \"rd\[3\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] instruction_parser.v(16) " "Inferred latch for \"rd\[4\]\" at instruction_parser.v(16)" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 "|Itype|instruction_parser:instruction_parser"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "Itype.v" "register_file" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999851 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k register_file.v(21) " "Verilog HDL Always Construct warning at register_file.v(21): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Data/CSD Processor design/impostor_32/register_file.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999855 "|load|register_file:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:ALU_control " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:ALU_control\"" {  } { { "Itype.v" "ALU_control" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 alu_control.v(16) " "Verilog HDL assignment warning at alu_control.v(16): truncated value with size 3 to match size of target (1)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(26) " "Verilog HDL Case Statement warning at alu_control.v(26): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(77) " "Verilog HDL Case Statement warning at alu_control.v(77): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(81) " "Verilog HDL Case Statement warning at alu_control.v(81): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 81 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(85) " "Verilog HDL Case Statement warning at alu_control.v(85): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(93) " "Verilog HDL Case Statement warning at alu_control.v(93): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 93 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(117) " "Verilog HDL Case Statement warning at alu_control.v(117): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 117 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(122) " "Verilog HDL Case Statement warning at alu_control.v(122): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 122 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(127) " "Verilog HDL Case Statement warning at alu_control.v(127): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 127 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(148) " "Verilog HDL Case Statement warning at alu_control.v(148): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 148 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(153) " "Verilog HDL Case Statement warning at alu_control.v(153): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999856 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(158) " "Verilog HDL Case Statement warning at alu_control.v(158): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu_control.v(163) " "Verilog HDL Case Statement warning at alu_control.v(163): case item expression never matches the case expression" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 163 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equal_comp alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"equal_comp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] alu_control.v(20) " "Inferred latch for \"out_to_alu\[3\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] alu_control.v(20) " "Inferred latch for \"mem\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] alu_control.v(20) " "Inferred latch for \"mem\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] alu_control.v(20) " "Inferred latch for \"mem\[2\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[0\] alu_control.v(20) " "Inferred latch for \"equal_comp\[0\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[1\] alu_control.v(20) " "Inferred latch for \"equal_comp\[1\]\" at alu_control.v(20)" {  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 "|Itype|alu_control:ALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontroller maincontroller:contr " "Elaborating entity \"maincontroller\" for hierarchy \"maincontroller:contr\"" {  } { { "Itype.v" "contr" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_module " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_module\"" {  } { { "Itype.v" "data_memory_module" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:sahan " "Elaborating entity \"alu\" for hierarchy \"alu:sahan\"" {  } { { "Itype.v" "sahan" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_N_bit mux_N_bit:jumper " "Elaborating entity \"mux_N_bit\" for hierarchy \"mux_N_bit:jumper\"" {  } { { "Itype.v" "jumper" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:branching_and " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:branching_and\"" {  } { { "Itype.v" "branching_and" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add_only alu_add_only:program_counter_4 " "Elaborating entity \"alu_add_only\" for hierarchy \"alu_add_only:program_counter_4\"" {  } { { "Itype.v" "program_counter_4" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676195999865 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_memory:data_memory_module\|dmemory " "RAM logic \"data_memory:data_memory_module\|dmemory\" is uninferred due to asynchronous read logic" {  } { { "data_memory.v" "dmemory" { Text "C:/Data/CSD Processor design/impostor_32/data_memory.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1676196000417 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676196000417 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676196002811 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|rd\[3\] instruction_parser:instruction_parser\|rs1\[2\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|rd\[3\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|rs1\[2\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[30\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[30\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[29\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[29\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[28\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[28\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[27\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[27\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[26\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[26\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[25\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[25\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[24\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[24\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[23\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[23\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[22\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[22\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[21\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[21\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[20\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[20\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_parser:instruction_parser\|imm\[19\] instruction_parser:instruction_parser\|imm\[31\] " "Duplicate LATCH primitive \"instruction_parser:instruction_parser\|imm\[19\]\" merged with LATCH primitive \"instruction_parser:instruction_parser\|imm\[31\]\"" {  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676196002837 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1676196002837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|out_to_alu\[2\] " "Latch alu_control:ALU_control\|out_to_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002838 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|out_to_alu\[3\] " "Latch alu_control:ALU_control\|out_to_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002838 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs1\[1\] " "Latch instruction_parser:instruction_parser\|rs1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[7\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[7\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002838 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs1\[2\] " "Latch instruction_parser:instruction_parser\|rs1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs1\[0\] " "Latch instruction_parser:instruction_parser\|rs1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs2\[1\] " "Latch instruction_parser:instruction_parser\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs2\[2\] " "Latch instruction_parser:instruction_parser\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs2\[0\] " "Latch instruction_parser:instruction_parser\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rs2\[3\] " "Latch instruction_parser:instruction_parser\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[7\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[7\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[0\] " "Latch instruction_parser:instruction_parser\|imm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|out_to_alu\[0\] " "Latch alu_control:ALU_control\|out_to_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|out_to_alu\[1\] " "Latch alu_control:ALU_control\|out_to_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[31\] " "Latch instruction_parser:instruction_parser\|imm\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[11\] " "Latch instruction_parser:instruction_parser\|imm\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[5\] " "Latch instruction_parser:instruction_parser\|imm\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[3\] " "Latch instruction_parser:instruction_parser\|imm\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[2\] " "Latch instruction_parser:instruction_parser\|imm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|imm\[1\] " "Latch instruction_parser:instruction_parser\|imm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|func\[1\] " "Latch instruction_parser:instruction_parser\|func\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[2\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|func\[3\] " "Latch instruction_parser:instruction_parser\|func\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[3\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[3\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|func\[2\] " "Latch instruction_parser:instruction_parser\|func\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rd\[0\] " "Latch instruction_parser:instruction_parser\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rd\[1\] " "Latch instruction_parser:instruction_parser\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:instruction_parser\|rd\[2\] " "Latch instruction_parser:instruction_parser\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002839 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|equal_comp\[0\] " "Latch alu_control:ALU_control\|equal_comp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002840 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|equal_comp\[1\] " "Latch alu_control:ALU_control\|equal_comp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002840 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|mem\[0\] " "Latch alu_control:ALU_control\|mem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002840 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control:ALU_control\|mem\[1\] " "Latch alu_control:ALU_control\|mem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA program_counter:program_counter_module\|pc_out\[6\] " "Ports D and ENA on the latch are fed by the same signal program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676196002840 ""}  } { { "alu_control.v" "" { Text "C:/Data/CSD Processor design/impostor_32/alu_control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676196002840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676196005686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676196009324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/CSD Processor design/impostor_32/output_files/simulatedRV32.map.smsg " "Generated suppressed messages file C:/Data/CSD Processor design/impostor_32/output_files/simulatedRV32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676196009443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676196009727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676196009727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5531 " "Implemented 5531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676196009936 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676196009936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5473 " "Implemented 5473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676196009936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676196009936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676196009964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:30:09 2023 " "Processing ended: Sun Feb 12 15:30:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676196009964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676196009964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676196009964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676196009964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676196010983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676196010983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:30:10 2023 " "Processing started: Sun Feb 12 15:30:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676196010983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676196010983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676196010983 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676196011039 ""}
{ "Info" "0" "" "Project  = simulatedRV32" {  } {  } 0 0 "Project  = simulatedRV32" 0 0 "Fitter" 0 0 1676196011039 ""}
{ "Info" "0" "" "Revision = simulatedRV32" {  } {  } 0 0 "Revision = simulatedRV32" 0 0 "Fitter" 0 0 1676196011039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676196011117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676196011117 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simulatedRV32 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"simulatedRV32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676196011138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676196011184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676196011184 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676196011427 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676196011431 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676196011518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676196011518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676196011527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676196011527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676196011527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676196011527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676196011527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676196011527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676196011530 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1676196012949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulatedRV32.sdc " "Synopsys Design Constraints File file not found: 'simulatedRV32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676196012952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676196012953 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Instruction_memory\|Mux26~2  from: dataa  to: combout " "Cell: Instruction_memory\|Mux26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676196012971 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1676196012971 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676196012986 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676196012987 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676196012988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fastclk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node fastclk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676196013202 ""}  } { { "Itype.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Itype.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 6265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676196013202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:Clock_divider_module\|clock_out  " "Automatically promoted node Clock_divider:Clock_divider_module\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676196013202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_module\|pc_out\[3\] " "Destination node program_counter:program_counter_module\|pc_out\[3\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676196013202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_module\|pc_out\[4\] " "Destination node program_counter:program_counter_module\|pc_out\[4\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676196013202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_module\|pc_out\[5\] " "Destination node program_counter:program_counter_module\|pc_out\[5\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676196013202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_module\|pc_out\[6\] " "Destination node program_counter:program_counter_module\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676196013202 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_module\|pc_out\[7\] " "Destination node program_counter:program_counter_module\|pc_out\[7\]" {  } { { "program_counter.v" "" { Text "C:/Data/CSD Processor design/impostor_32/program_counter.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676196013202 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676196013202 ""}  } { { "Clock_divider.v" "" { Text "C:/Data/CSD Processor design/impostor_32/Clock_divider.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676196013202 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:instruction_parser\|WideOr4~0  " "Automatically promoted node instruction_parser:instruction_parser\|WideOr4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676196013202 ""}  } { { "instruction_parser.v" "" { Text "C:/Data/CSD Processor design/impostor_32/instruction_parser.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 0 { 0 ""} 0 4421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676196013202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676196013587 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676196013592 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676196013592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676196013598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676196013606 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676196013615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676196013615 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676196013619 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676196013810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676196013815 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676196013815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676196014351 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676196014359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676196016128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676196016803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676196016842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676196025482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676196025482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676196026017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Data/CSD Processor design/impostor_32/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676196031164 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676196031164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676196065285 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676196065285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676196065291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.98 " "Total time spent on timing analysis during the Fitter is 4.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676196065470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676196065507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676196065921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676196065923 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676196066298 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676196067011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/CSD Processor design/impostor_32/output_files/simulatedRV32.fit.smsg " "Generated suppressed messages file C:/Data/CSD Processor design/impostor_32/output_files/simulatedRV32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676196068201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6264 " "Peak virtual memory: 6264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676196068803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:31:08 2023 " "Processing ended: Sun Feb 12 15:31:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676196068803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676196068803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676196068803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676196068803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676196069833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676196069834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:31:09 2023 " "Processing started: Sun Feb 12 15:31:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676196069834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676196069834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676196069834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676196070078 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676196071686 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676196071755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676196072037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:31:12 2023 " "Processing ended: Sun Feb 12 15:31:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676196072037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676196072037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676196072037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676196072037 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676196072651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676196073091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676196073091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:31:12 2023 " "Processing started: Sun Feb 12 15:31:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676196073091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676196073091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simulatedRV32 -c simulatedRV32 " "Command: quartus_sta simulatedRV32 -c simulatedRV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676196073091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676196073150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676196073310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676196073310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196073363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196073363 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1676196073736 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simulatedRV32.sdc " "Synopsys Design Constraints File file not found: 'simulatedRV32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1676196073819 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196073819 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:Clock_divider_module\|clock_out Clock_divider:Clock_divider_module\|clock_out " "create_clock -period 1.000 -name Clock_divider:Clock_divider_module\|clock_out Clock_divider:Clock_divider_module\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676196073827 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name program_counter:program_counter_module\|pc_out\[2\] program_counter:program_counter_module\|pc_out\[2\] " "create_clock -period 1.000 -name program_counter:program_counter_module\|pc_out\[2\] program_counter:program_counter_module\|pc_out\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676196073827 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fastclk fastclk " "create_clock -period 1.000 -name fastclk fastclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1676196073827 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676196073827 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout " "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676196073841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676196073841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1676196073849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676196073849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676196073852 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676196073862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676196075931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676196075931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.601 " "Worst-case setup slack is -19.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.601          -43015.420 Clock_divider:Clock_divider_module\|clock_out  " "  -19.601          -43015.420 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.509            -116.683 program_counter:program_counter_module\|pc_out\[2\]  " "   -5.509            -116.683 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306             -98.366 fastclk  " "   -3.306             -98.366 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196075933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 program_counter:program_counter_module\|pc_out\[2\]  " "    0.359               0.000 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 fastclk  " "    0.541               0.000 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 Clock_divider:Clock_divider_module\|clock_out  " "    0.634               0.000 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196075973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196075977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196075980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 fastclk  " "   -3.000             -45.405 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3371.840 Clock_divider:Clock_divider_module\|clock_out  " "   -1.285           -3371.840 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205             -10.887 program_counter:program_counter_module\|pc_out\[2\]  " "   -0.205             -10.887 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196075983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196075983 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676196076410 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676196076429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676196076847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout " "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676196076985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676196076985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676196076986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676196077063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676196077063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.860 " "Worst-case setup slack is -17.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.860          -39103.015 Clock_divider:Clock_divider_module\|clock_out  " "  -17.860          -39103.015 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.321            -113.885 program_counter:program_counter_module\|pc_out\[2\]  " "   -5.321            -113.885 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -87.139 fastclk  " "   -2.948             -87.139 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 program_counter:program_counter_module\|pc_out\[2\]  " "    0.385               0.000 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 fastclk  " "    0.490               0.000 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 Clock_divider:Clock_divider_module\|clock_out  " "    0.578               0.000 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196077108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196077111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 fastclk  " "   -3.000             -45.405 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -3371.840 Clock_divider:Clock_divider_module\|clock_out  " "   -1.285           -3371.840 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -6.625 program_counter:program_counter_module\|pc_out\[2\]  " "   -0.144              -6.625 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077115 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676196077509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout " "Cell: Instruction_memory\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676196077615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676196077615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676196077615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1676196077651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1676196077651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.761 " "Worst-case setup slack is -9.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.761          -21405.385 Clock_divider:Clock_divider_module\|clock_out  " "   -9.761          -21405.385 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512             -51.710 program_counter:program_counter_module\|pc_out\[2\]  " "   -2.512             -51.710 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -29.449 fastclk  " "   -1.050             -29.449 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.111 " "Worst-case hold slack is -0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -0.143 program_counter:program_counter_module\|pc_out\[2\]  " "   -0.111              -0.143 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 fastclk  " "    0.245               0.000 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 Clock_divider:Clock_divider_module\|clock_out  " "    0.287               0.000 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196077706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1676196077711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.316 fastclk  " "   -3.000             -38.316 fastclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2624.000 Clock_divider:Clock_divider_module\|clock_out  " "   -1.000           -2624.000 Clock_divider:Clock_divider_module\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 program_counter:program_counter_module\|pc_out\[2\]  " "    0.024               0.000 program_counter:program_counter_module\|pc_out\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676196077716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676196077716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676196078408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676196078408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676196078489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:31:18 2023 " "Processing ended: Sun Feb 12 15:31:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676196078489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676196078489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676196078489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676196078489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1676196079429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676196079430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:31:19 2023 " "Processing started: Sun Feb 12 15:31:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676196079430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676196079430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simulatedRV32 -c simulatedRV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676196079430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676196079766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simulatedRV32.vo C:/Data/CSD Processor design/impostor_32/simulation/modelsim/ simulation " "Generated file simulatedRV32.vo in folder \"C:/Data/CSD Processor design/impostor_32/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676196080195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676196080231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:31:20 2023 " "Processing ended: Sun Feb 12 15:31:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676196080231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676196080231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676196080231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676196080231 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676196080858 ""}
