#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x219ff30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21a00c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21922d0 .functor NOT 1, L_0x21f12d0, C4<0>, C4<0>, C4<0>;
L_0x21f10b0 .functor XOR 2, L_0x21f0f50, L_0x21f1010, C4<00>, C4<00>;
L_0x21f11c0 .functor XOR 2, L_0x21f10b0, L_0x21f1120, C4<00>, C4<00>;
v0x21ec030_0 .net *"_ivl_10", 1 0, L_0x21f1120;  1 drivers
v0x21ec130_0 .net *"_ivl_12", 1 0, L_0x21f11c0;  1 drivers
v0x21ec210_0 .net *"_ivl_2", 1 0, L_0x21ef3f0;  1 drivers
v0x21ec2d0_0 .net *"_ivl_4", 1 0, L_0x21f0f50;  1 drivers
v0x21ec3b0_0 .net *"_ivl_6", 1 0, L_0x21f1010;  1 drivers
v0x21ec4e0_0 .net *"_ivl_8", 1 0, L_0x21f10b0;  1 drivers
v0x21ec5c0_0 .net "a", 0 0, v0x21e8980_0;  1 drivers
v0x21ec660_0 .net "b", 0 0, v0x21e8a20_0;  1 drivers
v0x21ec700_0 .net "c", 0 0, v0x21e8ac0_0;  1 drivers
v0x21ec7a0_0 .var "clk", 0 0;
v0x21ec840_0 .net "d", 0 0, v0x21e8c00_0;  1 drivers
v0x21ec8e0_0 .net "out_pos_dut", 0 0, L_0x21f09c0;  1 drivers
v0x21ec980_0 .net "out_pos_ref", 0 0, L_0x21edeb0;  1 drivers
v0x21eca20_0 .net "out_sop_dut", 0 0, L_0x21ef730;  1 drivers
v0x21ecac0_0 .net "out_sop_ref", 0 0, L_0x21c3130;  1 drivers
v0x21ecb60_0 .var/2u "stats1", 223 0;
v0x21ecc00_0 .var/2u "strobe", 0 0;
v0x21ecca0_0 .net "tb_match", 0 0, L_0x21f12d0;  1 drivers
v0x21ecd70_0 .net "tb_mismatch", 0 0, L_0x21922d0;  1 drivers
v0x21ece10_0 .net "wavedrom_enable", 0 0, v0x21e8ed0_0;  1 drivers
v0x21ecee0_0 .net "wavedrom_title", 511 0, v0x21e8f70_0;  1 drivers
L_0x21ef3f0 .concat [ 1 1 0 0], L_0x21edeb0, L_0x21c3130;
L_0x21f0f50 .concat [ 1 1 0 0], L_0x21edeb0, L_0x21c3130;
L_0x21f1010 .concat [ 1 1 0 0], L_0x21f09c0, L_0x21ef730;
L_0x21f1120 .concat [ 1 1 0 0], L_0x21edeb0, L_0x21c3130;
L_0x21f12d0 .cmp/eeq 2, L_0x21ef3f0, L_0x21f11c0;
S_0x21a0250 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21a00c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21926b0 .functor AND 1, v0x21e8ac0_0, v0x21e8c00_0, C4<1>, C4<1>;
L_0x2192a90 .functor NOT 1, v0x21e8980_0, C4<0>, C4<0>, C4<0>;
L_0x2192e70 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21930f0 .functor AND 1, L_0x2192a90, L_0x2192e70, C4<1>, C4<1>;
L_0x21aaac0 .functor AND 1, L_0x21930f0, v0x21e8ac0_0, C4<1>, C4<1>;
L_0x21c3130 .functor OR 1, L_0x21926b0, L_0x21aaac0, C4<0>, C4<0>;
L_0x21ed330 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21ed3a0 .functor OR 1, L_0x21ed330, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21ed4b0 .functor AND 1, v0x21e8ac0_0, L_0x21ed3a0, C4<1>, C4<1>;
L_0x21ed570 .functor NOT 1, v0x21e8980_0, C4<0>, C4<0>, C4<0>;
L_0x21ed640 .functor OR 1, L_0x21ed570, v0x21e8a20_0, C4<0>, C4<0>;
L_0x21ed6b0 .functor AND 1, L_0x21ed4b0, L_0x21ed640, C4<1>, C4<1>;
L_0x21ed830 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21ed8a0 .functor OR 1, L_0x21ed830, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21ed7c0 .functor AND 1, v0x21e8ac0_0, L_0x21ed8a0, C4<1>, C4<1>;
L_0x21eda30 .functor NOT 1, v0x21e8980_0, C4<0>, C4<0>, C4<0>;
L_0x21edb30 .functor OR 1, L_0x21eda30, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21edbf0 .functor AND 1, L_0x21ed7c0, L_0x21edb30, C4<1>, C4<1>;
L_0x21edda0 .functor XNOR 1, L_0x21ed6b0, L_0x21edbf0, C4<0>, C4<0>;
v0x2191c00_0 .net *"_ivl_0", 0 0, L_0x21926b0;  1 drivers
v0x2192000_0 .net *"_ivl_12", 0 0, L_0x21ed330;  1 drivers
v0x21923e0_0 .net *"_ivl_14", 0 0, L_0x21ed3a0;  1 drivers
v0x21927c0_0 .net *"_ivl_16", 0 0, L_0x21ed4b0;  1 drivers
v0x2192ba0_0 .net *"_ivl_18", 0 0, L_0x21ed570;  1 drivers
v0x2192f80_0 .net *"_ivl_2", 0 0, L_0x2192a90;  1 drivers
v0x2193200_0 .net *"_ivl_20", 0 0, L_0x21ed640;  1 drivers
v0x21e6ef0_0 .net *"_ivl_24", 0 0, L_0x21ed830;  1 drivers
v0x21e6fd0_0 .net *"_ivl_26", 0 0, L_0x21ed8a0;  1 drivers
v0x21e70b0_0 .net *"_ivl_28", 0 0, L_0x21ed7c0;  1 drivers
v0x21e7190_0 .net *"_ivl_30", 0 0, L_0x21eda30;  1 drivers
v0x21e7270_0 .net *"_ivl_32", 0 0, L_0x21edb30;  1 drivers
v0x21e7350_0 .net *"_ivl_36", 0 0, L_0x21edda0;  1 drivers
L_0x7fd96c44b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21e7410_0 .net *"_ivl_38", 0 0, L_0x7fd96c44b018;  1 drivers
v0x21e74f0_0 .net *"_ivl_4", 0 0, L_0x2192e70;  1 drivers
v0x21e75d0_0 .net *"_ivl_6", 0 0, L_0x21930f0;  1 drivers
v0x21e76b0_0 .net *"_ivl_8", 0 0, L_0x21aaac0;  1 drivers
v0x21e7790_0 .net "a", 0 0, v0x21e8980_0;  alias, 1 drivers
v0x21e7850_0 .net "b", 0 0, v0x21e8a20_0;  alias, 1 drivers
v0x21e7910_0 .net "c", 0 0, v0x21e8ac0_0;  alias, 1 drivers
v0x21e79d0_0 .net "d", 0 0, v0x21e8c00_0;  alias, 1 drivers
v0x21e7a90_0 .net "out_pos", 0 0, L_0x21edeb0;  alias, 1 drivers
v0x21e7b50_0 .net "out_sop", 0 0, L_0x21c3130;  alias, 1 drivers
v0x21e7c10_0 .net "pos0", 0 0, L_0x21ed6b0;  1 drivers
v0x21e7cd0_0 .net "pos1", 0 0, L_0x21edbf0;  1 drivers
L_0x21edeb0 .functor MUXZ 1, L_0x7fd96c44b018, L_0x21ed6b0, L_0x21edda0, C4<>;
S_0x21e7e50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21a00c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21e8980_0 .var "a", 0 0;
v0x21e8a20_0 .var "b", 0 0;
v0x21e8ac0_0 .var "c", 0 0;
v0x21e8b60_0 .net "clk", 0 0, v0x21ec7a0_0;  1 drivers
v0x21e8c00_0 .var "d", 0 0;
v0x21e8cf0_0 .var/2u "fail", 0 0;
v0x21e8d90_0 .var/2u "fail1", 0 0;
v0x21e8e30_0 .net "tb_match", 0 0, L_0x21f12d0;  alias, 1 drivers
v0x21e8ed0_0 .var "wavedrom_enable", 0 0;
v0x21e8f70_0 .var "wavedrom_title", 511 0;
E_0x219e8a0/0 .event negedge, v0x21e8b60_0;
E_0x219e8a0/1 .event posedge, v0x21e8b60_0;
E_0x219e8a0 .event/or E_0x219e8a0/0, E_0x219e8a0/1;
S_0x21e8180 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21e7e50;
 .timescale -12 -12;
v0x21e83c0_0 .var/2s "i", 31 0;
E_0x219e740 .event posedge, v0x21e8b60_0;
S_0x21e84c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21e7e50;
 .timescale -12 -12;
v0x21e86c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21e87a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21e7e50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21e9150 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21a00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21ee060 .functor NOT 1, v0x21e8980_0, C4<0>, C4<0>, C4<0>;
L_0x21ee0f0 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21ee290 .functor AND 1, L_0x21ee060, L_0x21ee0f0, C4<1>, C4<1>;
L_0x21ee3a0 .functor NOT 1, v0x21e8ac0_0, C4<0>, C4<0>, C4<0>;
L_0x21ee550 .functor AND 1, L_0x21ee290, L_0x21ee3a0, C4<1>, C4<1>;
L_0x21ee660 .functor NOT 1, v0x21e8c00_0, C4<0>, C4<0>, C4<0>;
L_0x21ee820 .functor AND 1, L_0x21ee550, L_0x21ee660, C4<1>, C4<1>;
L_0x21ee930 .functor NOT 1, v0x21e8980_0, C4<0>, C4<0>, C4<0>;
L_0x21eeb00 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21eeb70 .functor AND 1, L_0x21ee930, L_0x21eeb00, C4<1>, C4<1>;
L_0x21eece0 .functor NOT 1, v0x21e8ac0_0, C4<0>, C4<0>, C4<0>;
L_0x21eed50 .functor AND 1, L_0x21eeb70, L_0x21eece0, C4<1>, C4<1>;
L_0x21eee80 .functor AND 1, L_0x21eed50, v0x21e8c00_0, C4<1>, C4<1>;
L_0x21eef40 .functor OR 1, L_0x21ee820, L_0x21eee80, C4<0>, C4<0>;
L_0x21eee10 .functor AND 1, v0x21e8980_0, v0x21e8a20_0, C4<1>, C4<1>;
L_0x21ef0d0 .functor AND 1, L_0x21eee10, v0x21e8ac0_0, C4<1>, C4<1>;
L_0x21ef220 .functor AND 1, L_0x21ef0d0, v0x21e8c00_0, C4<1>, C4<1>;
L_0x21ef2e0 .functor OR 1, L_0x21eef40, L_0x21ef220, C4<0>, C4<0>;
L_0x21ef490 .functor AND 1, v0x21e8980_0, v0x21e8a20_0, C4<1>, C4<1>;
L_0x21ef500 .functor AND 1, L_0x21ef490, v0x21e8ac0_0, C4<1>, C4<1>;
L_0x21ef670 .functor AND 1, L_0x21ef500, v0x21e8c00_0, C4<1>, C4<1>;
L_0x21ef730 .functor OR 1, L_0x21ef2e0, L_0x21ef670, C4<0>, C4<0>;
L_0x21ef950 .functor OR 1, v0x21e8980_0, v0x21e8a20_0, C4<0>, C4<0>;
L_0x21ef9c0 .functor OR 1, L_0x21ef950, v0x21e8ac0_0, C4<0>, C4<0>;
L_0x21efb50 .functor OR 1, L_0x21ef9c0, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21efc10 .functor OR 1, v0x21e8980_0, v0x21e8a20_0, C4<0>, C4<0>;
L_0x21efd60 .functor OR 1, L_0x21efc10, v0x21e8ac0_0, C4<0>, C4<0>;
L_0x21efe20 .functor NOT 1, v0x21e8c00_0, C4<0>, C4<0>, C4<0>;
L_0x21eff80 .functor OR 1, L_0x21efd60, L_0x21efe20, C4<0>, C4<0>;
L_0x21f0090 .functor AND 1, L_0x21efb50, L_0x21eff80, C4<1>, C4<1>;
L_0x21f02a0 .functor OR 1, v0x21e8980_0, v0x21e8a20_0, C4<0>, C4<0>;
L_0x21f0310 .functor NOT 1, v0x21e8ac0_0, C4<0>, C4<0>, C4<0>;
L_0x21f0490 .functor OR 1, L_0x21f02a0, L_0x21f0310, C4<0>, C4<0>;
L_0x21f05a0 .functor OR 1, L_0x21f0490, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21f0780 .functor AND 1, L_0x21f0090, L_0x21f05a0, C4<1>, C4<1>;
L_0x21f0890 .functor NOT 1, v0x21e8a20_0, C4<0>, C4<0>, C4<0>;
L_0x21f0a30 .functor OR 1, v0x21e8980_0, L_0x21f0890, C4<0>, C4<0>;
L_0x21f0af0 .functor OR 1, L_0x21f0a30, v0x21e8ac0_0, C4<0>, C4<0>;
L_0x21f0900 .functor OR 1, L_0x21f0af0, v0x21e8c00_0, C4<0>, C4<0>;
L_0x21f09c0 .functor AND 1, L_0x21f0780, L_0x21f0900, C4<1>, C4<1>;
v0x21e9310_0 .net *"_ivl_0", 0 0, L_0x21ee060;  1 drivers
v0x21e93f0_0 .net *"_ivl_10", 0 0, L_0x21ee660;  1 drivers
v0x21e94d0_0 .net *"_ivl_12", 0 0, L_0x21ee820;  1 drivers
v0x21e95c0_0 .net *"_ivl_14", 0 0, L_0x21ee930;  1 drivers
v0x21e96a0_0 .net *"_ivl_16", 0 0, L_0x21eeb00;  1 drivers
v0x21e97d0_0 .net *"_ivl_18", 0 0, L_0x21eeb70;  1 drivers
v0x21e98b0_0 .net *"_ivl_2", 0 0, L_0x21ee0f0;  1 drivers
v0x21e9990_0 .net *"_ivl_20", 0 0, L_0x21eece0;  1 drivers
v0x21e9a70_0 .net *"_ivl_22", 0 0, L_0x21eed50;  1 drivers
v0x21e9be0_0 .net *"_ivl_24", 0 0, L_0x21eee80;  1 drivers
v0x21e9cc0_0 .net *"_ivl_26", 0 0, L_0x21eef40;  1 drivers
v0x21e9da0_0 .net *"_ivl_28", 0 0, L_0x21eee10;  1 drivers
v0x21e9e80_0 .net *"_ivl_30", 0 0, L_0x21ef0d0;  1 drivers
v0x21e9f60_0 .net *"_ivl_32", 0 0, L_0x21ef220;  1 drivers
v0x21ea040_0 .net *"_ivl_34", 0 0, L_0x21ef2e0;  1 drivers
v0x21ea120_0 .net *"_ivl_36", 0 0, L_0x21ef490;  1 drivers
v0x21ea200_0 .net *"_ivl_38", 0 0, L_0x21ef500;  1 drivers
v0x21ea3f0_0 .net *"_ivl_4", 0 0, L_0x21ee290;  1 drivers
v0x21ea4d0_0 .net *"_ivl_40", 0 0, L_0x21ef670;  1 drivers
v0x21ea5b0_0 .net *"_ivl_44", 0 0, L_0x21ef950;  1 drivers
v0x21ea690_0 .net *"_ivl_46", 0 0, L_0x21ef9c0;  1 drivers
v0x21ea770_0 .net *"_ivl_48", 0 0, L_0x21efb50;  1 drivers
v0x21ea850_0 .net *"_ivl_50", 0 0, L_0x21efc10;  1 drivers
v0x21ea930_0 .net *"_ivl_52", 0 0, L_0x21efd60;  1 drivers
v0x21eaa10_0 .net *"_ivl_54", 0 0, L_0x21efe20;  1 drivers
v0x21eaaf0_0 .net *"_ivl_56", 0 0, L_0x21eff80;  1 drivers
v0x21eabd0_0 .net *"_ivl_58", 0 0, L_0x21f0090;  1 drivers
v0x21eacb0_0 .net *"_ivl_6", 0 0, L_0x21ee3a0;  1 drivers
v0x21ead90_0 .net *"_ivl_60", 0 0, L_0x21f02a0;  1 drivers
v0x21eae70_0 .net *"_ivl_62", 0 0, L_0x21f0310;  1 drivers
v0x21eaf50_0 .net *"_ivl_64", 0 0, L_0x21f0490;  1 drivers
v0x21eb030_0 .net *"_ivl_66", 0 0, L_0x21f05a0;  1 drivers
v0x21eb110_0 .net *"_ivl_68", 0 0, L_0x21f0780;  1 drivers
v0x21eb400_0 .net *"_ivl_70", 0 0, L_0x21f0890;  1 drivers
v0x21eb4e0_0 .net *"_ivl_72", 0 0, L_0x21f0a30;  1 drivers
v0x21eb5c0_0 .net *"_ivl_74", 0 0, L_0x21f0af0;  1 drivers
v0x21eb6a0_0 .net *"_ivl_76", 0 0, L_0x21f0900;  1 drivers
v0x21eb780_0 .net *"_ivl_8", 0 0, L_0x21ee550;  1 drivers
v0x21eb860_0 .net "a", 0 0, v0x21e8980_0;  alias, 1 drivers
v0x21eb900_0 .net "b", 0 0, v0x21e8a20_0;  alias, 1 drivers
v0x21eb9f0_0 .net "c", 0 0, v0x21e8ac0_0;  alias, 1 drivers
v0x21ebae0_0 .net "d", 0 0, v0x21e8c00_0;  alias, 1 drivers
v0x21ebbd0_0 .net "out_pos", 0 0, L_0x21f09c0;  alias, 1 drivers
v0x21ebc90_0 .net "out_sop", 0 0, L_0x21ef730;  alias, 1 drivers
S_0x21ebe10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21a00c0;
 .timescale -12 -12;
E_0x21879f0 .event anyedge, v0x21ecc00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21ecc00_0;
    %nor/r;
    %assign/vec4 v0x21ecc00_0, 0;
    %wait E_0x21879f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21e7e50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e8cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21e8d90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21e7e50;
T_4 ;
    %wait E_0x219e8a0;
    %load/vec4 v0x21e8e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21e8cf0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21e7e50;
T_5 ;
    %wait E_0x219e740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %wait E_0x219e740;
    %load/vec4 v0x21e8cf0_0;
    %store/vec4 v0x21e8d90_0, 0, 1;
    %fork t_1, S_0x21e8180;
    %jmp t_0;
    .scope S_0x21e8180;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21e83c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21e83c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x219e740;
    %load/vec4 v0x21e83c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21e83c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21e83c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21e7e50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x219e8a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21e8c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8ac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21e8a20_0, 0;
    %assign/vec4 v0x21e8980_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21e8cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21e8d90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21a00c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ec7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ecc00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21a00c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21ec7a0_0;
    %inv;
    %store/vec4 v0x21ec7a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21a00c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21e8b60_0, v0x21ecd70_0, v0x21ec5c0_0, v0x21ec660_0, v0x21ec700_0, v0x21ec840_0, v0x21ecac0_0, v0x21eca20_0, v0x21ec980_0, v0x21ec8e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21a00c0;
T_9 ;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21a00c0;
T_10 ;
    %wait E_0x219e8a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ecb60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
    %load/vec4 v0x21ecca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21ecb60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21ecac0_0;
    %load/vec4 v0x21ecac0_0;
    %load/vec4 v0x21eca20_0;
    %xor;
    %load/vec4 v0x21ecac0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21ec980_0;
    %load/vec4 v0x21ec980_0;
    %load/vec4 v0x21ec8e0_0;
    %xor;
    %load/vec4 v0x21ec980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21ecb60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21ecb60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter1/response3/top_module.sv";
