/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [5:0] _01_;
  reg [15:0] _02_;
  reg [11:0] _03_;
  wire [20:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_0z[12:6], celloutsig_0_4z, celloutsig_0_1z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 6'h00;
    else _01_ <= in_data[131:126];
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_1_2z[17:9], celloutsig_1_3z, _01_ };
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_7z[8:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  reg [2:0] _08_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 3'h0;
    else _08_ <= { _02_[8:7], celloutsig_1_17z };
  assign out_data[98:96] = _08_;
  assign celloutsig_0_6z = in_data[57:47] / { 1'h1, celloutsig_0_0z[18:15], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_8z = _01_[4:0] / { 1'h1, celloutsig_1_7z[8:6], celloutsig_1_6z };
  assign celloutsig_1_16z = in_data[141:138] >= { celloutsig_1_7z[7:6], celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_0_2z = celloutsig_0_0z[12:7] > in_data[6:1];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } && { in_data[90:85], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = { _01_, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } && { _01_[2:1], _01_, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[165:159], celloutsig_1_7z } && { celloutsig_1_2z[19:4], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = { _03_[5:0], celloutsig_1_6z, _03_ } && { _02_[4:1], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:1], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_11z } && { celloutsig_1_7z[0], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_4z = celloutsig_0_3z[2] & ~(in_data[44]);
  assign celloutsig_0_1z = celloutsig_0_0z[2] & ~(celloutsig_0_0z[18]);
  assign celloutsig_1_3z = celloutsig_1_2z[10] & ~(celloutsig_1_0z);
  assign celloutsig_0_9z = celloutsig_0_6z[8:6] != { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[131:122] !== in_data[169:160];
  assign celloutsig_1_2z = ~ { in_data[181:166], _01_ };
  assign celloutsig_1_15z = ~ celloutsig_1_4z[9:7];
  assign celloutsig_0_8z = ~^ { celloutsig_0_6z[8:1], _00_, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_11z = ~^ { _03_[6:2], celloutsig_1_7z };
  assign celloutsig_1_13z = ^ { _02_[12:8], celloutsig_1_3z };
  assign celloutsig_1_17z = ^ { celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_4z = { in_data[117:108], celloutsig_1_0z } << { in_data[131:122], celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[2:0] <<< { in_data[52], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[85:65] >>> in_data[91:71];
  assign celloutsig_1_7z = { celloutsig_1_2z[6:3], celloutsig_1_0z, _01_ } - celloutsig_1_4z;
  assign { out_data[128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
