{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576604838158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576604838173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 17:47:18 2019 " "Processing started: Tue Dec 17 17:47:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576604838173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604838173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604838173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576604838736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576604838736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_pkg " "Found design unit 1: MIPS_pkg" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/MIPS_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_pkg-body " "Found design unit 2: MIPS_pkg-body" {  } { { "work/MIPS_pkg.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/MIPS_pkg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/dp_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/dp_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_Memory-Behavioral " "Found design unit 1: DP_Memory-Behavioral" {  } { { "work/DP_Memory.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DP_Memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""} { "Info" "ISGN_ENTITY_NAME" "1 DP_Memory " "Found entity 1: DP_Memory" {  } { { "work/DP_Memory.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DP_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/displayunit_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file work/displayunit_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit_pkg " "Found design unit 1: DisplayUnit_pkg" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DisplayUnit_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DisplayUnit_pkg-body " "Found design unit 2: DisplayUnit_pkg-body" {  } { { "work/DisplayUnit_pkg.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DisplayUnit_pkg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_System-shell " "Found design unit 1: MIPS_System-shell" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_System " "Found entity 1: MIPS_System" {  } { { "MIPS_System.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multicycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multicycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_MultiCycle-Struct " "Found design unit 1: MIPS_MultiCycle-Struct" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_MultiCycle " "Found entity 1: MIPS_MultiCycle" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceandclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceandclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceAndClock-Behavioral " "Found design unit 1: DebounceAndClock-Behavioral" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DebounceAndClock.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceAndClock " "Found entity 1: DebounceAndClock" {  } { { "DebounceAndClock.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DebounceAndClock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ControlUnit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCupdate-Behavioral " "Found design unit 1: PCupdate-Behavioral" {  } { { "PCupdate.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/PCupdate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCupdate " "Found entity 1: PCupdate" {  } { { "PCupdate.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/PCupdate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux41_N-Behavioral " "Found design unit 1: Mux41_N-Behavioral" {  } { { "Mux41_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Mux41_N.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux41_N " "Found entity 1: Mux41_N" {  } { { "Mux41_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Mux41_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshifter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshifter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter2-Behavioral " "Found design unit 1: LeftShifter2-Behavioral" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/LeftShifter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter2 " "Found entity 1: LeftShifter2" {  } { { "LeftShifter2.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/LeftShifter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_N-Behavioral " "Found design unit 1: Register_N-Behavioral" {  } { { "Register_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Register_N.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_N " "Found entity 1: Register_N" {  } { { "Register_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Register_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21_N-Behavioral " "Found design unit 1: Mux21_N-Behavioral" {  } { { "MUX21_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MUX21_N.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21_N " "Found entity 1: Mux21_N" {  } { { "MUX21_N.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MUX21_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrsplitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrsplitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrSplitter-Behavioral " "Found design unit 1: InstrSplitter-Behavioral" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/InstrSplitter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrSplitter " "Found entity 1: InstrSplitter" {  } { { "InstrSplitter.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/InstrSplitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-Behavioral " "Found design unit 1: RegFile-Behavioral" {  } { { "RegFile.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RegFile.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "SignExtend.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/SignExtend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUcontrol-Behavioral " "Found design unit 1: ALUcontrol-Behavioral" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALUcontrol.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALUcontrol.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU32-Behavioral " "Found design unit 1: ALU32-Behavioral" {  } { { "ALU32.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALU32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU32 " "Found entity 1: ALU32" {  } { { "ALU32.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALU32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-Behavioral " "Found design unit 1: divFreq-Behavioral" {  } { { "DivFreq.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DivFreq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "DivFreq.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DivFreq.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayUnit-Behavioral " "Found design unit 1: DisplayUnit-Behavioral" {  } { { "DisplayUnit.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DisplayUnit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayUnit " "Found entity 1: DisplayUnit" {  } { { "DisplayUnit.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DisplayUnit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576604848606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_System " "Elaborating entity \"MIPS_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576604848653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR MIPS_System.vhd(18) " "VHDL Signal Declaration warning at MIPS_System.vhd(18): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576604848653 "|MIPS_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG MIPS_System.vhd(19) " "VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_System.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576604848653 "|MIPS_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_MultiCycle MIPS_MultiCycle:cpu A:struct " "Elaborating entity \"MIPS_MultiCycle\" using architecture \"A:struct\" for hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "MIPS_System.vhd" "cpu" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576604848653 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_cpu_rd MIPS_MultiCycle.vhd(32) " "VHDL Signal Declaration warning at MIPS_MultiCycle.vhd(32): used implicit default value for signal \"s_cpu_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576604848668 "|MIPS_System|MIPS_MultiCycle:cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_cpu_wr MIPS_MultiCycle.vhd(32) " "VHDL Signal Declaration warning at MIPS_MultiCycle.vhd(32): used implicit default value for signal \"s_cpu_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576604848668 "|MIPS_System|MIPS_MultiCycle:cpu"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 6 MIPS_MultiCycle.vhd(71) " "VHDL expression error at MIPS_MultiCycle.vhd(71): expression has 32 elements, but must have 6 elements" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 71 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1576604848668 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 6 MIPS_MultiCycle.vhd(72) " "VHDL expression error at MIPS_MultiCycle.vhd(72): expression has 32 elements, but must have 6 elements" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 72 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1576604848668 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "op1 MIPS_MultiCycle.vhd(69) " "VHDL error at MIPS_MultiCycle.vhd(69): formal port or parameter \"op1\" must have actual or default value" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 69 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1576604848668 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "op2 MIPS_MultiCycle.vhd(69) " "VHDL error at MIPS_MultiCycle.vhd(69): formal port or parameter \"op2\" must have actual or default value" {  } { { "MIPS_MultiCycle.vhd" "" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd" 69 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1576604848668 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MIPS_MultiCycle:cpu " "Can't elaborate user hierarchy \"MIPS_MultiCycle:cpu\"" {  } { { "MIPS_System.vhd" "cpu" { Text "C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd" 39 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576604848668 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576604848809 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 17 17:47:28 2019 " "Processing ended: Tue Dec 17 17:47:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576604848809 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576604848809 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576604848809 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604848809 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576604849402 ""}
