/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module fa (
        input wire a,
        input wire b,
        input wire cin,
        output reg s,
        output reg cout
    );
    always @* begin
        cout = 1'h0;
        if (a == 1'h1 && b == 1'h0 && cin == 1'h0) begin
            s = 1'h1;
        end else begin
            if (a == 1'h0 && b == 1'h1 && cin == 1'h0) begin
                s = 1'h1;
            end else begin
                if (a == 1'h0 && b == 1'h0 && cin == 1'h1) begin
                    s = 1'h1;
                end else begin
                    if (a == 1'h1 && b == 1'h1 && cin == 1'h1) begin
                        s = 1'h1;
                    end else begin
                        s = 1'h0;
                    end
                end
            end
        end
        if (a == 1'h1 && b == 1'h1) begin
            cout = 1'h1;
        end else begin
            if (b == 1'h1 && cin == 1'h1) begin
                cout = 1'h1;
            end else begin
                if (a == 1'h1 && cin == 1'h1) begin
                    cout = 1'h1;
                end else begin
                    cout = 1'h0;
                end
            end
        end
    end
    
    
endmodule