<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/ARM/ARMBaseInstrInfo.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L170'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- ARMBaseInstrInfo.h - ARM Base Instruction Information ---*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file contains the Base ARM implementation of the TargetInstrInfo class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMBaseRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/ARMMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/Register.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicInst.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsARM.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;array&gt;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_HEADER</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;ARMGenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMBaseRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMSubtarget;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ARMBaseInstrInfo : public ARMGenInstrInfo {</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const ARMSubtarget &amp;Subtarget;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Can be only subclassed.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  explicit ARMBaseInstrInfo(const ARMSubtarget &amp;STI);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void expandLoadStackGuardBase(MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                unsigned LoadImmOpc, unsigned LoadOpc) const;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;.</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// two elements:</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %1:sub1, sub0</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %2&lt;:0&gt;, sub1</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isRegSequenceLike().</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getRegSequenceLikeInputs(</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      SmallVectorImpl&lt;RegSubRegPairAndIdx&gt; &amp;InputRegs) const override;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - %1:sub1, sub0</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isExtractSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  RegSubRegPairAndIdx &amp;InputReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and \p DefIdx.</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \p [out] BaseReg and \p [out] InsertedReg contain</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the equivalent inputs of INSERT_SUBREG.</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - BaseReg: %0:sub0</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// - InsertedReg: %1:sub1, sub3</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns true if it is possible to build such an input sequence</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with the pair \p MI, \p DefIdx. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \pre MI.isInsertSubregLike().</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            RegSubRegPair &amp;BaseReg,</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            RegSubRegPairAndIdx &amp;InsertedReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Commutes the operands in the given instruction.</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The commutable operands are specified by their indices OpIdx1 and OpIdx2.</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Do not call this method for a non-commutable instruction or for</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// non-commutable pair of operand indices OpIdx1 and OpIdx2.</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Even though the instruction is commutable, the method may still</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// fail to commute the operands, null pointer is returned in such cases.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI,</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned OpIdx1,</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned OpIdx2) const override;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If the specific machine instruction is an instruction that moves/copies</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// value from one register to another register return destination and source</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// registers as machine operands.</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;DestSourcePair&gt;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  isCopyInstrImpl(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Specialization of \ref TargetInstrInfo::describeLoadedValue, used to</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// enhance debug entry value descriptions for ARM targets.</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;ParamLoadedValue&gt;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  describeLoadedValue(const MachineInstr &amp;MI, Register Reg) const override;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return whether the target has an explicit NOP encoding.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasNOP() const;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return the non-pre/post incrementing version of &apos;Opc&apos;. Return 0</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if there is not such an opcode.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual unsigned getUnindexedOpcode(unsigned Opc) const = 0;</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV,</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      LiveIntervals *LIS) const override;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual const ARMBaseRegisterInfo &amp;getRegisterInfo() const = 0;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>  const ARMSubtarget &amp;getSubtarget() const { return Subtarget; }</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const ScheduleDAG *DAG) const override;</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetMIHazardRecognizer(const InstrItineraryData *II,</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const ScheduleDAGMI *DAG) const override;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ScheduleHazardRecognizer *</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II,</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const ScheduleDAG *DAG) const override;</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Branch analysis.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB,</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock *&amp;FBB,</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond,</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     bool AllowModify = false) const override;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned removeBranch(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        int *BytesRemoved = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB,</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        MachineBasicBlock *FBB, ArrayRef&lt;MachineOperand&gt; Cond,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const DebugLoc &amp;DL,</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        int *BytesAdded = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  reverseBranchCondition(SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond) const override;</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Predication support.</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPredicated(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MIR printer helper function to annotate Operands with a comment.</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::string</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  createMIROperandComment(const MachineInstr &amp;MI, const MachineOperand &amp;Op,</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          unsigned OpIdx,</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  ARMCC::CondCodes getPredicate(const MachineInstr &amp;MI) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    int PIdx = MI.findFirstPredOperandIdx();</span></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return PIdx != -1 ? (ARMCC::CondCodes)MI.getOperand(PIdx).getImm()</span></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                      : ARMCC::AL;</span></pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool PredicateInstruction(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            ArrayRef&lt;MachineOperand&gt; Pred) const override;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool SubsumesPredicate(ArrayRef&lt;MachineOperand&gt; Pred1,</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         ArrayRef&lt;MachineOperand&gt; Pred2) const override;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt;MachineOperand&gt; &amp;Pred,</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         bool SkipDead) const override;</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isPredicable(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // CPSR defined in instruction</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static bool isCPSRDefined(const MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// GetInstSize - Returns the size of the specified MachineInstr.</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isLoadFromStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isStoreToStackSlot(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isLoadFromStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register isStoreToStackSlotPostFE(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                    int &amp;FrameIndex) const override;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void copyToCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  unsigned SrcReg, bool KillSrc,</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  const ARMSubtarget &amp;Subtarget) const;</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void copyFromCPSR(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    unsigned DestReg, bool KillSrc,</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    const ARMSubtarget &amp;Subtarget) const;</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I,</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                   bool KillSrc) const override;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void storeRegToStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           MachineBasicBlock::iterator MBBI, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           bool isKill, int FrameIndex,</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           Register VReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void loadRegFromStackSlot(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineBasicBlock::iterator MBBI, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            int FrameIndex, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const TargetRegisterInfo *TRI,</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register VReg) const override;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool expandPostRAPseudo(MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldSink(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI,</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     Register DestReg, unsigned SubIdx,</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const MachineInstr &amp;Orig,</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     const TargetRegisterInfo &amp;TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore,</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            const MachineInstr &amp;Orig) const override;</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const MachineInstrBuilder &amp;AddDReg(MachineInstrBuilder &amp;MIB, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     unsigned SubIdx, unsigned State,</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const TargetRegisterInfo *TRI) const;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1,</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const MachineRegisterInfo *MRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// determine if two loads are loading from the same base address. It should</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// only return true if the base pointers are the same and the only</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// differences between the two addresses is the offset. It also returns the</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// offsets by reference.</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1,</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int64_t &amp;Offset2) const override;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// should be scheduled togther. On some targets if two loads are loading from</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// addresses in the same cache line, it&apos;s better if they are scheduled</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// together. This function takes two integers that represent the load offsets</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// from the common base address. It returns true if it decides it&apos;s desirable</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// have already been scheduled after Load1.</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2,</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               int64_t Offset1, int64_t Offset2,</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned NumLoads) const override;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isSchedulingBoundary(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineBasicBlock *MBB,</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           unsigned NumCycles, unsigned ExtraPredCycles,</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           BranchProbability Probability) const override;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumT,</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           unsigned ExtraT, MachineBasicBlock &amp;FMBB,</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           unsigned NumF, unsigned ExtraF,</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           BranchProbability Probability) const override;</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles,</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>                                 BranchProbability Probability) const override {</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>    return NumCycles == 1;</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>5.79k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned extraSizeToPredicateInstructions(const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned NumInsts) const override;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned predictBranchSizeForIfCvt(MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB,</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineBasicBlock &amp;FMBB) const override;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// analyzeCompare - For a comparison instruction, return the source registers</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// in SrcReg and SrcReg2 if having two register operands, and the value it</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// compares against in CmpValue. Return true if the comparison instruction</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// can be analyzed.</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      Register &amp;SrcReg2, int64_t &amp;CmpMask,</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      int64_t &amp;CmpValue) const override;</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// optimizeCompareInstr - Convert the instruction to set the zero flag so</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// that we can remove a &quot;comparison with zero&quot;; Remove a redundant CMP</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction if the flags can be updated in the same way by an earlier</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction such as SUB.</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register SrcReg2, int64_t CmpMask, int64_t CmpValue,</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const MachineRegisterInfo *MRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool analyzeSelect(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     SmallVectorImpl&lt;MachineOperand&gt; &amp;Cond, unsigned &amp;TrueOp,</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     unsigned &amp;FalseOp, bool &amp;Optimizable) const override;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *optimizeSelect(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;SeenMIs,</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               bool) const override;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// foldImmediate - &apos;Reg&apos; is known to be defined by a move immediate</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction, try to fold the immediate into the use instruction.</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool foldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineRegisterInfo *MRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getNumMicroOps(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getOperandLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MachineInstr &amp;UseMI,</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned UseIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getOperandLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDNode *DefNode, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            SDNode *UseNode,</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned UseIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// VFP/NEON execution domains.</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::pair&lt;uint16_t, uint16_t&gt;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getExecutionDomain(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const override;</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getPartialRegUpdateClearance(const MachineInstr &amp;, unsigned,</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const TargetRegisterInfo *) const override;</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void breakPartialRegDependency(MachineInstr &amp;, unsigned,</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const TargetRegisterInfo *TRI) const override;</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Get the number of addresses by LDM or VLDM or zero for unknown.</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getNumLDMAddresses(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::pair&lt;unsigned, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  decomposeMachineOperandsTargetFlags(unsigned TF) const override;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getSerializableDirectMachineOperandTargetFlags() const override;</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  getSerializableBitmaskMachineOperandTargetFlags() const override;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// ARM supports the MachineOutliner.</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   bool OutlineFromLinkOnceODRs) const override;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;outliner::OutlinedFunction&gt; getOutliningCandidateInfo(</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs) const override;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void mergeOutliningCandidateAttributes(</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      Function &amp;F, std::vector&lt;outliner::Candidate&gt; &amp;Candidates) const override;</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  outliner::InstrType getOutliningTypeImpl(MachineBasicBlock::iterator &amp;MIT,</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       unsigned Flags) const override;</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              unsigned &amp;Flags) const override;</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const outliner::OutlinedFunction &amp;OF) const override;</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineBasicBlock::iterator</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     outliner::Candidate &amp;C) const override;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Enable outlining by default at -Oz.</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const override;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>  bool isUnspillableTerminatorImpl(const MachineInstr *MI) const override {</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>    return MI-&gt;getOpcode() == ARM::t2LoopEndDec ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>           <div class='tooltip'>MI-&gt;getOpcode() == ARM::t2DoLoopStartTP<span class='tooltip-content'>1.16M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.95k</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>           <div class='tooltip'>MI-&gt;getOpcode() == ARM::t2WhileLoopStartLR<span class='tooltip-content'>1.15M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>898</span>, <span class='None'>False</span>: <span class='covered-line'>1.15M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>           <div class='tooltip'>MI-&gt;getOpcode() == ARM::t2WhileLoopStartTP<span class='tooltip-content'>1.15M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.45k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L377'><span>377:12</span></a></span>) to (<span class='line-number'><a href='#L377'><span>380:54</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (377:12)
     Condition C2 --> (378:12)
     Condition C3 --> (379:12)
     Condition C4 --> (380:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>1.18M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Analyze loop L, which must be a single-basic-block loop, and if the</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// conditions can be understood enough produce a PipelinerLoopInfo object.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::unique_ptr&lt;TargetInstrInfo::PipelinerLoopInfo&gt;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns an unused general-purpose register which can be used for</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// constructing an outlined call if one exists. Returns 0 otherwise.</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register findRegisterToSaveLRTo(outliner::Candidate &amp;C) const;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds an instruction which saves the link register on top of the stack into</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the MachineBasicBlock \p MBB at position \p It. If \p Auth is true,</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// compute and store an authentication code alongiside the link register.</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If \p CFI is true, emit CFI instructions.</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void saveLROnStack(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator It,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     bool CFI, bool Auth) const;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Adds an instruction which restores the link register from the top the</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stack into the MachineBasicBlock \p MBB at position \p It. If \p Auth is</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// true, restore an authentication code and authenticate LR.</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// If \p CFI is true, emit CFI instructions.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void restoreLRFromStack(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          MachineBasicBlock::iterator It, bool CFI,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          bool Auth) const;</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Emit CFI instructions into the MachineBasicBlock \p MBB at position \p It,</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// for the case when the LR is saved in the register \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCFIForLRSaveToReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator It,</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             Register Reg) const;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Emit CFI instructions into the MachineBasicBlock \p MBB at position \p It,</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// after the LR is was restored from a register.</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void emitCFIForLRRestoreFromReg(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  MachineBasicBlock::iterator It) const;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \brief Sets the offsets on outlined instructions in \p MBB which use SP</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// so that they will be valid post-outlining.</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \param MBB A \p MachineBasicBlock in an outlined function.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void fixupPostOutline(MachineBasicBlock &amp;MBB) const;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the machine instruction offset can handle the stack fixup</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// and updates it if requested.</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool checkAndUpdateStackOffset(MachineInstr *MI, int64_t Fixup,</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 bool Updt) const;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getInstBundleLength(const MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getVLDMDefCycle(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCInstrDesc &amp;DefMCID,</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned DefClass, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned DefAlign) const;</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getLDMDefCycle(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCInstrDesc &amp;DefMCID,</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DefClass, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned DefAlign) const;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getVSTMUseCycle(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const MCInstrDesc &amp;UseMCID,</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned UseClass, unsigned UseIdx,</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          unsigned UseAlign) const;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getSTMUseCycle(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MCInstrDesc &amp;UseMCID,</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned UseClass, unsigned UseIdx,</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         unsigned UseAlign) const;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getOperandLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCInstrDesc &amp;DefMCID,</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned DefIdx, unsigned DefAlign,</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            const MCInstrDesc &amp;UseMCID,</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned UseIdx,</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            unsigned UseAlign) const;</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;unsigned&gt; getOperandLatencyImpl(</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned DefIdx, const MCInstrDesc &amp;DefMCID, unsigned DefAdj,</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const MachineOperand &amp;DefMO, unsigned Reg, const MachineInstr &amp;UseMI,</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      unsigned UseIdx, const MCInstrDesc &amp;UseMCID, unsigned UseAdj) const;</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getPredicationCost(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getInstrLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           unsigned *PredCost = nullptr) const override;</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned getInstrLatency(const InstrItineraryData *ItinData,</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                           SDNode *Node) const override;</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineRegisterInfo *MRI,</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineInstr &amp;DefMI, unsigned DefIdx,</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const MachineInstr &amp;UseMI,</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned UseIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel,</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        const MachineInstr &amp;DefMI,</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        unsigned DefIdx) const override;</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// verifyInstruction - Perform target specific instruction verification.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool verifyInstruction(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         StringRef &amp;ErrInfo) const override;</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual void expandLoadStackGuard(MachineBasicBlock::iterator MI) const = 0;</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void expandMEMCPY(MachineBasicBlock::iterator) const;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Identify instructions that can be folded into a MOVCC instruction, and</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// return the defining instruction.</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr *canFoldIntoMOVCC(Register Reg, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const TargetInstrInfo *TII) const;</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Modeling special VFP / NEON fp MLA / MLS hazards.</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MLxEntryMap - Map fp MLA / MLS to the corresponding entry in the internal</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MLx table.</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;unsigned, unsigned&gt; MLxEntryMap;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MLxHazardOpcodes - Set of add / sub and multiply opcodes that would cause</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// stalls when scheduled together with fp MLA / MLS opcodes.</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallSet&lt;unsigned, 16&gt; MLxHazardOpcodes;</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// instruction.</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  bool isFpMLxInstruction(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>    return MLxEntryMap.count(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>117k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// isFpMLxInstruction - This version also returns the multiply opcode and the</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// addition / subtraction opcode to expand to. Return true for &apos;HasLane&apos; for</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the MLX instructions with an extra lane operand.</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isFpMLxInstruction(unsigned Opcode, unsigned &amp;MulOpc,</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          unsigned &amp;AddSubOpc, bool &amp;NegAcc,</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          bool &amp;HasLane) const;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// canCauseFpMLxStall - Return true if an instruction of the specified opcode</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// will cause stalls when scheduled after (within 4-cycle window) a fp</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// MLA / MLS instruction.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>  bool canCauseFpMLxStall(unsigned Opcode) const {</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>    return MLxHazardOpcodes.count(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>433</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns true if the instruction has a shift by immediate that can be</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// executed in one cycle less.</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isSwiftFastImmShift(const MachineInstr *MI) const;</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Returns predicate register associated with the given frame instruction.</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  unsigned getFramePred(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>    assert(isFrameInstr(MI));</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Operands of ADJCALLSTACKDOWN/ADJCALLSTACKUP:</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // - argument declared in the pattern:</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 0 - frame size</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 1 - arg of CALLSEQ_START/CALLSEQ_END</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 2 - predicate code (like ARMCC::AL)</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // - added by predOps:</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 3 - predicate reg</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>    return MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>22.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::optional&lt;RegImmPair&gt; isAddImmediate(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           Register Reg) const override;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  unsigned getUndefInitOpcode(unsigned RegClassID) const override {</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    if (RegClassID == ARM::MQPRRegClass.getID())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return ARM::PseudoARMInitUndefMQPR;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    if (RegClassID == ARM::SPRRegClass.getID())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return ARM::PseudoARMInitUndefSPR;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (RegClassID == ARM::DPR_VFP2RegClass.getID())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return ARM::PseudoARMInitUndefDPR_VFP2;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if (RegClassID == ARM::GPRRegClass.getID())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L552' href='#L552'><span>552:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return ARM::PseudoARMInitUndefGPR;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected register class.&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the operands corresponding to the given \p Pred value. By default, the</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// predicate register is assumed to be 0 (no register), but you can pass in a</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p PredReg if that is not the case.</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline std::array&lt;MachineOperand, 2&gt; predOps(ARMCC::CondCodes Pred,</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>31.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseRegisterInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMInstrInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMISelLowering.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>7.88k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>7.88k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>7.88k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>7.88k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFastISel.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMCallLowering.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMInstructionSelector.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>857</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>857</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>857</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>857</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLoadStoreOptimizer.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>627</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMConstantIslandPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMExpandPseudoInsts.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>A15SDOptimizer.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb1FrameLowering.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>4.05k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb1InstrInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>4.67k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ThumbRegisterInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>2.43k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2InstrInfo.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2SizeReduction.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>                                                    unsigned PredReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>  return {{MachineOperand::CreateImm(static_cast&lt;int64_t&gt;(Pred)),</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>           MachineOperand::CreateReg(PredReg, false)}};</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>877</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::predOps(llvm::ARMCC::CondCodes, unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the operand corresponding to the conditional code result. By default,</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// this is 0 (no register).</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>21.6k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>21.6k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>21.6k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>9.67k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>9.67k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>9.67k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseRegisterInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>414</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMISelLowering.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFastISel.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMInstructionSelector.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLoadStoreOptimizer.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMExpandPseudoInsts.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>5.68k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>5.68k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>5.68k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::condCodeOp(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2InstrInfo.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>1.65k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2SizeReduction.cpp:llvm::condCodeOp(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>static inline MachineOperand condCodeOp(unsigned CCReg = 0) {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(CCReg, false);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::condCodeOp(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the operand corresponding to the conditional code result for Thumb1.</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This operand will always refer to CPSR and it will have the Define flag set.</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// You can optionally set the Dead flag by means of \p isDead.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMISelLowering.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLoadStoreOptimizer.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMExpandPseudoInsts.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ThumbRegisterInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>341</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>341</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>341</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>341</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>341</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::t1CondCodeOp(bool)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2SizeReduction.cpp:llvm::t1CondCodeOp(bool)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>static inline MachineOperand t1CondCodeOp(bool isDead = false) {</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>  return MachineOperand::CreateReg(ARM::CPSR,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>                                   /*Define*/ true, /*Implicit*/ false,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>                                   /*Kill*/ false, isDead);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>8.96k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::t1CondCodeOp(bool)</pre></div></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>bool isUncondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>  return Opc == ARM::B || <div class='tooltip'>Opc == ARM::tB<span class='tooltip-content'>2.61M</span></div> || <div class='tooltip'>Opc == ARM::t2B<span class='tooltip-content'>2.58M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.61M</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253k</span>, <span class='None'>False</span>: <span class='covered-line'>2.33M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L585'><span>585:10</span></a></span>) to (<span class='line-number'><a href='#L585'><span>585:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (585:10)
     Condition C2 --> (585:27)
     Condition C3 --> (585:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L585'><span>585:10</span></a></span>) to (<span class='line-number'><a href='#L585'><span>585:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (585:10)
     Condition C2 --> (585:27)
     Condition C3 --> (585:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>bool isUncondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>  return Opc == ARM::B || <div class='tooltip'>Opc == ARM::tB<span class='tooltip-content'>2.61M</span></div> || <div class='tooltip'>Opc == ARM::t2B<span class='tooltip-content'>2.58M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.61M</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.58M</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253k</span>, <span class='None'>False</span>: <span class='covered-line'>2.33M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L585'><span>585:10</span></a></span>) to (<span class='line-number'><a href='#L585'><span>585:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (585:10)
     Condition C2 --> (585:27)
     Condition C3 --> (585:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>2.70M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBlockPlacement.cpp:llvm::isUncondBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>bool isUncondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  return Opc == ARM::B || Opc == ARM::tB || Opc == ARM::t2B;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L585'><span>585:10</span></a></span>) to (<span class='line-number'><a href='#L585'><span>585:60</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (585:10)
     Condition C2 --> (585:27)
     Condition C3 --> (585:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isUncondBranchOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This table shows the VPT instruction variants, i.e. the different</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// mask field encodings, see also B5.6. Predication/conditional execution in</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the ArmARM.</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>static inline bool isVPTOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  return Opc == ARM::MVE_VPTv16i8 || Opc == ARM::MVE_VPTv16u8 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         Opc == ARM::MVE_VPTv16s8 || <div class='tooltip'>Opc == ARM::MVE_VPTv8i16<span class='tooltip-content'>5.69k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8u16<span class='tooltip-content'>5.69k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8s16<span class='tooltip-content'>5.69k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4i32<span class='tooltip-content'>5.69k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4u32<span class='tooltip-content'>5.69k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4s32<span class='tooltip-content'>5.68k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4f32<span class='tooltip-content'>5.68k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8f16<span class='tooltip-content'>5.67k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16i8r<span class='tooltip-content'>5.67k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv16u8r<span class='tooltip-content'>5.67k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16s8r<span class='tooltip-content'>5.67k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8i16r<span class='tooltip-content'>5.67k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8u16r<span class='tooltip-content'>5.67k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8s16r<span class='tooltip-content'>5.67k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4i32r<span class='tooltip-content'>5.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.65k</span>]
  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>5.64k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4u32r<span class='tooltip-content'>5.65k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4s32r<span class='tooltip-content'>5.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.64k</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4f32r<span class='tooltip-content'>5.62k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8f16r<span class='tooltip-content'>5.61k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPST<span class='tooltip-content'>5.61k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isVPTOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>static inline bool isVPTOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  return Opc == ARM::MVE_VPTv16i8 || Opc == ARM::MVE_VPTv16u8 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         Opc == ARM::MVE_VPTv16s8 || Opc == ARM::MVE_VPTv8i16 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         Opc == ARM::MVE_VPTv8u16 || Opc == ARM::MVE_VPTv8s16 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         Opc == ARM::MVE_VPTv4i32 || Opc == ARM::MVE_VPTv4u32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4s32<span class='tooltip-content'>5.66k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4f32<span class='tooltip-content'>5.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8f16<span class='tooltip-content'>5.66k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16i8r<span class='tooltip-content'>5.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv16u8r<span class='tooltip-content'>5.66k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16s8r<span class='tooltip-content'>5.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8i16r<span class='tooltip-content'>5.66k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8u16r<span class='tooltip-content'>5.66k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8s16r<span class='tooltip-content'>5.66k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4i32r<span class='tooltip-content'>5.65k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.65k</span>]
  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>5.64k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4u32r<span class='tooltip-content'>5.64k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4s32r<span class='tooltip-content'>5.64k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.64k</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4f32r<span class='tooltip-content'>5.61k</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8f16r<span class='tooltip-content'>5.61k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPST<span class='tooltip-content'>5.61k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>4.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>Thumb2InstrInfo.cpp:llvm::isVPTOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>static inline bool isVPTOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  return Opc == ARM::MVE_VPTv16i8 || Opc == ARM::MVE_VPTv16u8 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         Opc == ARM::MVE_VPTv16s8 || <div class='tooltip'>Opc == ARM::MVE_VPTv8i16<span class='tooltip-content'>21</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8u16<span class='tooltip-content'>21</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8s16<span class='tooltip-content'>21</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4i32<span class='tooltip-content'>21</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4u32<span class='tooltip-content'>21</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
  Branch (<span class='line-number'><a name='L595' href='#L595'><span>595:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4s32<span class='tooltip-content'>20</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4f32<span class='tooltip-content'>18</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8f16<span class='tooltip-content'>10</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16i8r<span class='tooltip-content'>10</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L597' href='#L597'><span>597:38</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv16u8r<span class='tooltip-content'>10</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv16s8r<span class='tooltip-content'>10</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8i16r<span class='tooltip-content'>10</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8u16r<span class='tooltip-content'>9</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv8s16r<span class='tooltip-content'>9</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4i32r<span class='tooltip-content'>9</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L600' href='#L600'><span>600:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4u32r<span class='tooltip-content'>6</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv4s32r<span class='tooltip-content'>6</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPTv4f32r<span class='tooltip-content'>2</span></div> || <div class='tooltip'>Opc == ARM::MVE_VPTv8f16r<span class='tooltip-content'>2</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:39</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::MVE_VPST<span class='tooltip-content'>2</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isVPTOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isVPTOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>unsigned VCMPOpcodeToVPT(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>164k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16i8;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16u8;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8u16;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8s16;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32r;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16r;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>3.13k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16i8r;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16r;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>164k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32r;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16u8r;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8u16r;</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32r;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3.26k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8r;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8s16r;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>286</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32r;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>unsigned VCMPOpcodeToVPT(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPf16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8f16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPi8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16i8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPi16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8i16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPi32:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv4i32</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16u8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8u16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPs16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8s16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPf32r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv4f32r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPf16r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8f16r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPi8r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16i8r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16r;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32r;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu8r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16u8r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu16r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8u16r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu32r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv4u32r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPs8r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16s8r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPs16r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8s16r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32r;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVEVPTBlockPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>unsigned VCMPOpcodeToVPT(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPi8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16i8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16u8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8u16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>3.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPs8:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16s8</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPs16:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8s16</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>3.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32r;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>3.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16r;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146</span>, <span class='None'>False</span>: <span class='covered-line'>3.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16i8r;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>2.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16r;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32r;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu8r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv16u8r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu16r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv8u16r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::MVE_VCMPu32r:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return ARM::MVE_VPTv4u32r</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>3.26k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8r;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8s16r;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>3.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32r;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>MVETPAndVPTOptimisationsPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>unsigned VCMPOpcodeToVPT(unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>  switch (Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L609' href='#L609'><span>609:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>162k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L611' href='#L611'><span>611:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16;</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L615' href='#L615'><span>615:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16i8;</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L619' href='#L619'><span>619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32;</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L621' href='#L621'><span>621:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16u8;</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L623' href='#L623'><span>623:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8u16;</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>149</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L629' href='#L629'><span>629:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8s16;</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L634' href='#L634'><span>634:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4f32r;</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  case ARM::MVE_VCMPf16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8f16r;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L638' href='#L638'><span>638:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16i8r;</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L640' href='#L640'><span>640:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578</span>, <span class='None'>False</span>: <span class='covered-line'>165k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>578</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8i16r;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>  case ARM::MVE_VCMPi32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>164k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.32k</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4i32r;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L644' href='#L644'><span>644:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16u8r;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L646' href='#L646'><span>646:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8u16r;</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case ARM::MVE_VCMPu32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4u32r;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs8r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return ARM::MVE_VPTv16s8r;</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs16r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    return ARM::MVE_VPTv8s16r;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  case ARM::MVE_VCMPs32r:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L654' href='#L654'><span>654:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>182</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    return ARM::MVE_VPTv4s32r;</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::VCMPOpcodeToVPT(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>bool isCondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  return Opc == ARM::Bcc || <div class='tooltip'>Opc == ARM::tBcc<span class='tooltip-content'>1.25M</span></div> || <div class='tooltip'>Opc == ARM::t2Bcc<span class='tooltip-content'>1.20M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.25M</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20M</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L661'><span>661:10</span></a></span>) to (<span class='line-number'><a href='#L661'><span>661:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (661:10)
     Condition C2 --> (661:29)
     Condition C3 --> (661:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>bool isCondBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>  return Opc == ARM::Bcc || <div class='tooltip'>Opc == ARM::tBcc<span class='tooltip-content'>1.25M</span></div> || <div class='tooltip'>Opc == ARM::t2Bcc<span class='tooltip-content'>1.20M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.25M</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.3k</span>, <span class='None'>False</span>: <span class='covered-line'>1.20M</span>]
  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L661'><span>661:10</span></a></span>) to (<span class='line-number'><a href='#L661'><span>661:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (661:10)
     Condition C2 --> (661:29)
     Condition C3 --> (661:49)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>1.33M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isCondBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isCondBranchOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>static inline bool isJumpTableBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>  return Opc == ARM::BR_JTr || <div class='tooltip'>Opc == ARM::BR_JTm_i12<span class='tooltip-content'>2.43M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::BR_JTm_rs<span class='tooltip-content'>2.43M</span></div> || <div class='tooltip'>Opc == ARM::BR_JTadd<span class='tooltip-content'>2.43M</span></div> || <div class='tooltip'>Opc == ARM::tBR_JTr<span class='tooltip-content'>2.43M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.05k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.37k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2BR_JT<span class='tooltip-content'>2.43M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.18k</span>, <span class='None'>False</span>: <span class='covered-line'>2.42M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  F,  T,  -  = T      }
  5 { F,  F,  F,  T,  -,  -  = T      }
  6 { F,  F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (1,5)
  C5-Pair: covered: (1,4)
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 83.33%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { F,  F,  F,  F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 16.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { F,  F,  F,  F,  F,  T  = T      }
  3 { F,  F,  T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>static inline bool isJumpTableBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>  return Opc == ARM::BR_JTr || <div class='tooltip'>Opc == ARM::BR_JTm_i12<span class='tooltip-content'>2.43M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::BR_JTm_rs<span class='tooltip-content'>2.43M</span></div> || <div class='tooltip'>Opc == ARM::BR_JTadd<span class='tooltip-content'>2.43M</span></div> || <div class='tooltip'>Opc == ARM::tBR_JTr<span class='tooltip-content'>2.43M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.05k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.37k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2BR_JT<span class='tooltip-content'>2.43M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.18k</span>, <span class='None'>False</span>: <span class='covered-line'>2.42M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  F,  F,  T  = T      }
  4 { F,  F,  F,  F,  T,  -  = T      }
  5 { F,  F,  F,  T,  -,  -  = T      }
  6 { F,  F,  T,  -,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (1,5)
  C5-Pair: covered: (1,4)
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBlockPlacement.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>static inline bool isJumpTableBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return Opc == ARM::BR_JTr || Opc == ARM::BR_JTm_i12 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>         Opc == ARM::BR_JTm_rs || Opc == ARM::BR_JTadd || Opc == ARM::tBR_JTr ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>         Opc == ARM::t2BR_JT;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { F,  F,  F,  F,  F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 16.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>static inline bool isJumpTableBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>  return Opc == ARM::BR_JTr || Opc == ARM::BR_JTm_i12 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>         Opc == ARM::BR_JTm_rs || <div class='tooltip'>Opc == ARM::BR_JTadd<span class='tooltip-content'>204</span></div> || <div class='tooltip'>Opc == ARM::tBR_JTr<span class='tooltip-content'>204</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
  Branch (<span class='line-number'><a name='L666' href='#L666'><span>666:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>204</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2BR_JT<span class='tooltip-content'>204</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L667' href='#L667'><span>667:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L665'><span>665:10</span></a></span>) to (<span class='line-number'><a href='#L665'><span>667:29</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (665:10)
     Condition C2 --> (665:32)
     Condition C3 --> (666:10)
     Condition C4 --> (666:35)
     Condition C5 --> (666:59)
     Condition C6 --> (667:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  F,  F,  F  = F      }
  2 { F,  F,  F,  F,  F,  T  = T      }
  3 { F,  F,  T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  C4-Pair: not covered
  C5-Pair: not covered
  C6-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isJumpTableBranchOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>bool isIndirectBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>  return Opc == ARM::BX || <div class='tooltip'>Opc == ARM::MOVPCRX<span class='tooltip-content'>2.44M</span></div> || <div class='tooltip'>Opc == ARM::tBRIND<span class='tooltip-content'>2.44M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.38k</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>bool isIndirectBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>  return Opc == ARM::BX || <div class='tooltip'>Opc == ARM::MOVPCRX<span class='tooltip-content'>2.44M</span></div> || <div class='tooltip'>Opc == ARM::tBRIND<span class='tooltip-content'>2.44M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.38k</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.44M</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.04k</span>, <span class='None'>False</span>: <span class='covered-line'>2.43M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBlockPlacement.cpp:llvm::isIndirectBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>bool isIndirectBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return Opc == ARM::BX || Opc == ARM::MOVPCRX || Opc == ARM::tBRIND;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::isIndirectBranchOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>bool isIndirectBranchOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>  return Opc == ARM::BX || <div class='tooltip'>Opc == ARM::MOVPCRX<span class='tooltip-content'>224</span></div> || <div class='tooltip'>Opc == ARM::tBRIND<span class='tooltip-content'>224</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L672'><span>672:10</span></a></span>) to (<span class='line-number'><a href='#L672'><span>672:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (672:10)
     Condition C2 --> (672:28)
     Condition C3 --> (672:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isIndirectBranchOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>static inline bool isIndirectCall(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  int Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  switch (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // indirect calls:</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BLX:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::BLX_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BLX_pred:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BLX_pred_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BMOVPCRX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TCRETURNri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TCRETURNrinotr12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TAILJMPr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TAILJMPr4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::tBLXr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXr_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXNSr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXNS_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tTAILJMPr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    assert(MI.isCall(MachineInstr::IgnoreBundle));</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // direct calls:</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_pred:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BMOVPCB_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TCRETURNdi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::SVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L706' href='#L706'><span>706:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L706' href='#L706'><span>706:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2SMC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPdND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tSVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(MI.isCall(MachineInstr::IgnoreBundle))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>  assert(!MI.isCall(MachineInstr::IgnoreBundle));</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>static inline bool isIndirectCall(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  int Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  switch (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>559</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // indirect calls:</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BLX:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLX_noip:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLX_pred:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLX_pred_noip:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BX_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BMOVPCRX_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TCRETURNri:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TCRETURNrinotr12:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TAILJMPr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TAILJMPr4:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXr_noip:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXNSr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXNS_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBX_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPr:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(MI.isCall(MachineInstr::IgnoreBundle))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // direct calls:</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_pred:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BMOVPCB_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TCRETURNdi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::SVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L706' href='#L706'><span>706:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2SMC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPdND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tSVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(MI.isCall(MachineInstr::IgnoreBundle))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  assert(!MI.isCall(MachineInstr::IgnoreBundle));</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>static inline bool isIndirectCall(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>  int Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>  switch (Opc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.04k</span>, <span class='None'>False</span>: <span class='covered-line'>200</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // indirect calls:</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BLX:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre><span class='red'>  </span>case ARM::BLX_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L680' href='#L680'><span>680:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BLX_pred:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L681' href='#L681'><span>681:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BLX_pred_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L682' href='#L682'><span>682:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L683' href='#L683'><span>683:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::BMOVPCRX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TCRETURNri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TCRETURNrinotr12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TAILJMPr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L687' href='#L687'><span>687:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::TAILJMPr4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case ARM::tBLXr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L689' href='#L689'><span>689:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXr_noip:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXNSr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBLXNS_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tBX_CALL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case ARM::tTAILJMPr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L694' href='#L694'><span>694:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    assert(MI.isCall(MachineInstr::IgnoreBundle));</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // direct calls:</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case ARM::BL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_pred:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BMOVPCB_CALL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L701' href='#L701'><span>701:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::BLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TCRETURNdi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L703' href='#L703'><span>703:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L704' href='#L704'><span>704:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::SVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L705' href='#L705'><span>705:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L706' href='#L706'><span>706:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::TPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L707' href='#L707'><span>707:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPd:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L708' href='#L708'><span>708:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2SMC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::t2HVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L710' href='#L710'><span>710:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBLXi:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L712' href='#L712'><span>712:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tBL_PUSHLR:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L713' href='#L713'><span>713:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTAILJMPdND:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L714' href='#L714'><span>714:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tSVC:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case ARM::tTPsoft:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(MI.isCall(MachineInstr::IgnoreBundle))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>2.24k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  assert(!MI.isCall(MachineInstr::IgnoreBundle));</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isIndirectCall(llvm::MachineInstr const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>static inline bool isIndirectControlFlowNotComingBack(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  int opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  return MI.isReturn() || <div class='tooltip'>isIndirectBranchOpcode(MI.getOpcode())<span class='tooltip-content'>957</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>388</span>]
  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>         <div class='tooltip'>isJumpTableBranchOpcode(opc)<span class='tooltip-content'>773</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L726'><span>726:10</span></a></span>) to (<span class='line-number'><a href='#L726'><span>727:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (726:10)
     Condition C2 --> (726:27)
     Condition C3 --> (727:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L726'><span>726:10</span></a></span>) to (<span class='line-number'><a href='#L726'><span>727:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (726:10)
     Condition C2 --> (726:27)
     Condition C3 --> (727:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>865</pre></td><td class='code'><pre>static inline bool isIndirectControlFlowNotComingBack(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>865</pre></td><td class='code'><pre>  int opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>865</pre></td><td class='code'><pre>  return MI.isReturn() || <div class='tooltip'>isIndirectBranchOpcode(MI.getOpcode())<span class='tooltip-content'>569</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>569</span>]
  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>865</pre></td><td class='code'><pre>         <div class='tooltip'>isJumpTableBranchOpcode(opc)<span class='tooltip-content'>559</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L726'><span>726:10</span></a></span>) to (<span class='line-number'><a href='#L726'><span>727:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (726:10)
     Condition C2 --> (726:27)
     Condition C3 --> (727:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>865</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>static inline bool isIndirectControlFlowNotComingBack(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>  int opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>  return MI.isReturn() || <div class='tooltip'>isIndirectBranchOpcode(MI.getOpcode())<span class='tooltip-content'>388</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>242</span>, <span class='None'>False</span>: <span class='covered-line'>388</span>]
  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>214</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>         <div class='tooltip'>isJumpTableBranchOpcode(opc)<span class='tooltip-content'>214</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L727' href='#L727'><span>727:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L726'><span>726:10</span></a></span>) to (<span class='line-number'><a href='#L726'><span>727:38</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (726:10)
     Condition C2 --> (726:27)
     Condition C3 --> (727:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isIndirectControlFlowNotComingBack(llvm::MachineInstr const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>static inline bool isSpeculationBarrierEndBBOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>  return Opc == ARM::SpeculationBarrierISBDSBEndBB ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.79k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::SpeculationBarrierSBEndBB<span class='tooltip-content'>1.50M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierISBDSBEndBB<span class='tooltip-content'>1.50M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.79k</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierSBEndBB<span class='tooltip-content'>1.49M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>static inline bool isSpeculationBarrierEndBBOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>  return Opc == ARM::SpeculationBarrierISBDSBEndBB ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.79k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::SpeculationBarrierSBEndBB<span class='tooltip-content'>1.50M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierISBDSBEndBB<span class='tooltip-content'>1.50M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.79k</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierSBEndBB<span class='tooltip-content'>1.49M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMConstantIslandPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>static inline bool isSpeculationBarrierEndBBOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  return Opc == ARM::SpeculationBarrierISBDSBEndBB ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::SpeculationBarrierSBEndBB<span class='tooltip-content'>1.32k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierISBDSBEndBB<span class='tooltip-content'>1.31k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SpeculationBarrierSBEndBB<span class='tooltip-content'>1.30k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMSLSHardening.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>static inline bool isSpeculationBarrierEndBBOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  return Opc == ARM::SpeculationBarrierISBDSBEndBB ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>         <div class='tooltip'><span class='red'>Opc == ARM::SpeculationBarrierSBEndBB</span><span class='tooltip-content'>0</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L732' href='#L732'><span>732:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>         <div class='tooltip'><span class='red'>Opc == ARM::t2SpeculationBarrierISBDSBEndBB</span><span class='tooltip-content'>0</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>         <div class='tooltip'><span class='red'>Opc == ARM::t2SpeculationBarrierSBEndBB</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L731'><span>731:10</span></a></span>) to (<span class='line-number'><a href='#L731'><span>734:49</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (731:10)
     Condition C2 --> (732:10)
     Condition C3 --> (733:10)
     Condition C4 --> (734:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  -,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isSpeculationBarrierEndBBOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>static inline bool isPopOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  return Opc == ARM::tPOP_RET || <div class='tooltip'>Opc == ARM::LDMIA_RET<span class='tooltip-content'>146</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2LDMIA_RET<span class='tooltip-content'>145</span></div> || <div class='tooltip'>Opc == ARM::tPOP<span class='tooltip-content'>128</span></div> || <div class='tooltip'>Opc == ARM::LDMIA_UPD<span class='tooltip-content'>124</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:57</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2LDMIA_UPD<span class='tooltip-content'>124</span></div> || <div class='tooltip'>Opc == ARM::VLDMDIA_UPD<span class='tooltip-content'>110</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isPopOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>static inline bool isPopOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  return Opc == ARM::tPOP_RET || <div class='tooltip'>Opc == ARM::LDMIA_RET<span class='tooltip-content'>146</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
  Branch (<span class='line-number'><a name='L738' href='#L738'><span>738:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2LDMIA_RET<span class='tooltip-content'>145</span></div> || <div class='tooltip'>Opc == ARM::tPOP<span class='tooltip-content'>128</span></div> || <div class='tooltip'>Opc == ARM::LDMIA_UPD<span class='tooltip-content'>124</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>128</span>]
  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
  Branch (<span class='line-number'><a name='L739' href='#L739'><span>739:57</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>124</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2LDMIA_UPD<span class='tooltip-content'>124</span></div> || <div class='tooltip'>Opc == ARM::VLDMDIA_UPD<span class='tooltip-content'>110</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
  Branch (<span class='line-number'><a name='L740' href='#L740'><span>740:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isPopOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isPopOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>static inline bool isPushOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  return Opc == ARM::tPUSH || <div class='tooltip'>Opc == ARM::t2STMDB_UPD<span class='tooltip-content'>144</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::STMDB_UPD<span class='tooltip-content'>111</span></div> || <div class='tooltip'>Opc == ARM::VSTMDDB_UPD<span class='tooltip-content'>110</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L744'><span>744:10</span></a></span>) to (<span class='line-number'><a href='#L744'><span>745:58</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (744:10)
     Condition C2 --> (744:31)
     Condition C3 --> (745:10)
     Condition C4 --> (745:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isPushOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>static inline bool isPushOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  return Opc == ARM::tPUSH || <div class='tooltip'>Opc == ARM::t2STMDB_UPD<span class='tooltip-content'>144</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
  Branch (<span class='line-number'><a name='L744' href='#L744'><span>744:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::STMDB_UPD<span class='tooltip-content'>111</span></div> || <div class='tooltip'>Opc == ARM::VSTMDDB_UPD<span class='tooltip-content'>110</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
  Branch (<span class='line-number'><a name='L745' href='#L745'><span>745:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L744'><span>744:10</span></a></span>) to (<span class='line-number'><a href='#L744'><span>745:58</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (744:10)
     Condition C2 --> (744:31)
     Condition C3 --> (745:10)
     Condition C4 --> (745:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isPushOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isPushOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>static inline bool isSubImmOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  return Opc == ARM::SUBri ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         Opc == ARM::tSUBi3 || <div class='tooltip'>Opc == ARM::tSUBi8<span class='tooltip-content'>322</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::tSUBSi3<span class='tooltip-content'>19</span></div> || <div class='tooltip'>Opc == ARM::tSUBSi8<span class='tooltip-content'>19</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SUBri<span class='tooltip-content'>19</span></div> || <div class='tooltip'>Opc == ARM::t2SUBri12<span class='tooltip-content'>1</span></div> || <div class='tooltip'><span class='red'>Opc == ARM::t2SUBSri</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:58</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isSubImmOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>static inline bool isSubImmOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  return Opc == ARM::SUBri ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         Opc == ARM::tSUBi3 || <div class='tooltip'>Opc == ARM::tSUBi8<span class='tooltip-content'>322</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
  Branch (<span class='line-number'><a name='L750' href='#L750'><span>750:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>303</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::tSUBSi3<span class='tooltip-content'>19</span></div> || <div class='tooltip'>Opc == ARM::tSUBSi8<span class='tooltip-content'>19</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
  Branch (<span class='line-number'><a name='L751' href='#L751'><span>751:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>         <div class='tooltip'>Opc == ARM::t2SUBri<span class='tooltip-content'>19</span></div> || <div class='tooltip'>Opc == ARM::t2SUBri12<span class='tooltip-content'>1</span></div> || <div class='tooltip'><span class='red'>Opc == ARM::t2SUBSri</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:58</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isSubImmOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isSubImmOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>static inline bool isMovRegOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  return Opc == ARM::MOVr || Opc == ARM::tMOVr || <div class='tooltip'>Opc == ARM::t2MOVr<span class='tooltip-content'>326</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>327</span>]
  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L756'><span>756:10</span></a></span>) to (<span class='line-number'><a href='#L756'><span>756:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (756:10)
     Condition C2 --> (756:30)
     Condition C3 --> (756:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMLowOverheadLoops.cpp:llvm::isMovRegOpcode(int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>static inline bool isMovRegOpcode(int Opc) {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  return Opc == ARM::MOVr || Opc == ARM::tMOVr || <div class='tooltip'>Opc == ARM::t2MOVr<span class='tooltip-content'>326</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>327</span>]
  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:51</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L756'><span>756:10</span></a></span>) to (<span class='line-number'><a href='#L756'><span>756:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (756:10)
     Condition C2 --> (756:30)
     Condition C3 --> (756:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isMovRegOpcode(int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isMovRegOpcode(int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isValidCoprocessorNumber - decide whether an explicit coprocessor</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// number is legal in generic instructions like CDP. The answer can</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vary with the subtarget.</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline bool isValidCoprocessorNumber(unsigned Num,</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>                                            const FeatureBitset&amp; featureBits) {</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In Armv7 and Armv8-M CP10 and CP11 clash with VFP/NEON, however, the</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // coprocessor is still valid for CDP/MCR/MRC and friends. Allowing it is</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // useful for code which is shared with older architectures which do not know</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the new VFP/NEON mnemonics.</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Armv8-A disallows everything *other* than 111x (CP14 and CP15).</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>  if (featureBits[ARM::HasV8Ops] &amp;&amp; <div class='tooltip'>(Num &amp; 0xE) != 0xE<span class='tooltip-content'>93</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>732</span>]
  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L769'><span>769:7</span></a></span>) to (<span class='line-number'><a href='#L769'><span>769:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (769:7)
     Condition C2 --> (769:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Armv8.1-M disallows 100x (CP8,CP9) and 111x (CP14,CP15)</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which clash with MVE.</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>  if (featureBits[ARM::HasV8_1MMainlineOps] &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>690</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>76</span></div><div class='tooltip'>(Num &amp; 0xE) == 0x8<span class='tooltip-content'>76</span></div> || <div class='tooltip'>(Num &amp; 0xE) == 0xE<span class='tooltip-content'>69</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L774'><span>774:7</span></a></span>) to (<span class='line-number'><a href='#L774'><span>775:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (774:7)
     Condition C2 --> (775:8)
     Condition C3 --> (775:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseInstrInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFrameLowering.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMAsmParser.cpp:llvm::isValidCoprocessorNumber(unsigned int, llvm::FeatureBitset const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>                                            const FeatureBitset&amp; featureBits) {</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In Armv7 and Armv8-M CP10 and CP11 clash with VFP/NEON, however, the</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // coprocessor is still valid for CDP/MCR/MRC and friends. Allowing it is</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // useful for code which is shared with older architectures which do not know</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the new VFP/NEON mnemonics.</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Armv8-A disallows everything *other* than 111x (CP14 and CP15).</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>825</pre></td><td class='code'><pre>  if (featureBits[ARM::HasV8Ops] &amp;&amp; <div class='tooltip'>(Num &amp; 0xE) != 0xE<span class='tooltip-content'>93</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>732</span>]
  Branch (<span class='line-number'><a name='L769' href='#L769'><span>769:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L769'><span>769:7</span></a></span>) to (<span class='line-number'><a href='#L769'><span>769:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (769:7)
     Condition C2 --> (769:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Armv8.1-M disallows 100x (CP8,CP9) and 111x (CP14,CP15)</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // which clash with MVE.</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>  if (featureBits[ARM::HasV8_1MMainlineOps] &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>690</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>76</span></div><div class='tooltip'>(Num &amp; 0xE) == 0x8<span class='tooltip-content'>76</span></div> || <div class='tooltip'>(Num &amp; 0xE) == 0xE<span class='tooltip-content'>69</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L774'><span>774:7</span></a></span>) to (<span class='line-number'><a href='#L774'><span>775:49</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (774:7)
     Condition C2 --> (775:8)
     Condition C3 --> (775:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>766</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>static inline bool isSEHInstruction(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  case ARM::SEH_StackAlloc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>337</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>337</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  case ARM::SEH_SaveSP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>389</pre></td><td class='code'><pre>  case ARM::SEH_SaveFRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L788' href='#L788'><span>788:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L788' href='#L788'><span>788:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>389</pre></td><td class='code'><pre>  case ARM::SEH_SaveLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  case ARM::SEH_Nop:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>419</pre></td><td class='code'><pre>  case ARM::SEH_Nop_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>560</pre></td><td class='code'><pre>  case ARM::SEH_PrologEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>  case ARM::SEH_EpilogStart:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>  case ARM::SEH_EpilogEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210k</span>, <span class='None'>False</span>: <span class='covered-line'>693</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmPrinter.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMBaseInstrInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>static inline bool isSEHInstruction(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>  case ARM::SEH_StackAlloc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>328</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>328</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>365</pre></td><td class='code'><pre>  case ARM::SEH_SaveSP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>  case ARM::SEH_SaveFRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L788' href='#L788'><span>788:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>380</pre></td><td class='code'><pre>  case ARM::SEH_SaveLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>410</pre></td><td class='code'><pre>  case ARM::SEH_Nop:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>410</pre></td><td class='code'><pre>  case ARM::SEH_Nop_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>551</pre></td><td class='code'><pre>  case ARM::SEH_PrologEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>  case ARM::SEH_EpilogStart:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>142</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>  case ARM::SEH_EpilogEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>211k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>693</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>210k</span>, <span class='None'>False</span>: <span class='covered-line'>693</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>210k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>211k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBaseRegisterInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>ARMFrameLowering.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>static inline bool isSEHInstruction(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_StackAlloc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_SaveRegs_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_SaveSP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_SaveFRegs:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L788' href='#L788'><span>788:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_SaveLR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_Nop:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_Nop_Ret:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_PrologEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_EpilogStart:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case ARM::SEH_EpilogEnd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L794' href='#L794'><span>794:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>303</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMHazardRecognizer.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMCInstLower.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSubtarget.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSelectionDAGInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstrInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelLowering.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFastISel.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallingConv.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMCallLowering.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLegalizerInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMRegisterBankInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMInstructionSelector.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetMachine.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLoadStoreOptimizer.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMParallelDSP.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBranchTargets.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMConstantIslandPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBasicBlockInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMExpandPseudoInsts.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMLowOverheadLoops.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMBlockPlacement.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMSLSHardening.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMFixCortexA57AES1742098Pass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMISelDAGToDAG.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMachineFunctionInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMMacroFusion.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: A15SDOptimizer.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMOptimizeBarriersPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetObjectFile.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMTargetTransformInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MLxExpansionPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEGatherScatterLowering.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVELaneInterleavingPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETailPredication.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVEVPTBlockPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: MVETPAndVPTOptimisationsPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1FrameLowering.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb1InstrInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ThumbRegisterInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2ITBlockPass.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2InstrInfo.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: Thumb2SizeReduction.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: ARMAsmParser.cpp:llvm::isSEHInstruction(llvm::MachineInstr const&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getInstrPredicate - If instruction is predicated, returns its predicate</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// condition, otherwise returns AL. It also returns the condition code</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register by reference.</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>ARMCC::CondCodes getInstrPredicate(const MachineInstr &amp;MI, Register &amp;PredReg);</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getMatchingCondBranchOpcode(unsigned Opc);</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Map pseudo instructions that imply an &apos;S&apos; bit onto real opcodes. Whether</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the instruction is encoded with an &apos;S&apos; bit is determined by the optional</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// CPSR def operand.</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned convertAddSubFlagsOpcode(unsigned OldOpc);</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// emitARMRegPlusImmediate / emitT2RegPlusImmediate - Emits a series of</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions to materializea destreg = basereg + immediate in ARM / Thumb2</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// code.</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineBasicBlock::iterator &amp;MBBI,</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const DebugLoc &amp;dl, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             Register BaseReg, int NumBytes,</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             ARMCC::CondCodes Pred, Register PredReg,</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             const ARMBaseInstrInfo &amp;TII, unsigned MIFlags = 0);</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineBasicBlock::iterator &amp;MBBI,</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const DebugLoc &amp;dl, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register BaseReg, int NumBytes,</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            ARMCC::CondCodes Pred, Register PredReg,</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const ARMBaseInstrInfo &amp;TII, unsigned MIFlags = 0);</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void emitThumbRegPlusImmediate(MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               MachineBasicBlock::iterator &amp;MBBI,</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const DebugLoc &amp;dl, Register DestReg,</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               Register BaseReg, int NumBytes,</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const ARMBaseRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               unsigned MIFlags = 0);</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Tries to add registers to the reglist of a given base-updating</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// push/pop instruction to adjust the stack by an additional</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// NumBytes. This can save a few bytes per function in code-size, but</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// obviously generates more memory traffic. As such, it only takes</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// effect in functions being optimised for size.</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool tryFoldSPUpdateIntoPushPop(const ARMSubtarget &amp;Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                MachineFunction &amp;MF, MachineInstr *MI,</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                unsigned NumBytes);</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// rewriteARMFrameIndex / rewriteT2FrameIndex -</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrite MI to access &apos;Offset&apos; bytes from the FP. Return false if the</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// offset could not be handled directly in MI, and return the left-over</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// portion by reference.</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx,</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          Register FrameReg, int &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          const ARMBaseInstrInfo &amp;TII);</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx,</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         Register FrameReg, int &amp;Offset,</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         const ARMBaseInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         const TargetRegisterInfo *TRI);</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if Reg is defd between From and To</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool registerDefinedBetween(unsigned Reg, MachineBasicBlock::iterator From,</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            MachineBasicBlock::iterator To,</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            const TargetRegisterInfo *TRI);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Search backwards from a tBcc to find a tCMPi8 against 0, meaning</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// we can convert them to a tCBZ or tCBNZ. Return nullptr if not found.</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr *findCMPToFoldIntoCBZ(MachineInstr *Br,</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   const TargetRegisterInfo *TRI);</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void addUnpredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB);</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void addUnpredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, Register DestReg);</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void addPredicatedMveVpredNOp(MachineInstrBuilder &amp;MIB, unsigned Cond);</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void addPredicatedMveVpredROp(MachineInstrBuilder &amp;MIB, unsigned Cond,</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              unsigned Inactive);</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns the number of instructions required to materialize the given</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// constant in a register, or 3 if a literal pool load is needed.</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If ForCodesize is specified, an approximate cost in bytes is returned.</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned ConstantMaterializationCost(unsigned Val,</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const ARMSubtarget *Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     bool ForCodesize = false);</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if Val1 has a lower Constant Materialization Cost than Val2.</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Uses the cost from ConstantMaterializationCost, first with ForCodesize as</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specified. If the scores are equal, return the comparison for !ForCodesize.</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool HasLowerConstantMaterializationCost(unsigned Val1, unsigned Val2,</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const ARMSubtarget *Subtarget,</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         bool ForCodesize = false);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return the immediate if this is ADDri or SUBri, scaled as appropriate.</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Returns 0 for unknown instructions.</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>inline int getAddSubImmediate(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  int Scale = 1;</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  unsigned ImmOp;</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>454</pre></td><td class='code'><pre>  case ARM::t2ADDri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>454</span>, <span class='None'>False</span>: <span class='covered-line'>11.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>454</pre></td><td class='code'><pre>    ImmOp = 2;</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>454</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>174</pre></td><td class='code'><pre>  case ARM::t2SUBri:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L899' href='#L899'><span>899:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  case ARM::t2SUBri12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    ImmOp = 2;</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    Scale = -1;</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case ARM::tSUBi3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L904' href='#L904'><span>904:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  case ARM::tSUBi8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L905' href='#L905'><span>905:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>302</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    ImmOp = 3;</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    Scale = -1;</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L909' href='#L909'><span>909:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.0k</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>11.0k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>932</pre></td><td class='code'><pre>  return Scale * MI.getOperand(ImmOp).getImm();</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Given a memory access Opcode, check that the give Imm would be a valid Offset</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// for this instruction using its addressing mode.</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>inline bool isLegalAddressImm(unsigned Opcode, int Imm,</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>                              const TargetInstrInfo *TII) {</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;Desc = TII-&gt;get(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>  unsigned AddrMode = (Desc.TSFlags &amp; ARMII::AddrModeMask);</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>  switch (AddrMode) {</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i7:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>134k</span>, <span class='None'>False</span>: <span class='covered-line'>738k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>134k</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 7) * 1);</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i7s2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158k</span>, <span class='None'>False</span>: <span class='covered-line'>713k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>158k</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 7) * 2) &amp;&amp; <div class='tooltip'>Imm % 2 == 0<span class='tooltip-content'>158k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158k</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>158k</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L925'><span>925:12</span></a></span>) to (<span class='line-number'><a href='#L925'><span>925:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (925:12)
     Condition C2 --> (925:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>264k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i7s4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L926' href='#L926'><span>926:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264k</span>, <span class='None'>False</span>: <span class='covered-line'>607k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>264k</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 7) * 4) &amp;&amp; <div class='tooltip'>Imm % 4 == 0<span class='tooltip-content'>264k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264k</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
  Branch (<span class='line-number'><a name='L927' href='#L927'><span>927:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>264k</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L927'><span>927:12</span></a></span>) to (<span class='line-number'><a href='#L927'><span>927:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (927:12)
     Condition C2 --> (927:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L928' href='#L928'><span>928:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.4k</span>, <span class='None'>False</span>: <span class='covered-line'>799k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>72.4k</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 8) * 1);</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i8pos:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L930' href='#L930'><span>930:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>872k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return Imm &gt;= 0 &amp;&amp; Imm &lt; ((1 &lt;&lt; 8) * 1);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L931' href='#L931'><span>931:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L931'><span>931:12</span></a></span>) to (<span class='line-number'><a href='#L931'><span>931:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (931:12)
     Condition C2 --> (931:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i8neg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L932' href='#L932'><span>932:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>870k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    return Imm &lt; 0 &amp;&amp; <div class='tooltip'>-Imm &lt; ((1 &lt;&lt; 8) * 1)<span class='tooltip-content'>2.00k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L933' href='#L933'><span>933:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.00k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L933'><span>933:12</span></a></span>) to (<span class='line-number'><a href='#L933'><span>933:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (933:12)
     Condition C2 --> (933:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i8s4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>855k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 8) * 4) &amp;&amp; <div class='tooltip'>Imm % 4 == 0<span class='tooltip-content'>16.9k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L935' href='#L935'><span>935:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L935'><span>935:12</span></a></span>) to (<span class='line-number'><a href='#L935'><span>935:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (935:12)
     Condition C2 --> (935:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>222k</pre></td><td class='code'><pre>  case ARMII::AddrModeT2_i12:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L936' href='#L936'><span>936:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222k</span>, <span class='None'>False</span>: <span class='covered-line'>649k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>222k</pre></td><td class='code'><pre>    return Imm &gt;= 0 &amp;&amp; <div class='tooltip'>Imm &lt; ((1 &lt;&lt; 12) * 1)<span class='tooltip-content'>222k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222k</span>, <span class='None'>False</span>: <span class='covered-line'>74</span>]
  Branch (<span class='line-number'><a name='L937' href='#L937'><span>937:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L937'><span>937:12</span></a></span>) to (<span class='line-number'><a href='#L937'><span>937:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (937:12)
     Condition C2 --> (937:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  case ARMII::AddrMode2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>872k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return std::abs(Imm) &lt; ((1 &lt;&lt; 12) * 1);</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L940' href='#L940'><span>940:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>872k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;Unhandled Addressing mode&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>872k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if the given intrinsic is a gather</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>inline bool isGather(IntrinsicInst *IntInst) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>IntInst == nullptr</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L947' href='#L947'><span>947:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>unsigned IntrinsicID = IntInst-&gt;getIntrinsicID();</span></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return (</span><span class='red'>IntrinsicID == Intrinsic::masked_gather</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L950' href='#L950'><span>950:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_base</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L951' href='#L951'><span>951:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_base_predicated</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_base_wb</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L953' href='#L953'><span>953:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_base_wb_predicated</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L954' href='#L954'><span>954:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_offset</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L955' href='#L955'><span>955:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vldr_gather_offset_predicated</span><span class='red'>);</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L956' href='#L956'><span>956:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if the given intrinsic is a scatter</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>inline bool isScatter(IntrinsicInst *IntInst) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>IntInst == nullptr</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L961' href='#L961'><span>961:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>unsigned IntrinsicID = IntInst-&gt;getIntrinsicID();</span></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return (</span><span class='red'>IntrinsicID == Intrinsic::masked_scatter</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L964' href='#L964'><span>964:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_base</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L965' href='#L965'><span>965:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_base_predicated</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L966' href='#L966'><span>966:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_base_wb</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_base_wb_predicated</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L968' href='#L968'><span>968:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_offset</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L969' href='#L969'><span>969:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          </span><span class='red'>IntrinsicID == Intrinsic::arm_mve_vstr_scatter_offset_predicated</span><span class='red'>);</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L970' href='#L970'><span>970:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return true if the given intrinsic is a gather or scatter</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>inline bool isGatherScatter(IntrinsicInst *IntInst) {</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (IntInst == nullptr)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L975' href='#L975'><span>975:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return </span><span class='red'>isGather(IntInst)</span><span class='red'> || </span><span class='red'>isScatter(IntInst)</span>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L977' href='#L977'><span>977:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L977'><span>977:10</span></a></span>) to (<span class='line-number'><a href='#L977'><span>977:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (977:10)
     Condition C2 --> (977:31)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getBLXOpcode(const MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned gettBLXrOpcode(const MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getBLXpredOpcode(const MachineFunction &amp;MF);</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_ARM_ARMBASEINSTRINFO_H</pre></td></tr></table></div></body></html>