Assembler report for de10-nano-bus-spider_0
Mon Apr 30 07:08:00 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: de10-nano-bus-spider_0.sof
  6. Assembler Device Options: de10-nano-bus-spider_0.svf
  7. Assembler Device Options: de10-nano-bus-spider_0.rbf
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Mon Apr 30 07:08:00 2018 ;
; Revision Name         ; de10-nano-bus-spider_0                ;
; Top-level Entity Name ; de10_nano_bus_spider                  ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEBA6U23I7                          ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                            ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                      ; Setting        ; Default Value  ;
+-----------------------------------------------------------------------------+----------------+----------------+
; Use smart compilation                                                       ; Off            ; Off            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On             ; On             ;
; Enable compact report table                                                 ; Off            ; Off            ;
; Generate Raw Binary File (.rbf) For Target Device                           ; On             ; Off            ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; On             ; Off            ;
; Generate compressed bitstreams                                              ; On             ; On             ;
; Compression mode                                                            ; Off            ; Off            ;
; Clock source for configuration device                                       ; Internal       ; Internal       ;
; Clock frequency of the configuration device                                 ; 10 MHZ         ; 10 MHz         ;
; Divide clock frequency by                                                   ; 1              ; 1              ;
; Auto user code                                                              ; On             ; On             ;
; Configuration device                                                        ; Auto           ; Auto           ;
; Voltage output format                                                       ; Auto discovery ; Auto discovery ;
; Configuration device auto user code                                         ; Off            ; Off            ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off            ; Off            ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off            ; Off            ;
; Hexadecimal Output File start address                                       ; 0              ; 0              ;
; Hexadecimal Output File count direction                                     ; Up             ; Up             ;
; Release clears before tri-states                                            ; Off            ; Off            ;
; Auto-restart configuration after error                                      ; On             ; On             ;
; Enable OCT_DONE                                                             ; Off            ; Off            ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off            ; Off            ;
; Enable autonomous PCIe HIP mode                                             ; Off            ; Off            ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off            ; Off            ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On             ; On             ;
+-----------------------------------------------------------------------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                        ;
+--------------------------------------------------------------------------------------------------+
; File Name                                                                                        ;
+--------------------------------------------------------------------------------------------------+
; /home/antony/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/de10-nano-bus-spider_0.sof ;
; /home/antony/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/de10-nano-bus-spider_0.svf ;
; /home/antony/riscv-soc-cores/build/de10-nano-bus-spider_0/bld-quartus/de10-nano-bus-spider_0.rbf ;
+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Assembler Device Options: de10-nano-bus-spider_0.sof ;
+----------------+-------------------------------------+
; Option         ; Setting                             ;
+----------------+-------------------------------------+
; JTAG usercode  ; 0x01B7A5B0                          ;
; Checksum       ; 0x01B7A5B0                          ;
+----------------+-------------------------------------+


+------------------------------------------------------+
; Assembler Device Options: de10-nano-bus-spider_0.svf ;
+-----------+------------------------------------------+
; Option    ; Setting                                  ;
+-----------+------------------------------------------+
; SVF file  ;                                          ;
+-----------+------------------------------------------+


+------------------------------------------------------+
; Assembler Device Options: de10-nano-bus-spider_0.rbf ;
+---------------------+--------------------------------+
; Option              ; Setting                        ;
+---------------------+--------------------------------+
; Raw Binary File     ;                                ;
;  Compression Ratio  ; 3                              ;
+---------------------+--------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Apr 30 07:07:47 2018
Info: Command: quartus_asm --64bit de10-nano-bus-spider_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/soc_system_hps_0/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Mon Apr 30 07:08:00 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


