// Seed: 1384816879
module module_0 (
    output uwire id_0,
    output tri   id_1,
    output wor   id_2
);
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_2 = 32'd57
) (
    input wor _id_0,
    input wire id_1,
    input wire _id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11
);
  logic id_13[-1 'h0 : 1];
  logic [-1 : -1  ^  1 'd0 ^  -1 'b0 ^  -1] id_14;
  ;
  logic [id_2 : -1] id_15 = 1;
  wire [id_0 : 1] id_16;
  wire id_17;
  ;
  localparam id_18 = 1;
  assign id_17 = id_13;
  assign id_7  = id_3;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11
  );
endmodule
