
;; Function tcm_init (tcm_init)[0:1385]



tcm_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function cpu_architecture (cpu_architecture)[0:1386]



cpu_architecture

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,16u} r12={1d} r13={1d,16u} r14={1d,1u} r24={12d,10u} r25={1d,16u} r26={1d,15u} r138={1d,5u} r139={1d,2u} r140={6d,3u} r141={1d,2u} r142={1d,2u} r144={1d,2u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 135{38d,97u,0e} in 37{37 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 144
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 138 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 6 5 7 2 arch/arm/kernel/setup.c:217 (set (reg:SI 144)
        (and:SI (reg/v:SI 138 [ __val ])
            (const_int 585728 [0x8f000]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:217 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 arch/arm/kernel/setup.c:217 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 13 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144


;; Succ edge  13 [39.0%] 
;; Succ edge  3 [61.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 9 8 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 9 13 3 arch/arm/kernel/setup.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 28672 [0x7000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(jump_insn 13 12 14 3 arch/arm/kernel/setup.c:219 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 140 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 140 146
;; live  kill	

;; Pred edge  3 [28.0%]  (fallthru)
(note 14 13 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 14 17 4 arch/arm/kernel/setup.c:220 (set (reg:SI 146)
        (and:SI (reg/v:SI 138 [ __val ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ __val ])
        (nil)))

(insn 17 16 113 4 arch/arm/kernel/setup.c:220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 113 17 114 4 arch/arm/kernel/setup.c:220 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 114 113 28 4 arch/arm/kernel/setup.c:220 discrim 2 (set (reg/v:SI 140 [ cpu_arch ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 3 [0x3])
            (const_int 1 [0x1]))) 240 {*movsicc_insn} (nil))
;; End of basic block 4 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 147
;; live  kill	

;; Pred edge  3 [72.0%] 
(code_label 28 114 29 5 5 "" [1 uses])

(note 29 28 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 31 29 32 5 arch/arm/kernel/setup.c:221 (set (reg:SI 147)
        (and:SI (reg/v:SI 138 [ __val ])
            (const_int 524288 [0x80000]))) 67 {*arm_andsi3_insn} (nil))

(insn 32 31 33 5 arch/arm/kernel/setup.c:221 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(jump_insn 33 32 34 5 arch/arm/kernel/setup.c:221 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 140 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 140 148
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 34 33 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 6 arch/arm/kernel/setup.c:222 (set (reg:SI 148)
        (lshiftrt:SI (reg/v:SI 138 [ __val ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ __val ])
        (nil)))

(insn 37 36 38 6 arch/arm/kernel/setup.c:222 (set (reg/v:SI 140 [ cpu_arch ])
        (and:SI (reg:SI 148)
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(insn 38 37 39 6 arch/arm/kernel/setup.c:223 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 140 [ cpu_arch ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 39 38 40 6 arch/arm/kernel/setup.c:223 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 40 39 41 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 44 7 arch/arm/kernel/setup.c:224 (set (reg/v:SI 140 [ cpu_arch ])
        (plus:SI (reg/v:SI 140 [ cpu_arch ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 7 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; live  gen 	 24 [cc] 149
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 44 41 45 8 8 "" [1 uses])

(note 45 44 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 45 48 8 arch/arm/kernel/setup.c:225 (set (reg:SI 149)
        (and:SI (reg/v:SI 138 [ __val ])
            (const_int 983040 [0xf0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ __val ])
        (nil)))

(insn 48 47 49 8 arch/arm/kernel/setup.c:225 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149)
            (const_int 983040 [0xf0000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(jump_insn 49 48 50 8 arch/arm/kernel/setup.c:225 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5588 [0x15d4])
            (nil))))
;; End of basic block 8 -> ( 9 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [44.1%]  (fallthru)
;; Succ edge  13 [55.9%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 142
;; live  kill	

;; Pred edge  8 [44.1%]  (fallthru)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 9 arch/arm/kernel/setup.c:230 (set (reg/v:SI 139 [ mmfr0 ])
        (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 4") ("=r") 0 []
             [] 10427624)) -1 (nil))

(insn 52 51 53 9 arch/arm/kernel/setup.c:232 (set (reg:SI 142 [ D.25378 ])
        (and:SI (reg/v:SI 139 [ mmfr0 ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 53 52 54 9 arch/arm/kernel/setup.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25378 ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 54 53 55 9 arch/arm/kernel/setup.c:232 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 9 -> ( 15 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142


;; Succ edge  15 [33.0%] 
;; Succ edge  10 [67.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  9 [67.0%]  (fallthru)
(note 55 54 56 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 10 arch/arm/kernel/setup.c:233 (set (reg:SI 141 [ D.25380 ])
        (and:SI (reg/v:SI 139 [ mmfr0 ])
            (const_int 240 [0xf0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ mmfr0 ])
        (nil)))

(insn 57 56 58 10 arch/arm/kernel/setup.c:232 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25380 ])
            (const_int 47 [0x2f]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 58 57 59 10 arch/arm/kernel/setup.c:232 discrim 2 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3300 [0xce4])
            (nil))))
;; End of basic block 10 -> ( 15 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142


;; Succ edge  15 [33.0%] 
;; Succ edge  11 [67.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141 142
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [67.0%]  (fallthru)
(note 59 58 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 11 arch/arm/kernel/setup.c:235 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.25378 ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ D.25378 ])
        (nil)))

(jump_insn 61 60 62 11 arch/arm/kernel/setup.c:235 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1608 [0x648])
            (nil))))
;; End of basic block 11 -> ( 14 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141


;; Succ edge  14 [16.1%] 
;; Succ edge  12 [83.9%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u81(11){ }u82(13){ }u83(25){ }u84(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 141
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [83.9%]  (fallthru)
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 64 12 arch/arm/kernel/setup.c:235 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ D.25380 ])
            (const_int 32 [0x20]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.25380 ])
        (nil)))

(jump_insn 64 63 65 12 arch/arm/kernel/setup.c:235 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1991 [0x7c7])
            (nil))))
;; End of basic block 12 -> ( 14 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  14 [19.9%] 
;; Succ edge  13 [80.1%]  (fallthru)

;; Start of basic block ( 2 12 8) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u87(11){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  12 [80.1%]  (fallthru)
;; Pred edge  8 [55.9%] 
(code_label 65 64 66 13 4 "" [2 uses])

(note 66 65 67 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 70 13 arch/arm/kernel/setup.c:218 (set (reg/v:SI 140 [ cpu_arch ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 13 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u91(11){ }u92(13){ }u93(25){ }u94(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  12 [19.9%] 
;; Pred edge  11 [16.1%] 
(code_label 70 67 71 14 10 "" [2 uses])

(note 71 70 72 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 75 14 arch/arm/kernel/setup.c:237 (set (reg/v:SI 140 [ cpu_arch ])
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  9 [33.0%] 
;; Pred edge  10 [33.0%] 
(code_label 75 72 76 15 9 "" [2 uses])

(note 76 75 77 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 15 arch/arm/kernel/setup.c:234 (set (reg/v:SI 140 [ cpu_arch ])
        (const_int 9 [0x9])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 14 6 13 7 4) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u99(11){ }u100(13){ }u101(25){ }u102(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  6 [50.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 78 77 79 16 7 "" [1 uses])

(note 79 78 84 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 84 79 90 16 arch/arm/kernel/setup.c:244 (set (reg/i:SI 0 r0)
        (reg/v:SI 140 [ cpu_arch ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ cpu_arch ])
        (nil)))

(insn 90 84 0 16 arch/arm/kernel/setup.c:244 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_core (parse_tag_core)[0:1398] (unlikely executed)



parse_tag_core

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,6u} r14={1d,1u} r24={2d,2u} r25={1d,6u} r26={1d,5u} r133={1d,2u} r135={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} 
;;    total ref usage 76{28d,48u,0e} in 23{23 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:594 (set (reg/v/f:SI 135 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:595 (set (reg:SI 136 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tag ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:595 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 8 7 9 2 arch/arm/kernel/setup.c:595 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 137 138
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 arch/arm/kernel/setup.c:596 (set (reg:SI 138 [ <variable>.u.core.flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.core.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 arch/arm/kernel/setup.c:596 (set (reg:SI 137)
        (and:SI (reg:SI 138 [ <variable>.u.core.flags ])
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.u.core.flags ])
        (nil)))

(insn 12 11 13 3 arch/arm/kernel/setup.c:596 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(jump_insn 13 12 14 3 arch/arm/kernel/setup.c:596 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 139 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 139 141 142
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 17 4 arch/arm/kernel/setup.c:597 (set (reg/f:SI 139)
        (symbol_ref:SI ("root_mountflags") [flags 0xc0] <var_decl 0x10a76c00 root_mountflags>)) 167 {*arm_movsi_insn} (nil))

(insn 17 15 18 4 arch/arm/kernel/setup.c:597 (set (reg:SI 141 [ root_mountflags ])
        (mem/c/i:SI (reg/f:SI 139) [0 root_mountflags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("root_mountflags") [flags 0xc0] <var_decl 0x10a76c00 root_mountflags>) [0 root_mountflags+0 S4 A32])
        (nil)))

(insn 18 17 19 4 arch/arm/kernel/setup.c:597 (set (reg:SI 142)
        (and:SI (reg:SI 141 [ root_mountflags ])
            (const_int -2 [0xfffffffffffffffe]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ root_mountflags ])
        (nil)))

(insn 19 18 20 4 arch/arm/kernel/setup.c:597 (set (mem/c/i:SI (reg/f:SI 139) [0 root_mountflags+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 133 143 144 145 146 147 148 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 133 143 144 145 146 147 148 149
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 20 19 21 5 15 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 arch/arm/kernel/setup.c:598 (set (reg:SI 143 [ <variable>.u.core.rootdev ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tag ])
                (const_int 16 [0x10])) [0 <variable>.u.core.rootdev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ tag ])
        (nil)))

(insn 23 22 24 5 arch/arm/kernel/setup.c:598 (set (reg:SI 133 [ D.25652 ])
        (zero_extend:SI (subreg:HI (reg:SI 143 [ <variable>.u.core.rootdev ]) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.u.core.rootdev ])
        (nil)))

(insn 24 23 25 5 arch/arm/kernel/setup.c:598 (set (reg/f:SI 144)
        (symbol_ref:SI ("ROOT_DEV") [flags 0xc0] <var_decl 0x11069de0 ROOT_DEV>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 arch/arm/kernel/setup.c:598 (set (reg:SI 145)
        (lshiftrt:SI (reg:SI 133 [ D.25652 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 26 25 27 5 arch/arm/kernel/setup.c:598 (set (reg:SI 146)
        (zero_extend:SI (subreg:HI (reg:SI 145) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(insn 27 26 28 5 arch/arm/kernel/setup.c:598 (set (reg:SI 147)
        (ashift:SI (reg:SI 146)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 28 27 29 5 arch/arm/kernel/setup.c:598 (set (reg:SI 148)
        (and:SI (reg:SI 133 [ D.25652 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.25652 ])
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:598 (set (reg:SI 149)
        (ior:SI (reg:SI 147)
            (reg:SI 148))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/setup.c:598 (set (mem/c/i:SI (reg/f:SI 144) [0 ROOT_DEV+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 144)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 31 30 32 6 14 "" [1 uses])

(note 32 31 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 32 43 6 arch/arm/kernel/setup.c:601 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 43 37 0 6 arch/arm/kernel/setup.c:601 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_ramdisk (parse_tag_ramdisk)[0:1400] (unlikely executed)



parse_tag_ramdisk

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} 
;;    total ref usage 23{12d,11u,0e} in 3{3 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 10 2 arch/arm/kernel/setup.c:645 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 10 6 16 2 arch/arm/kernel/setup.c:645 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 16 10 0 2 arch/arm/kernel/setup.c:645 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_serialnr (parse_tag_serialnr)[0:1401] (unlikely executed)



parse_tag_serialnr

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r138={1d,1u} 
;;    total ref usage 34{16d,18u,0e} in 9{9 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 134 135 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:650 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:651 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:651 (set (reg:SI 136 [ <variable>.u.serialnr.low ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.serialnr.low+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 arch/arm/kernel/setup.c:651 (set (mem/c/i:SI (reg/f:SI 135) [0 system_serial_low+0 S4 A32])
        (reg:SI 136 [ <variable>.u.serialnr.low ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.u.serialnr.low ])
        (nil)))

(insn 10 8 11 2 arch/arm/kernel/setup.c:652 (set (reg:SI 138 [ <variable>.u.serialnr.high ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.serialnr.high+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tag ])
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:652 (set (mem/c/i:SI (plus:SI (reg/f:SI 135)
                (const_int 4 [0x4])) [0 system_serial_high+0 S4 A32])
        (reg:SI 138 [ <variable>.u.serialnr.high ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.u.serialnr.high ])
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))

(insn 12 11 16 2 arch/arm/kernel/setup.c:654 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 12 22 2 arch/arm/kernel/setup.c:654 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 22 16 0 2 arch/arm/kernel/setup.c:654 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_revision (parse_tag_revision)[0:1402] (unlikely executed)



parse_tag_revision

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 30{15d,15u,0e} in 7{7 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 133 134 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:659 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:660 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:660 (set (reg:SI 136 [ <variable>.u.revision.rev ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.revision.rev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tag ])
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/setup.c:660 (set (mem/c/i:SI (plus:SI (reg/f:SI 135)
                (const_int 8 [0x8])) [0 system_rev+0 S4 A32])
        (reg:SI 136 [ <variable>.u.revision.rev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ <variable>.u.revision.rev ])
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))

(insn 9 8 13 2 arch/arm/kernel/setup.c:662 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 arch/arm/kernel/setup.c:662 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 19 13 0 2 arch/arm/kernel/setup.c:662 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function customize_machine (customize_machine)[0:1406] (unlikely executed)



customize_machine

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r11={1d,4u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,4u} r26={1d,3u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 156{132d,24u,0e} in 8{7 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/setup.c:735 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/setup.c:735 (set (reg/f:SI 136 [ machine_desc ])
        (mem/f/c/i:SI (reg/f:SI 135) [0 machine_desc+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 machine_desc+0 S4 A32])
            (nil))))

(insn 7 6 8 2 arch/arm/kernel/setup.c:735 (set (reg/f:SI 133 [ D.25735 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 136 [ machine_desc ])
                (const_int 56 [0x38])) [0 <variable>.init_machine+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ machine_desc ])
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/setup.c:735 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.25735 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/setup.c:735 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 12)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [78.3%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 11 10 12 3 arch/arm/kernel/setup.c:736 (parallel [
            (call (mem:SI (reg/f:SI 133 [ D.25735 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 133 [ D.25735 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [21.6%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 12 11 13 4 30 "" [1 uses])

(note 13 12 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 13 24 4 arch/arm/kernel/setup.c:738 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 24 18 0 4 arch/arm/kernel/setup.c:738 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function c_start (c_start)[0:1414]



c_start

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,6u} r14={1d,1u} r24={2d,3u} r25={1d,6u} r26={1d,5u} r135={1d,2u} r137={2d,1u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 53{18d,35u,0e} in 12{12 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 137 138
;; live  in  	 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:1065 (set (reg/v/f:SI 135 [ pos ])
        (reg:SI 1 r1 [ pos ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ pos ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/setup.c:1067 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/setup.c:1067 (set (reg:SI 138)
        (mem:SI (plus:SI (reg/v/f:SI 135 [ pos ])
                (const_int 4 [0x4])) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/setup.c:1067 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(jump_insn 10 9 37 2 arch/arm/kernel/setup.c:1067 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7900 [0x1edc])
        (nil)))
;; End of basic block 2 -> ( 6 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137


;; Succ edge  6 [79.0%] 
;; Succ edge  3 [21.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 135 137
;; live  gen 	
;; live  kill	

;; Pred edge  2 [21.0%]  (fallthru)
(note 37 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 13 37 38 3 arch/arm/kernel/setup.c:1067 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137


;; Succ edge  5 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 38 13 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 38 15 4 arch/arm/kernel/setup.c:1067 (set (reg:SI 140)
        (mem:SI (reg/v/f:SI 135 [ pos ]) [0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ pos ])
        (nil)))

(insn 15 14 16 4 arch/arm/kernel/setup.c:1067 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(jump_insn 16 15 22 4 arch/arm/kernel/setup.c:1067 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  6 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  4 [50.0%]  (fallthru)
(code_label 22 16 41 5 36 "" [1 uses])

(note 41 22 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 41 24 5 arch/arm/kernel/setup.c:1067 (set (reg:SI 137)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  2 [79.0%] 
;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 23 42 6 35 "" [2 uses])

(note 42 24 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 42 35 6 arch/arm/kernel/setup.c:1067 (set (reg/i:SI 0 r0)
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 35 29 0 6 arch/arm/kernel/setup.c:1067 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function c_next (c_next)[0:1415]



c_next

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 2[r2] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r24={1d} r25={1d,2u} r26={1d,1u} r133={1d,1u} r136={1d,2u} r137={1d,1u,1d} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 35{17d,17u,1e} in 8{8 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 24 [cc] 133 136 137 138 139
;; live  in  	 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133 136 137 138 139
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 6 5 2 arch/arm/kernel/setup.c:1070 (set (reg/v/f:SI 136 [ pos ])
        (reg:SI 2 r2 [ pos ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pos ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/setup.c:1071 (set (reg:DI 137)
        (mem:DI (reg/v/f:SI 136 [ pos ]) [0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 9 8 10 2 arch/arm/kernel/setup.c:1071 (set (reg:DI 138)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 10 9 11 2 arch/arm/kernel/setup.c:1071 (parallel [
            (set (reg:DI 139)
                (plus:DI (reg:DI 137)
                    (reg:DI 138)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 138)
        (expr_list:REG_DEAD (reg:DI 137)
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 137)
                        (const_int 1 [0x1]))
                    (nil))))))

(insn 11 10 12 2 arch/arm/kernel/setup.c:1071 (set (mem:DI (reg/v/f:SI 136 [ pos ]) [0 S8 A64])
        (reg:DI 139)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 139)
        (expr_list:REG_DEAD (reg/v/f:SI 136 [ pos ])
            (nil))))

(insn 12 11 16 2 arch/arm/kernel/setup.c:1073 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 16 12 22 2 arch/arm/kernel/setup.c:1073 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 22 16 0 2 arch/arm/kernel/setup.c:1073 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function c_stop (c_stop)[0:1416]



c_stop

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_cmdline (parse_tag_cmdline)[0:1403] (unlikely executed)



parse_tag_cmdline

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 156{136d,20u,0e} in 11{10 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:667 (set (reg/v/f:SI 134 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:675 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:675 (set (reg/f:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/setup.c:675 (set (reg/f:SI 137)
        (plus:SI (reg/v/f:SI 134 [ tag ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 134 [ tag ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:675 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 10 9 11 2 arch/arm/kernel/setup.c:675 (set (reg:SI 1 r1)
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:675 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 arch/arm/kernel/setup.c:675 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 13 12 17 2 arch/arm/kernel/setup.c:679 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 13 23 2 arch/arm/kernel/setup.c:679 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ <result> ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 23 17 0 2 arch/arm/kernel/setup.c:679 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function topology_init (topology_init)[0:1411] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 2 ( 0.33)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 3 (  0.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 4 ( 0.67)


starting region dump


topology_init

Dataflow summary:
def_info->table_size = 251, use_info->table_size = 47
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,5u} r12={3d} r13={1d,7u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={2d,4u,1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 310{263d,46u,1e} in 24{22 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
0[0,4] 1[4,4] 2[8,3] 3[11,2] 12[13,2] 14[15,2] 15[17,2] 16[19,2] 17[21,2] 18[23,2] 19[25,2] 20[27,2] 21[29,2] 22[31,2] 23[33,2] 24[35,3] 27[38,2] 28[40,2] 29[42,2] 30[44,2] 31[46,2] 32[48,2] 33[50,2] 34[52,2] 35[54,2] 36[56,2] 37[58,2] 38[60,2] 39[62,2] 40[64,2] 41[66,2] 42[68,2] 43[70,2] 44[72,2] 45[74,2] 46[76,2] 47[78,2] 48[80,2] 49[82,2] 50[84,2] 51[86,2] 52[88,2] 53[90,2] 54[92,2] 55[94,2] 56[96,2] 57[98,2] 58[100,2] 59[102,2] 60[104,2] 61[106,2] 62[108,2] 63[110,2] 64[112,2] 65[114,2] 66[116,2] 67[118,2] 68[120,2] 69[122,2] 70[124,2] 71[126,2] 72[128,2] 73[130,2] 74[132,2] 75[134,2] 76[136,2] 77[138,2] 78[140,2] 79[142,2] 80[144,2] 81[146,2] 82[148,2] 83[150,2] 84[152,2] 85[154,2] 86[156,2] 87[158,2] 88[160,2] 89[162,2] 90[164,2] 91[166,2] 92[168,2] 93[170,2] 94[172,2] 95[174,2] 96[176,2] 97[178,2] 98[180,2] 99[182,2] 100[184,2] 101[186,2] 102[188,2] 103[190,2] 104[192,2] 105[194,2] 106[196,2] 107[198,2] 108[200,2] 109[202,2] 110[204,2] 111[206,2] 112[208,2] 113[210,2] 114[212,2] 115[214,2] 116[216,2] 117[218,2] 118[220,2] 119[222,2] 120[224,2] 121[226,2] 122[228,2] 123[230,2] 124[232,2] 125[234,2] 126[236,2] 127[238,2] 133[240,1] 134[241,1] 135[242,1] 136[243,1] 138[244,1] 139[245,1] 140[246,1] 141[247,1] 142[248,1] 143[249,1] 144[250,1] 

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 138 139 140 141
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 134 135 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
1, 241, 242, 244, 245, 246, 247
;; rd  kill	(12)
0, 1, 2, 3, 15, 16, 241, 242, 244, 245, 246, 247
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 10
;;      reg 138 { d244(bb 3 insn 9) }
;;   UD chains for insn luid 3 uid 12
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 139 { d245(bb 3 insn 11) }
;;   eq_note reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 4 uid 13
;;      reg 134 { d241(bb 3 insn 10) }
;;      reg 140 { d246(bb 3 insn 12) }
;;   UD chains for insn luid 6 uid 15
;;      reg 135 { d242(bb 3 insn 13) }
;;      reg 141 { d247(bb 3 insn 14) }
;;   UD chains for insn luid 7 uid 16
;;      reg 135 { d242(bb 3 insn 13) }
;;   UD chains for insn luid 8 uid 17
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 9 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 16) }
;;      reg 1 { d4(bb 3 insn 17) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 142 143 144
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 136 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
3, 37, 240, 243, 248, 249, 250
;; rd  kill	(14)
0, 1, 2, 3, 15, 16, 35, 36, 37, 240, 243, 248, 249, 250
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 21
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 2 uid 23
;;      reg 142 { d248(bb 4 insn 22) }
;;   UD chains for insn luid 4 uid 25
;;      reg 133 { d240(bb 4 insn 21) }
;;   UD chains for insn luid 5 uid 26
;;      reg 13 { }
;;      reg 0 { d2(bb 4 insn 23) }
;;      reg 1 { d6(bb 4 insn 24) }
;;      reg 2 { d9(bb 4 insn 25) }
;;   UD chains for insn luid 6 uid 27
;;      reg 0 { d3(bb 4 insn 26) }
;;   UD chains for insn luid 8 uid 30
;;      reg 143 { d249(bb 4 insn 29) }
;;   UD chains for insn luid 9 uid 31
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 144 { d250(bb 4 insn 30) }
;;   UD chains for insn luid 10 uid 32
;;      reg 24 { d37(bb 4 insn 31) }

*****starting processing of loop  ******


topology_init

Dataflow summary:
def_info->table_size = 251, use_info->table_size = 47
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,5u} r12={3d} r13={1d,7u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={2d,4u,1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 310{263d,46u,1e} in 24{22 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
0[0,4] 1[4,4] 2[8,3] 3[11,2] 12[13,2] 14[15,2] 15[17,2] 16[19,2] 17[21,2] 18[23,2] 19[25,2] 20[27,2] 21[29,2] 22[31,2] 23[33,2] 24[35,3] 27[38,2] 28[40,2] 29[42,2] 30[44,2] 31[46,2] 32[48,2] 33[50,2] 34[52,2] 35[54,2] 36[56,2] 37[58,2] 38[60,2] 39[62,2] 40[64,2] 41[66,2] 42[68,2] 43[70,2] 44[72,2] 45[74,2] 46[76,2] 47[78,2] 48[80,2] 49[82,2] 50[84,2] 51[86,2] 52[88,2] 53[90,2] 54[92,2] 55[94,2] 56[96,2] 57[98,2] 58[100,2] 59[102,2] 60[104,2] 61[106,2] 62[108,2] 63[110,2] 64[112,2] 65[114,2] 66[116,2] 67[118,2] 68[120,2] 69[122,2] 70[124,2] 71[126,2] 72[128,2] 73[130,2] 74[132,2] 75[134,2] 76[136,2] 77[138,2] 78[140,2] 79[142,2] 80[144,2] 81[146,2] 82[148,2] 83[150,2] 84[152,2] 85[154,2] 86[156,2] 87[158,2] 88[160,2] 89[162,2] 90[164,2] 91[166,2] 92[168,2] 93[170,2] 94[172,2] 95[174,2] 96[176,2] 97[178,2] 98[180,2] 99[182,2] 100[184,2] 101[186,2] 102[188,2] 103[190,2] 104[192,2] 105[194,2] 106[196,2] 107[198,2] 108[200,2] 109[202,2] 110[204,2] 111[206,2] 112[208,2] 113[210,2] 114[212,2] 115[214,2] 116[216,2] 117[218,2] 118[220,2] 119[222,2] 120[224,2] 121[226,2] 122[228,2] 123[230,2] 124[232,2] 125[234,2] 126[236,2] 127[238,2] 133[240,1] 134[241,1] 135[242,1] 136[243,1] 138[244,1] 139[245,1] 140[246,1] 141[247,1] 142[248,1] 143[249,1] 144[250,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 28 2 arch/arm/kernel/setup.c:951 (set (reg/v:SI 136 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 138 139 140 141
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 134 135 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
1, 241, 242, 244, 245, 246, 247
;; rd  kill	(12)
0, 1, 2, 3, 15, 16, 241, 242, 244, 245, 246, 247

;; Pred edge  4 [91.0%] 
(code_label 28 5 8 3 48 "" [1 uses])

(note 8 28 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/kernel/setup.c:952 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 3 arch/arm/kernel/setup.c:952 (set (reg/v:SI 134 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 138)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 10520071)) -1 (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))

(insn 11 10 12 3 arch/arm/kernel/setup.c:952 (set (reg/f:SI 139)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/setup.c:952 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 139)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 14 3 arch/arm/kernel/setup.c:952 (set (reg/v/f:SI 135 [ cpuinfo ])
        (plus:SI (reg/v:SI 134 [ __ptr ])
            (reg:SI 140))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 14 13 15 3 arch/arm/kernel/setup.c:953 (set (reg:SI 141)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 arch/arm/kernel/setup.c:953 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ cpuinfo ])
                (const_int 4 [0x4])) [0 <variable>.cpu.hotpluggable+0 S4 A32])
        (reg:SI 141)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 16 15 17 3 arch/arm/kernel/setup.c:954 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ cpuinfo ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ cpuinfo ])
        (nil)))

(insn 17 16 18 3 arch/arm/kernel/setup.c:954 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/setup.c:954 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("register_cpu") [flags 0x41] <function_decl 0x11095300 register_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 10
;;      reg 138 { d244(bb 3 insn 9) }
;;   UD chains for insn luid 3 uid 12
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 139 { d245(bb 3 insn 11) }
;;   eq_note reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 4 uid 13
;;      reg 134 { d241(bb 3 insn 10) }
;;      reg 140 { d246(bb 3 insn 12) }
;;   UD chains for insn luid 6 uid 15
;;      reg 135 { d242(bb 3 insn 13) }
;;      reg 141 { d247(bb 3 insn 14) }
;;   UD chains for insn luid 7 uid 16
;;      reg 135 { d242(bb 3 insn 13) }
;;   UD chains for insn luid 8 uid 17
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 9 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 16) }
;;      reg 1 { d4(bb 3 insn 17) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 142 143 144
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 136 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
3, 37, 240, 243, 248, 249, 250
;; rd  kill	(14)
0, 1, 2, 3, 15, 16, 35, 36, 37, 240, 243, 248, 249, 250

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 19 18 20 4 47 "" [0 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 include/linux/cpumask.h:174 (set (reg:SI 133 [ D.26007 ])
        (plus:SI (reg/v:SI 136 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ cpu ])
        (nil)))

(insn 22 21 23 4 include/linux/cpumask.h:174 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (mem/u/f/c/i:SI (reg/f:SI 142) [0 cpu_possible_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>) [0 cpu_possible_mask+0 S4 A32])
            (nil))))

(insn 24 23 25 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.26007 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.26007 ])
        (nil)))

(call_insn 26 25 27 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 27 26 29 4 include/linux/cpumask.h:174 (set (reg/v:SI 136 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 29 27 30 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg/f:SI 143)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg:SI 144 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 143) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
            (nil))))

(insn 31 30 32 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ cpu ])
            (reg:SI 144 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ nr_cpu_ids ])
        (nil)))

(jump_insn 32 31 33 4 arch/arm/kernel/setup.c:951 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 21
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 2 uid 23
;;      reg 142 { d248(bb 4 insn 22) }
;;   UD chains for insn luid 4 uid 25
;;      reg 133 { d240(bb 4 insn 21) }
;;   UD chains for insn luid 5 uid 26
;;      reg 13 { }
;;      reg 0 { d2(bb 4 insn 23) }
;;      reg 1 { d6(bb 4 insn 24) }
;;      reg 2 { d9(bb 4 insn 25) }
;;   UD chains for insn luid 6 uid 27
;;      reg 0 { d3(bb 4 insn 26) }
;;   UD chains for insn luid 8 uid 30
;;      reg 143 { d249(bb 4 insn 29) }
;;   UD chains for insn luid 9 uid 31
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 144 { d250(bb 4 insn 30) }
;;   UD chains for insn luid 10 uid 32
;;      reg 24 { d37(bb 4 insn 31) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 33 44 5 arch/arm/kernel/setup.c:958 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 44 38 0 5 arch/arm/kernel/setup.c:958 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 22 is invariant (0), cost 24, depends on 
Set in insn 23 is invariant (1), cost 4, depends on 0
Set in insn 24 is invariant (2), cost 4, depends on 
Set in insn 29 is invariant (3), cost 24, depends on 
Set in insn 9 is invariant (4), cost 24, depends on 
Set in insn 10 is invariant (5), cost 24, depends on 4
Set in insn 11 is invariant (6), cost 24, depends on 
Set in insn 14 is invariant (7), cost 20, depends on 
Decided to move invariant 5
Decided to move invariant 4
Decided to move invariant 1
Decided to move invariant 0
Decided to move invariant 3
Decided to move invariant 6
Decided to move invariant 7
Decided to move invariant 2
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 48.
changing bb of uid 22
  from 4 to 2
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 49.
changing bb of uid 23
  from 4 to 2
deferring rescan insn with uid = 24.
deferring rescan insn with uid = 24.
deferring rescan insn with uid = 50.
changing bb of uid 24
  from 4 to 2
deferring rescan insn with uid = 29.
deferring rescan insn with uid = 29.
deferring rescan insn with uid = 51.
changing bb of uid 29
  from 4 to 2
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 9.
deferring rescan insn with uid = 9.
deferring rescan insn with uid = 52.
changing bb of uid 9
  from 3 to 2
deferring rescan insn with uid = 10.
deferring rescan insn with uid = 10.
deferring rescan insn with uid = 10.
deferring rescan insn with uid = 53.
changing bb of uid 10
  from 3 to 2
deferring rescan insn with uid = 13.
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 11.
deferring rescan insn with uid = 54.
changing bb of uid 11
  from 3 to 2
deferring rescan insn with uid = 12.
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 14.
deferring rescan insn with uid = 55.
changing bb of uid 14
  from 3 to 2
deferring rescan insn with uid = 15.


topology_init

Dataflow summary:
def_info->table_size = 251, use_info->table_size = 47
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,5u} r12={3d} r13={1d,7u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={2d,4u,1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 310{263d,46u,1e} in 32{30 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
0[0,4] 1[4,4] 2[8,3] 3[11,2] 12[13,2] 14[15,2] 15[17,2] 16[19,2] 17[21,2] 18[23,2] 19[25,2] 20[27,2] 21[29,2] 22[31,2] 23[33,2] 24[35,3] 27[38,2] 28[40,2] 29[42,2] 30[44,2] 31[46,2] 32[48,2] 33[50,2] 34[52,2] 35[54,2] 36[56,2] 37[58,2] 38[60,2] 39[62,2] 40[64,2] 41[66,2] 42[68,2] 43[70,2] 44[72,2] 45[74,2] 46[76,2] 47[78,2] 48[80,2] 49[82,2] 50[84,2] 51[86,2] 52[88,2] 53[90,2] 54[92,2] 55[94,2] 56[96,2] 57[98,2] 58[100,2] 59[102,2] 60[104,2] 61[106,2] 62[108,2] 63[110,2] 64[112,2] 65[114,2] 66[116,2] 67[118,2] 68[120,2] 69[122,2] 70[124,2] 71[126,2] 72[128,2] 73[130,2] 74[132,2] 75[134,2] 76[136,2] 77[138,2] 78[140,2] 79[142,2] 80[144,2] 81[146,2] 82[148,2] 83[150,2] 84[152,2] 85[154,2] 86[156,2] 87[158,2] 88[160,2] 89[162,2] 90[164,2] 91[166,2] 92[168,2] 93[170,2] 94[172,2] 95[174,2] 96[176,2] 97[178,2] 98[180,2] 99[182,2] 100[184,2] 101[186,2] 102[188,2] 103[190,2] 104[192,2] 105[194,2] 106[196,2] 107[198,2] 108[200,2] 109[202,2] 110[204,2] 111[206,2] 112[208,2] 113[210,2] 114[212,2] 115[214,2] 116[216,2] 117[218,2] 118[220,2] 119[222,2] 120[224,2] 121[226,2] 122[228,2] 123[230,2] 124[232,2] 125[234,2] 126[236,2] 127[238,2] 133[240,1] 134[241,1] 135[242,1] 136[243,1] 138[244,1] 139[245,1] 140[246,1] 141[247,1] 142[248,1] 143[249,1] 144[250,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 22 2 arch/arm/kernel/setup.c:951 (set (reg/v:SI 136 [ cpu ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 22 5 23 2 include/linux/cpumask.h:174 (set (reg/f:SI 146)
        (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 include/linux/cpumask.h:174 (set (reg:SI 147)
        (mem/u/f/c/i:SI (reg/f:SI 146) [0 cpu_possible_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_possible_mask") [flags 0xc0] <var_decl 0x10c5bf00 cpu_possible_mask>) [0 cpu_possible_mask+0 S4 A32])
            (nil))))

(insn 24 23 29 2 include/linux/cpumask.h:174 (set (reg:SI 148)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 29 24 9 2 arch/arm/kernel/setup.c:951 discrim 1 (set (reg/f:SI 149)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 9 29 10 2 arch/arm/kernel/setup.c:952 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/setup.c:952 (set (reg:SI 151 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 150)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 10520071)) -1 (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))

(insn 11 10 14 2 arch/arm/kernel/setup.c:952 (set (reg/f:SI 152)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 14 11 28 2 arch/arm/kernel/setup.c:953 (set (reg:SI 153)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 23
;;      reg 142 { d248(bb 2 insn 22) }
;;   UD chains for insn luid 1 uid 10
;;      reg 138 { d244(bb 2 insn 9) }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u4(11){ }u5(13){ }u6(25){ }u7(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 138 139 140 141
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 134 135 138 139 140 141
;; live  kill	 14 [lr]
;; rd  in  	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
1, 241, 242, 244, 245, 246, 247
;; rd  kill	(12)
0, 1, 2, 3, 15, 16, 241, 242, 244, 245, 246, 247

;; Pred edge  4 [91.0%] 
(code_label 28 14 8 3 48 "" [1 uses])

(note 8 28 52 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 52 8 53 3 arch/arm/kernel/setup.c:952 (set (reg/f:SI 138)
        (reg/f:SI 150)) -1 (nil))

(insn 53 52 54 3 arch/arm/kernel/setup.c:952 (set (reg/v:SI 134 [ __ptr ])
        (reg:SI 151 [ __ptr ])) -1 (nil))

(insn 54 53 12 3 arch/arm/kernel/setup.c:952 (set (reg/f:SI 139)
        (reg/f:SI 152)) -1 (nil))

(insn 12 54 13 3 arch/arm/kernel/setup.c:952 (set (reg:SI 140)
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ cpu ])
                    (const_int 4 [0x4]))
                (reg/f:SI 152)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 136 [ cpu ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 13 12 55 3 arch/arm/kernel/setup.c:952 (set (reg/v/f:SI 135 [ cpuinfo ])
        (plus:SI (reg:SI 151 [ __ptr ])
            (reg:SI 140))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 134 [ __ptr ])
            (nil))))

(insn 55 13 15 3 arch/arm/kernel/setup.c:953 (set (reg:SI 141)
        (reg:SI 153)) -1 (nil))

(insn 15 55 16 3 arch/arm/kernel/setup.c:953 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ cpuinfo ])
                (const_int 4 [0x4])) [0 <variable>.cpu.hotpluggable+0 S4 A32])
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 16 15 17 3 arch/arm/kernel/setup.c:954 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ cpuinfo ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ cpuinfo ])
        (nil)))

(insn 17 16 18 3 arch/arm/kernel/setup.c:954 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ cpu ])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/setup.c:954 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("register_cpu") [flags 0x41] <function_decl 0x11095300 register_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 3 uid 12
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 139 { d245(bb 2 insn 11) }
;;   eq_note reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 4 uid 13
;;      reg 134 { d241(bb 2 insn 10) }
;;      reg 140 { d246(bb 3 insn 12) }
;;   UD chains for insn luid 6 uid 15
;;      reg 135 { d242(bb 3 insn 13) }
;;      reg 141 { d247(bb 2 insn 14) }
;;   UD chains for insn luid 7 uid 16
;;      reg 135 { d242(bb 3 insn 13) }
;;   UD chains for insn luid 8 uid 17
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 9 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 16) }
;;      reg 1 { d4(bb 3 insn 17) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 142 143 144
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 136 142 143 144
;; live  kill	 14 [lr]
;; rd  in  	(13)
1, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(7)
3, 37, 240, 243, 248, 249, 250
;; rd  kill	(14)
0, 1, 2, 3, 15, 16, 35, 36, 37, 240, 243, 248, 249, 250

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 19 18 20 4 47 "" [0 uses])

(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 48 4 include/linux/cpumask.h:174 (set (reg:SI 133 [ D.26007 ])
        (plus:SI (reg/v:SI 136 [ cpu ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ cpu ])
        (nil)))

(insn 48 21 49 4 include/linux/cpumask.h:174 (set (reg/f:SI 142)
        (reg/f:SI 146)) -1 (nil))

(insn 49 48 50 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 50 49 25 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(insn 25 50 26 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 133 [ D.26007 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.26007 ])
        (nil)))

(call_insn 26 25 27 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 27 26 51 4 include/linux/cpumask.h:174 (set (reg/v:SI 136 [ cpu ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 51 27 30 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg/f:SI 143)
        (reg/f:SI 149)) -1 (nil))

(insn 30 51 31 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg:SI 144 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 149) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
            (nil))))

(insn 31 30 32 4 arch/arm/kernel/setup.c:951 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ cpu ])
            (reg:SI 144 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ nr_cpu_ids ])
        (nil)))

(jump_insn 32 31 33 4 arch/arm/kernel/setup.c:951 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 21
;;      reg 136 { d243(bb 4 insn 27) }
;;   UD chains for insn luid 4 uid 25
;;      reg 133 { d240(bb 4 insn 21) }
;;   UD chains for insn luid 5 uid 26
;;      reg 13 { }
;;      reg 0 { d2(bb 2 insn 23) }
;;      reg 1 { d6(bb 2 insn 24) }
;;      reg 2 { d9(bb 4 insn 25) }
;;   UD chains for insn luid 6 uid 27
;;      reg 0 { d3(bb 4 insn 26) }
;;   UD chains for insn luid 8 uid 30
;;      reg 143 { d249(bb 2 insn 29) }
;;   UD chains for insn luid 9 uid 31
;;      reg 136 { d243(bb 4 insn 27) }
;;      reg 144 { d250(bb 4 insn 30) }
;;   UD chains for insn luid 10 uid 32
;;      reg 24 { d37(bb 4 insn 31) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 33 44 5 arch/arm/kernel/setup.c:958 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 44 38 0 5 arch/arm/kernel/setup.c:958 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 44
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 49.
deleting insn with uid = 49.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 54.
deleting insn with uid = 54.
rescanning insn with uid = 55.
deleting insn with uid = 55.
ending the processing of deferred insns

;; Function proc_cpu_init (proc_cpu_init)[0:1412] (unlikely executed)



proc_cpu_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,1u} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,1u} 
;;    total ref usage 152{134d,18u,0e} in 9{8 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/setup.c:966 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x116b7c60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x116b7c60>)
        (nil)))

(insn 7 6 8 2 arch/arm/kernel/setup.c:966 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 8 7 9 2 arch/arm/kernel/setup.c:966 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("proc_mkdir") [flags 0x41] <function_decl 0x11298400 proc_mkdir>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/setup.c:966 (set (reg/v/f:SI 133 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 10 9 35 2 arch/arm/kernel/setup.c:967 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ res ])
        (nil)))

(insn 35 10 36 2 arch/arm/kernel/setup.c:969 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ res ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 36 35 25 2 arch/arm/kernel/setup.c:969 (set (reg:SI 134 [ D.25848 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -12 [0xfffffffffffffff4])
            (const_int 0 [0x0]))) 240 {*movsicc_insn} (nil))

(insn 25 36 31 2 arch/arm/kernel/setup.c:970 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25848 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.25848 ])
        (nil)))

(insn 31 25 0 2 arch/arm/kernel/setup.c:970 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function c_show (c_show)[0:1413]

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 6, 7, 8, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 9 ( 0.53)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 9 ( 0.53)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 10 ( 0.59)


starting region dump


c_show

Dataflow summary:
def_info->table_size = 131, use_info->table_size = 277
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={41d,26u} r1={42d,21u} r2={37d,15u} r3={25d,3u} r11={1d,16u} r12={22d} r13={1d,38u} r14={22d,1u} r15={21d} r16={21d} r17={21d} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={30d,5u} r25={1d,16u} r26={1d,15u} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={21d} r38={21d} r39={21d} r40={21d} r41={21d} r42={21d} r43={21d} r44={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={21d} r101={21d} r102={21d} r103={21d} r104={21d} r105={21d} r106={21d} r107={21d} r108={21d} r109={21d} r110={21d} r111={21d} r112={21d} r113={21d} r114={21d} r115={21d} r116={21d} r117={21d} r118={21d} r119={21d} r120={21d} r121={21d} r122={21d} r123={21d} r124={21d} r125={21d} r126={21d} r127={21d} r162={2d,3u,1d} r163={1d,1u} r164={1d,1u} r170={1d,5u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={2d,4u,1d} r177={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,15u} r184={1d,2u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,2u,1d} r201={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,2u} r226={1d,1u,1d} r228={1d,1u} r232={1d,1u,1d} r233={1d,1u} r235={1d,2u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1d} r247={1d,1u} r248={1d,1u} r250={1d,1u} r253={1d,4u} 
;;    total ref usage 2822{2582d,234u,6e} in 139{118 regular + 21 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121
0[0,2] 1[2,2] 2[4,2] 3[6,1] 12[7,1] 14[8,1] 15[9,1] 16[10,1] 17[11,1] 18[12,1] 19[13,1] 20[14,1] 21[15,1] 22[16,1] 23[17,1] 24[18,3] 27[21,1] 28[22,1] 29[23,1] 30[24,1] 31[25,1] 32[26,1] 33[27,1] 34[28,1] 35[29,1] 36[30,1] 37[31,1] 38[32,1] 39[33,1] 40[34,1] 41[35,1] 42[36,1] 43[37,1] 44[38,1] 45[39,1] 46[40,1] 47[41,1] 48[42,1] 49[43,1] 50[44,1] 51[45,1] 52[46,1] 53[47,1] 54[48,1] 55[49,1] 56[50,1] 57[51,1] 58[52,1] 59[53,1] 60[54,1] 61[55,1] 62[56,1] 63[57,1] 64[58,1] 65[59,1] 66[60,1] 67[61,1] 68[62,1] 69[63,1] 70[64,1] 71[65,1] 72[66,1] 73[67,1] 74[68,1] 75[69,1] 76[70,1] 77[71,1] 78[72,1] 79[73,1] 80[74,1] 81[75,1] 82[76,1] 83[77,1] 84[78,1] 85[79,1] 86[80,1] 87[81,1] 88[82,1] 89[83,1] 90[84,1] 91[85,1] 92[86,1] 93[87,1] 94[88,1] 95[89,1] 96[90,1] 97[91,1] 98[92,1] 99[93,1] 100[94,1] 101[95,1] 102[96,1] 103[97,1] 104[98,1] 105[99,1] 106[100,1] 107[101,1] 108[102,1] 109[103,1] 110[104,1] 111[105,1] 112[106,1] 113[107,1] 114[108,1] 115[109,1] 116[110,1] 117[111,1] 118[112,1] 119[113,1] 120[114,1] 121[115,1] 122[116,1] 123[117,1] 124[118,1] 125[119,1] 126[120,1] 127[121,1] 162[122,1] 178[123,1] 219[124,1] 220[125,1] 221[126,1] 222[127,1] 223[128,1] 225[129,1] 226[130,1] 

( 9 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 219 220 221 222 223
;; live  in  	 162 178
;; live  gen 	 24 [cc] 219 220 221 222 223
;; live  kill	
;; rd  in  	(11)
1, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(6)
18, 124, 125, 126, 127, 128
;; rd  kill	(8)
18, 19, 20, 124, 125, 126, 127, 128
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 114
;;      reg 162 { d122(bb 8 insn 128) }
;;      reg 220 { d125(bb 6 insn 113) }
;;   eq_note reg 162 { d122(bb 8 insn 128) }
;;   UD chains for insn luid 3 uid 116
;;      reg 221 { d126(bb 6 insn 115) }
;;   UD chains for insn luid 4 uid 117
;;      reg 219 { d124(bb 6 insn 114) }
;;      reg 223 { d128(bb 6 insn 116) }
;;   UD chains for insn luid 5 uid 118
;;      reg 222 { d127(bb 6 insn 117) }
;;   UD chains for insn luid 6 uid 119
;;      reg 24 { d18(bb 6 insn 118) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 162 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
1
;; rd  kill	(3)
0, 1, 8
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 122
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 178 { d123(bb 9 insn 133) }
;;   UD chains for insn luid 3 uid 125
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 122) }
;;      reg 1 { d2(bb 7 insn 123) }
;;      reg 2 { d4(bb 7 insn 124) }

( 6 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162
;; live  in  	 162
;; live  gen 	 162
;; live  kill	
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
122
;; rd  kill	(1)
122
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 128
;;      reg 162 { d122(bb 8 insn 128) }

( 5 8 )->[9]->( 6 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 178 225 226
;; live  in  	 162
;; live  gen 	 24 [cc] 178 225 226
;; live  kill	
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(4)
20, 123, 129, 130
;; rd  kill	(6)
18, 19, 20, 123, 129, 130
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;; rd  out 	(11)
1, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 132
;;      reg 162 { d122(bb 8 insn 128) }
;;   UD chains for insn luid 2 uid 133
;;      reg 225 { d129(bb 9 insn 131) }
;;      reg 226 { d130(bb 9 insn 132) }
;;   eq_note reg 226 { d130(bb 9 insn 132) }
;;   UD chains for insn luid 3 uid 135
;;      reg 178 { d123(bb 9 insn 133) }
;;   UD chains for insn luid 4 uid 136
;;      reg 24 { d20(bb 9 insn 135) }

*****starting processing of loop  ******


c_show

Dataflow summary:
def_info->table_size = 131, use_info->table_size = 277
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={41d,26u} r1={42d,21u} r2={37d,15u} r3={25d,3u} r11={1d,16u} r12={22d} r13={1d,38u} r14={22d,1u} r15={21d} r16={21d} r17={21d} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={30d,5u} r25={1d,16u} r26={1d,15u} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={21d} r38={21d} r39={21d} r40={21d} r41={21d} r42={21d} r43={21d} r44={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={21d} r101={21d} r102={21d} r103={21d} r104={21d} r105={21d} r106={21d} r107={21d} r108={21d} r109={21d} r110={21d} r111={21d} r112={21d} r113={21d} r114={21d} r115={21d} r116={21d} r117={21d} r118={21d} r119={21d} r120={21d} r121={21d} r122={21d} r123={21d} r124={21d} r125={21d} r126={21d} r127={21d} r162={2d,3u,1d} r163={1d,1u} r164={1d,1u} r170={1d,5u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={2d,4u,1d} r177={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,15u} r184={1d,2u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,2u,1d} r201={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r225={1d,2u} r226={1d,1u,1d} r228={1d,1u} r232={1d,1u,1d} r233={1d,1u} r235={1d,2u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1d} r247={1d,1u} r248={1d,1u} r250={1d,1u} r253={1d,4u} 
;;    total ref usage 2822{2582d,234u,6e} in 139{118 regular + 21 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121
0[0,2] 1[2,2] 2[4,2] 3[6,1] 12[7,1] 14[8,1] 15[9,1] 16[10,1] 17[11,1] 18[12,1] 19[13,1] 20[14,1] 21[15,1] 22[16,1] 23[17,1] 24[18,3] 27[21,1] 28[22,1] 29[23,1] 30[24,1] 31[25,1] 32[26,1] 33[27,1] 34[28,1] 35[29,1] 36[30,1] 37[31,1] 38[32,1] 39[33,1] 40[34,1] 41[35,1] 42[36,1] 43[37,1] 44[38,1] 45[39,1] 46[40,1] 47[41,1] 48[42,1] 49[43,1] 50[44,1] 51[45,1] 52[46,1] 53[47,1] 54[48,1] 55[49,1] 56[50,1] 57[51,1] 58[52,1] 59[53,1] 60[54,1] 61[55,1] 62[56,1] 63[57,1] 64[58,1] 65[59,1] 66[60,1] 67[61,1] 68[62,1] 69[63,1] 70[64,1] 71[65,1] 72[66,1] 73[67,1] 74[68,1] 75[69,1] 76[70,1] 77[71,1] 78[72,1] 79[73,1] 80[74,1] 81[75,1] 82[76,1] 83[77,1] 84[78,1] 85[79,1] 86[80,1] 87[81,1] 88[82,1] 89[83,1] 90[84,1] 91[85,1] 92[86,1] 93[87,1] 94[88,1] 95[89,1] 96[90,1] 97[91,1] 98[92,1] 99[93,1] 100[94,1] 101[95,1] 102[96,1] 103[97,1] 104[98,1] 105[99,1] 106[100,1] 107[101,1] 108[102,1] 109[103,1] 110[104,1] 111[105,1] 112[106,1] 113[107,1] 114[108,1] 115[109,1] 116[110,1] 117[111,1] 118[112,1] 119[113,1] 120[114,1] 121[115,1] 122[116,1] 123[117,1] 124[118,1] 125[119,1] 126[120,1] 127[121,1] 162[122,1] 178[123,1] 219[124,1] 220[125,1] 221[126,1] 222[127,1] 223[128,1] 225[129,1] 226[130,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171 173 176 181 184 185 187 188
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 171 173 176 181 184 185 187 188
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 34 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 31 34 33 2 arch/arm/kernel/setup.c:998 (set (reg/v/f:SI 181 [ m ])
        (reg:SI 0 r0 [ m ])) 167 {*arm_movsi_insn} (nil))

(note 33 31 36 2 NOTE_INSN_FUNCTION_BEG)

(insn 36 33 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 173 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 38 36 39 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 41 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 185)
        (and:SI (reg/v:SI 173 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 173 [ __val ])
        (nil)))

(insn 41 39 42 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 42 41 44 2 arch/arm/kernel/setup.c:1001 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10])))
            (nil))))

(insn 44 42 45 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)
        (nil)))

(insn 45 44 46 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 184)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 cpu_name+0 S4 A32])
            (nil))))

(insn 46 45 47 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 3 r3)
        (reg:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(call_insn 47 46 48 2 arch/arm/kernel/setup.c:1001 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 48 47 49 2 include/linux/cpumask.h:174 (set (reg/f:SI 188)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 include/linux/cpumask.h:174 (set (reg/f:SI 171 [ D.26017 ])
        (mem/u/f/c/i:SI (reg/f:SI 188) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 50 49 99 2 arch/arm/kernel/setup.c:1008 (set (reg/v:SI 176 [ i ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 31
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 39
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 184 { }
;;   UD chains for insn luid 5 uid 42
;;      reg 13 { }
;;      reg 187 { }
;;   UD chains for insn luid 7 uid 45
;;      reg 184 { }
;;   UD chains for insn luid 8 uid 46
;;      reg 185 { }
;;   UD chains for insn luid 9 uid 47
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 11 uid 49
;;      reg 188 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 179 190 191 195 196 198 201 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 175 179 190 191 195 196 198 201 215
;; live  kill	 14 [lr]

;; Pred edge  4 [91.0%] 
(code_label 99 50 53 3 60 "" [1 uses])

(note 53 99 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1164cbd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1164cbd0>)
        (nil)))

(insn 57 56 58 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 2 r2)
        (reg/v:SI 176 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 59 3 arch/arm/kernel/setup.c:1015 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 3 arch/arm/kernel/setup.c:1017 (set (reg/v:SI 175 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 190)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 10528364)) -1 (expr_list:REG_DEAD (reg/f:SI 190)
        (nil)))

(insn 61 60 62 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 191)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 67 3 arch/arm/kernel/setup.c:1017 (set (reg:SI 179 [ D.25874 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 191)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 67 62 68 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 195)
        (plus:SI (reg/v:SI 175 [ __ptr ])
            (reg:SI 179 [ D.25874 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179 [ D.25874 ])
        (expr_list:REG_DEAD (reg/v:SI 175 [ __ptr ])
            (nil))))

(insn 68 67 69 3 arch/arm/kernel/setup.c:1016 (set (reg/f:SI 196)
        (plus:SI (reg:SI 195)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 69 68 70 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (mem/s/j:SI (reg/f:SI 196) [0 <variable>.loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 196)
        (nil)))

(insn 70 69 71 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 72 71 73 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 73 72 78 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 201)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 198 [ <variable>.loops_per_jiffy ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 78 73 79 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (nil)))

(insn 79 78 80 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 80 79 83 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 83 80 84 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 84 83 85 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 85 84 86 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 215 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 86 85 87 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1164cea0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1164cea0>)
        (nil)))

(insn 88 87 89 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 2 r2)
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 89 88 90 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 3 r3)
        (reg:SI 215 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215 [+4 ])
        (nil)))

(call_insn 90 89 91 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 176 { }
;;   UD chains for insn luid 3 uid 58
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 60
;;      reg 190 { }
;;   UD chains for insn luid 7 uid 62
;;      reg 176 { }
;;      reg 191 { }
;;   eq_note reg 176 { }
;;   UD chains for insn luid 8 uid 67
;;      reg 175 { }
;;      reg 179 { }
;;   UD chains for insn luid 9 uid 68
;;      reg 195 { }
;;   UD chains for insn luid 10 uid 69
;;      reg 196 { }
;;   UD chains for insn luid 11 uid 70
;;      reg 198 { }
;;   UD chains for insn luid 13 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 14 uid 73
;;      reg 0 { }
;;   eq_note reg 198 { }
;;   UD chains for insn luid 15 uid 78
;;      reg 198 { }
;;   UD chains for insn luid 17 uid 80
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 19 uid 84
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 85
;;      reg 1 { }
;;   UD chains for insn luid 21 uid 86
;;      reg 181 { }
;;   UD chains for insn luid 23 uid 88
;;      reg 201 { }
;;   UD chains for insn luid 24 uid 89
;;      reg 215 { }
;;   UD chains for insn luid 25 uid 90
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172 176 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 172 176 216 217
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 91 90 92 4 59 "" [0 uses])

(note 92 91 93 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 4 include/linux/cpumask.h:174 (set (reg:SI 172 [ D.26016 ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 176 [ i ])
        (nil)))

(insn 94 93 95 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 171 [ D.26017 ])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 172 [ D.26016 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.26016 ])
        (nil)))

(call_insn 97 96 98 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 98 97 100 4 include/linux/cpumask.h:174 (set (reg/v:SI 176 [ i ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg/f:SI 216)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:SI 217 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 216) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 216)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
            (nil))))

(insn 102 101 103 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 217 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217 [ nr_cpu_ids ])
        (nil)))

(jump_insn 103 102 104 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 93
;;      reg 176 { }
;;   UD chains for insn luid 1 uid 94
;;      reg 171 { }
;;   UD chains for insn luid 3 uid 96
;;      reg 172 { }
;;   UD chains for insn luid 4 uid 97
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 98
;;      reg 0 { }
;;   UD chains for insn luid 7 uid 101
;;      reg 216 { }
;;   UD chains for insn luid 8 uid 102
;;      reg 176 { }
;;      reg 217 { }
;;   UD chains for insn luid 9 uid 103
;;      reg 24 { }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u87(11){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 162
;; live  kill	 14 [lr]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 104 103 106 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 106 104 107 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)
        (nil)))

(call_insn 108 107 109 5 arch/arm/kernel/setup.c:1027 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 109 108 134 5 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 108
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 219 220 221 222 223
;; live  in  	 162 178
;; live  gen 	 24 [cc] 219 220 221 222 223
;; live  kill	
;; rd  in  	(11)
1, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(6)
18, 124, 125, 126, 127, 128
;; rd  kill	(8)
18, 19, 20, 124, 125, 126, 127, 128

;; Pred edge  9 [95.0%] 
(code_label 134 109 112 6 63 "" [1 uses])

(note 112 134 113 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 220)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 219)
        (ashift:SI (reg:SI 220)
            (reg/v:SI 162 [ i.719 ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 162 [ i.719 ]))
            (nil))))

(insn 115 114 116 6 arch/arm/kernel/setup.c:1030 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 223 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 221) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182]) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 117 116 118 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 222)
        (and:SI (reg:SI 219)
            (reg:SI 223 [ elf_hwcap ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 223 [ elf_hwcap ])
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 118 117 119 6 arch/arm/kernel/setup.c:1030 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 222)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (nil)))

(jump_insn 119 118 120 6 arch/arm/kernel/setup.c:1030 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 126)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 114
;;      reg 162 { d122(bb 8 insn 128) }
;;      reg 220 { d125(bb 6 insn 113) }
;;   eq_note reg 162 { d122(bb 8 insn 128) }
;;   UD chains for insn luid 3 uid 116
;;      reg 221 { d126(bb 6 insn 115) }
;;   UD chains for insn luid 4 uid 117
;;      reg 219 { d124(bb 6 insn 114) }
;;      reg 223 { d128(bb 6 insn 116) }
;;   UD chains for insn luid 5 uid 118
;;      reg 222 { d127(bb 6 insn 117) }
;;   UD chains for insn luid 6 uid 119
;;      reg 24 { d18(bb 6 insn 118) }


;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 162 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
1
;; rd  kill	(3)
0, 1, 8

;; Pred edge  6 [29.0%]  (fallthru)
(note 120 119 122 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 122 120 123 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116b7ce0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116b7ce0>)
        (nil)))

(insn 124 123 125 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 178 [ D.25891 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178 [ D.25891 ])
        (nil)))

(call_insn 125 124 126 7 arch/arm/kernel/setup.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 122
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 178 { d123(bb 9 insn 133) }
;;   UD chains for insn luid 3 uid 125
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 122) }
;;      reg 1 { d2(bb 7 insn 123) }
;;      reg 2 { d4(bb 7 insn 124) }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162
;; live  in  	 162
;; live  gen 	 162
;; live  kill	
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(1)
122
;; rd  kill	(1)
122

;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 126 125 127 8 62 "" [1 uses])

(note 127 126 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 8 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (plus:SI (reg/v:SI 162 [ i.719 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;; rd  out 	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 128
;;      reg 162 { d122(bb 8 insn 128) }


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 24 [cc] 178 225 226
;; live  in  	 162
;; live  gen 	 24 [cc] 178 225 226
;; live  kill	
;; rd  in  	(11)
1, 18, 122, 123, 124, 125, 126, 127, 128, 129, 130
;; rd  gen 	(4)
20, 123, 129, 130
;; rd  kill	(6)
18, 19, 20, 123, 129, 130

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 129 128 130 9 61 "" [0 uses])

(note 130 129 131 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 225)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:SI 226)
        (ashift:SI (reg/v:SI 162 [ i.719 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 133 132 135 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 178 [ D.25891 ])
        (mem/s/u/f/j:SI (plus:SI (reg/f:SI 225)
                (reg:SI 226)) [0 hwcap_str S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (reg:SI 226)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) [0 hwcap_str S4 A32])
            (nil))))

(insn 135 133 136 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 178 [ D.25891 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 9 -> ( 6 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;; rd  out 	(11)
1, 20, 122, 123, 124, 125, 126, 127, 128, 129, 130
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 132
;;      reg 162 { d122(bb 8 insn 128) }
;;   UD chains for insn luid 2 uid 133
;;      reg 225 { d129(bb 9 insn 131) }
;;      reg 226 { d130(bb 9 insn 132) }
;;   eq_note reg 226 { d130(bb 9 insn 132) }
;;   UD chains for insn luid 3 uid 135
;;      reg 178 { d123(bb 9 insn 133) }
;;   UD chains for insn luid 4 uid 136
;;      reg 24 { d20(bb 9 insn 135) }


;; Succ edge  6 [95.0%] 
;; Succ edge  10 [5.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 170 177 228 232 233 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 170 177 228 232 233 235
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  9 [5.0%]  (fallthru,loop_exit)
(note 137 136 138 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 140 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 170 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 140 138 141 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 228)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 141 140 142 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)
        (nil)))

(insn 143 142 144 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 2 r2)
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(call_insn 144 143 145 10 arch/arm/kernel/setup.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn/u 145 144 146 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 146 145 150 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 177 [ D.25893 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 150 146 151 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 232)
        (ashift:SI (reg:SI 177 [ D.25893 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 177 [ D.25893 ])
        (nil)))

(insn 151 150 153 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 233)
        (plus:SI (reg/f:SI 225)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg/f:SI 225)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 232)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 153 151 154 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)
        (nil)))

(insn 155 154 156 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 2 r2)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 233)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 233)
        (nil)))

(call_insn 156 155 158 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 158 156 159 10 arch/arm/kernel/setup.c:1036 (set (reg:SI 235)
        (and:SI (reg/v:SI 170 [ __val ])
            (const_int 585728 [0x8f000]))) 67 {*arm_andsi3_insn} (nil))

(insn 159 158 160 10 arch/arm/kernel/setup.c:1036 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 160 159 161 10 arch/arm/kernel/setup.c:1036 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 140
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 141
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 143
;;      reg 228 { }
;;   UD chains for insn luid 5 uid 144
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 145
;;      reg 13 { }
;;   UD chains for insn luid 7 uid 146
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 150
;;      reg 177 { }
;;   UD chains for insn luid 9 uid 151
;;      reg 225 { }
;;      reg 232 { }
;;   eq_note reg 232 { }
;;   UD chains for insn luid 10 uid 153
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 155
;;      reg 233 { }
;;   UD chains for insn luid 13 uid 156
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 158
;;      reg 170 { }
;;   UD chains for insn luid 15 uid 159
;;      reg 235 { }
;;   UD chains for insn luid 16 uid 160
;;      reg 24 { }


;; Succ edge  11 [20.7%]  (fallthru)
;; Succ edge  12 [79.3%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 237
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 237
;; live  kill	 14 [lr]

;; Pred edge  10 [20.7%]  (fallthru)
(note 161 160 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 164 161 165 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 237)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 165 164 166 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)
        (nil)))

(insn 167 166 168 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 2 r2)
        (reg:SI 237)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(call_insn 168 167 171 11 arch/arm/kernel/setup.c:1038 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 164
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 165
;;      reg 181 { }
;;   UD chains for insn luid 3 uid 167
;;      reg 237 { }
;;   UD chains for insn luid 4 uid 168
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u175(11){ }u176(13){ }u177(25){ }u178(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 235
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [79.3%] 
(code_label 171 168 172 12 64 "" [1 uses])

(note 172 171 175 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 175 172 176 12 arch/arm/kernel/setup.c:1040 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 28672 [0x7000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(jump_insn 176 175 177 12 arch/arm/kernel/setup.c:1040 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 175
;;      reg 235 { }
;;   UD chains for insn luid 1 uid 176
;;      reg 24 { }


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 240 241
;; live  kill	 14 [lr]

;; Pred edge  12 [28.0%]  (fallthru)
(note 177 176 180 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 180 177 181 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 240)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 181 180 182 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 241)
        (and:SI (reg:SI 240)
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 182 181 183 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)
        (nil)))

(insn 184 183 185 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 2 r2)
        (reg:SI 241)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(call_insn 185 184 188 13 arch/arm/kernel/setup.c:1042 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 180
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 181
;;      reg 240 { }
;;   UD chains for insn luid 2 uid 182
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 184
;;      reg 241 { }
;;   UD chains for insn luid 5 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 243 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 243 244
;; live  kill	 14 [lr]

;; Pred edge  12 [72.0%] 
(code_label 188 185 189 14 66 "" [1 uses])

(note 189 188 192 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 192 189 193 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 243)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 193 192 194 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 244)
        (and:SI (reg:SI 243)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 194 193 195 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)
        (nil)))

(insn 196 195 197 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 2 r2)
        (reg:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (nil)))

(call_insn 197 196 198 14 arch/arm/kernel/setup.c:1046 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 192
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 193
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 194
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 196
;;      reg 244 { }
;;   UD chains for insn luid 5 uid 197
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164 246 247 248
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164 246 247 248
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 198 197 199 15 67 "" [0 uses])

(note 199 198 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 202 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 164 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 202 200 203 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 246)
        (lshiftrt:SI (reg/v:SI 164 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 164 [ __val ])
        (nil)))

(insn 203 202 204 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 248)
        (ashift:SI (reg:SI 246)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 204 203 205 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 247)
        (lshiftrt:SI (reg:SI 248)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (and:SI (reg:SI 246)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 205 204 206 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)
        (nil)))

(insn 207 206 208 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 2 r2)
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(call_insn 208 207 209 15 arch/arm/kernel/setup.c:1049 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 202
;;      reg 164 { }
;;   UD chains for insn luid 2 uid 203
;;      reg 246 { }
;;   UD chains for insn luid 3 uid 204
;;      reg 248 { }
;;   eq_note reg 246 { }
;;   UD chains for insn luid 4 uid 205
;;      reg 181 { }
;;   UD chains for insn luid 6 uid 207
;;      reg 247 { }
;;   UD chains for insn luid 7 uid 208
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 11) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 250 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 163 250 253
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 209 208 210 16 65 "" [0 uses])

(note 210 209 211 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 213 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 163 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 213 211 214 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 250)
        (and:SI (reg/v:SI 163 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ __val ])
        (nil)))

(insn 214 213 215 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)
        (nil)))

(insn 216 215 217 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 2 r2)
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(call_insn 217 216 219 16 arch/arm/kernel/setup.c:1052 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 219 217 220 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)
        (nil)))

(call_insn 221 220 223 16 arch/arm/kernel/setup.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 223 221 224 16 arch/arm/kernel/setup.c:1056 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)
        (nil)))

(insn 226 225 227 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 machine_name+0 S4 A32])
        (nil)))

(call_insn 227 226 230 16 arch/arm/kernel/setup.c:1056 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 230 227 231 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)
        (nil)))

(insn 232 231 233 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 8 [0x8])) [0 system_rev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 system_rev+0 S4 A32])
        (nil)))

(call_insn 233 232 237 16 arch/arm/kernel/setup.c:1057 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 237 233 238 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 181 [ m ])
        (nil)))

(insn 238 237 239 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)
        (nil)))

(insn 239 238 240 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 4 [0x4])) [0 system_serial_high+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 system_serial_high+0 S4 A32])
        (nil)))

(insn 240 239 241 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 253) [0 system_serial_low+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 system_serial_low+0 S4 A32])
            (nil))))

(call_insn 241 240 246 16 arch/arm/kernel/setup.c:1058 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 246 241 252 16 arch/arm/kernel/setup.c:1062 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 252 246 0 16 arch/arm/kernel/setup.c:1062 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 213
;;      reg 163 { }
;;   UD chains for insn luid 2 uid 214
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 216
;;      reg 250 { }
;;   UD chains for insn luid 5 uid 217
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 219
;;      reg 181 { }
;;   UD chains for insn luid 8 uid 221
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 10 uid 224
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 226
;;      reg 253 { }
;;   UD chains for insn luid 13 uid 227
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 230
;;      reg 181 { }
;;   UD chains for insn luid 16 uid 232
;;      reg 253 { }
;;   UD chains for insn luid 17 uid 233
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 18 uid 237
;;      reg 181 { }
;;   UD chains for insn luid 20 uid 239
;;      reg 253 { }
;;   UD chains for insn luid 21 uid 240
;;      reg 253 { }
;;   UD chains for insn luid 22 uid 241
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 24 uid 252
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 131 is invariant (0), cost 24, depends on 
Set in insn 113 is invariant (1), cost 20, depends on 
Set in insn 115 is invariant (2), cost 24, depends on 
Set in insn 122 is invariant (3), cost 0, depends on 
Set in insn 123 is invariant (4), cost 8, depends on 
Decided to move invariant 0
Decided to move invariant 2
Decided to move invariant 1
Decided to move invariant 4
deferring rescan insn with uid = 131.
deferring rescan insn with uid = 131.
deferring rescan insn with uid = 256.
changing bb of uid 131
  from 9 to 5
deferring rescan insn with uid = 133.
deferring rescan insn with uid = 113.
deferring rescan insn with uid = 113.
deferring rescan insn with uid = 257.
changing bb of uid 113
  from 6 to 5
deferring rescan insn with uid = 114.
deferring rescan insn with uid = 115.
deferring rescan insn with uid = 115.
deferring rescan insn with uid = 258.
changing bb of uid 115
  from 6 to 5
deferring rescan insn with uid = 116.
deferring rescan insn with uid = 123.
deferring rescan insn with uid = 123.
deferring rescan insn with uid = 259.
changing bb of uid 123
  from 7 to 5
starting the processing of deferred insns
rescanning insn with uid = 113.
deleting insn with uid = 113.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 123.
deleting insn with uid = 123.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 256.
deleting insn with uid = 256.
rescanning insn with uid = 257.
deleting insn with uid = 257.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 259.
deleting insn with uid = 259.
ending the processing of deferred insns
setting blocks to analyze 3, 4
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 4 ( 0.24)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 3 ( 0.18)
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 21 count 4 ( 0.24)


starting region dump


c_show

Dataflow summary:
def_info->table_size = 731, use_info->table_size = 277
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={41d,26u} r1={42d,21u} r2={37d,15u} r3={25d,3u} r11={1d,16u} r12={22d} r13={1d,38u} r14={22d,1u} r15={21d} r16={21d} r17={21d} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={30d,5u} r25={1d,16u} r26={1d,15u} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={21d} r38={21d} r39={21d} r40={21d} r41={21d} r42={21d} r43={21d} r44={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={21d} r101={21d} r102={21d} r103={21d} r104={21d} r105={21d} r106={21d} r107={21d} r108={21d} r109={21d} r110={21d} r111={21d} r112={21d} r113={21d} r114={21d} r115={21d} r116={21d} r117={21d} r118={21d} r119={21d} r120={21d} r121={21d} r122={21d} r123={21d} r124={21d} r125={21d} r126={21d} r127={21d} r162={2d,3u,1d} r163={1d,1u} r164={1d,1u} r170={1d,5u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={2d,4u,1d} r177={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,15u} r184={1d,2u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,2u,1d} r201={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d} r221={1d} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u,1d} r228={1d,1u} r232={1d,1u,1d} r233={1d,1u} r235={1d,2u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1d} r247={1d,1u} r248={1d,1u} r250={1d,1u} r253={1d,4u} r260={1d,2u} r261={1d,2u} r262={1d,2u} r263={1d,1u} 
;;    total ref usage 2830{2586d,238u,6e} in 143{122 regular + 21 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717
0[0,11] 1[11,12] 2[23,9] 3[32,7] 12[39,6] 14[45,6] 15[51,6] 16[57,6] 17[63,6] 18[69,6] 19[75,6] 20[81,6] 21[87,6] 22[93,6] 23[99,6] 24[105,7] 27[112,6] 28[118,6] 29[124,6] 30[130,6] 31[136,6] 32[142,6] 33[148,6] 34[154,6] 35[160,6] 36[166,6] 37[172,6] 38[178,6] 39[184,6] 40[190,6] 41[196,6] 42[202,6] 43[208,6] 44[214,6] 45[220,6] 46[226,6] 47[232,6] 48[238,6] 49[244,6] 50[250,6] 51[256,6] 52[262,6] 53[268,6] 54[274,6] 55[280,6] 56[286,6] 57[292,6] 58[298,6] 59[304,6] 60[310,6] 61[316,6] 62[322,6] 63[328,6] 64[334,6] 65[340,6] 66[346,6] 67[352,6] 68[358,6] 69[364,6] 70[370,6] 71[376,6] 72[382,6] 73[388,6] 74[394,6] 75[400,6] 76[406,6] 77[412,6] 78[418,6] 79[424,6] 80[430,6] 81[436,6] 82[442,6] 83[448,6] 84[454,6] 85[460,6] 86[466,6] 87[472,6] 88[478,6] 89[484,6] 90[490,6] 91[496,6] 92[502,6] 93[508,6] 94[514,6] 95[520,6] 96[526,6] 97[532,6] 98[538,6] 99[544,6] 100[550,6] 101[556,6] 102[562,6] 103[568,6] 104[574,6] 105[580,6] 106[586,6] 107[592,6] 108[598,6] 109[604,6] 110[610,6] 111[616,6] 112[622,6] 113[628,6] 114[634,6] 115[640,6] 116[646,6] 117[652,6] 118[658,6] 119[664,6] 120[670,6] 121[676,6] 122[682,6] 123[688,6] 124[694,6] 125[700,6] 126[706,6] 127[712,6] 172[718,1] 175[719,1] 176[720,1] 179[721,1] 190[722,1] 191[723,1] 195[724,1] 196[725,1] 198[726,1] 201[727,1] 215[728,1] 216[729,1] 217[730,1] 

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 179 190 191 195 196 198 201 215
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 175 179 190 191 195 196 198 201 215
;; live  kill	 14 [lr]
;; rd  in  	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(10)
8, 719, 721, 722, 723, 724, 725, 726, 727, 728
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 719, 721, 722, 723, 724, 725, 726, 727, 728
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 3 uid 58
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 55) }
;;      reg 1 { d11(bb 3 insn 56) }
;;      reg 2 { d23(bb 3 insn 57) }
;;   UD chains for insn luid 5 uid 60
;;      reg 190 { d722(bb 3 insn 59) }
;;   UD chains for insn luid 7 uid 62
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 191 { d723(bb 3 insn 61) }
;;   eq_note reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 8 uid 67
;;      reg 175 { d719(bb 3 insn 60) }
;;      reg 179 { d721(bb 3 insn 62) }
;;   UD chains for insn luid 9 uid 68
;;      reg 195 { d724(bb 3 insn 67) }
;;   UD chains for insn luid 10 uid 69
;;      reg 196 { d725(bb 3 insn 68) }
;;   UD chains for insn luid 11 uid 70
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 13 uid 72
;;      reg 13 { }
;;      reg 0 { d2(bb 3 insn 70) }
;;      reg 1 { d13(bb 3 insn 71) }
;;   UD chains for insn luid 14 uid 73
;;      reg 0 { d3(bb 3 insn 72) }
;;   eq_note reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 15 uid 78
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 17 uid 80
;;      reg 13 { }
;;      reg 0 { d4(bb 3 insn 78) }
;;      reg 1 { d15(bb 3 insn 79) }
;;   UD chains for insn luid 19 uid 84
;;      reg 13 { }
;;      reg 0 { d5(bb 3 insn 80) }
;;      reg 1 { d17(bb 3 insn 83) }
;;   UD chains for insn luid 20 uid 85
;;      reg 1 { d18(bb 3 insn 84) }
;;   UD chains for insn luid 21 uid 86
;;      reg 181 { }
;;   UD chains for insn luid 23 uid 88
;;      reg 201 { d727(bb 3 insn 73) }
;;   UD chains for insn luid 24 uid 89
;;      reg 215 { d728(bb 3 insn 85) }
;;   UD chains for insn luid 25 uid 90
;;      reg 13 { }
;;      reg 0 { d7(bb 3 insn 86) }
;;      reg 1 { d19(bb 3 insn 87) }
;;      reg 2 { d28(bb 3 insn 88) }
;;      reg 3 { d36(bb 3 insn 89) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172 176 216 217
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 172 176 216 217
;; live  kill	 14 [lr]
;; rd  in  	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(6)
10, 111, 718, 720, 729, 730
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 105, 106, 107, 108, 109, 110, 111, 718, 720, 729, 730
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 93
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 1 uid 94
;;      reg 171 { }
;;   UD chains for insn luid 3 uid 96
;;      reg 172 { d718(bb 4 insn 93) }
;;   UD chains for insn luid 4 uid 97
;;      reg 13 { }
;;      reg 0 { d9(bb 4 insn 94) }
;;      reg 1 { d21(bb 4 insn 95) }
;;      reg 2 { d30(bb 4 insn 96) }
;;   UD chains for insn luid 5 uid 98
;;      reg 0 { d10(bb 4 insn 97) }
;;   UD chains for insn luid 7 uid 101
;;      reg 216 { d729(bb 4 insn 100) }
;;   UD chains for insn luid 8 uid 102
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 217 { d730(bb 4 insn 101) }
;;   UD chains for insn luid 9 uid 103
;;      reg 24 { d111(bb 4 insn 102) }

*****starting processing of loop  ******


c_show

Dataflow summary:
def_info->table_size = 731, use_info->table_size = 277
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={41d,26u} r1={42d,21u} r2={37d,15u} r3={25d,3u} r11={1d,16u} r12={22d} r13={1d,38u} r14={22d,1u} r15={21d} r16={21d} r17={21d} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={30d,5u} r25={1d,16u} r26={1d,15u} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={21d} r38={21d} r39={21d} r40={21d} r41={21d} r42={21d} r43={21d} r44={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={21d} r101={21d} r102={21d} r103={21d} r104={21d} r105={21d} r106={21d} r107={21d} r108={21d} r109={21d} r110={21d} r111={21d} r112={21d} r113={21d} r114={21d} r115={21d} r116={21d} r117={21d} r118={21d} r119={21d} r120={21d} r121={21d} r122={21d} r123={21d} r124={21d} r125={21d} r126={21d} r127={21d} r162={2d,3u,1d} r163={1d,1u} r164={1d,1u} r170={1d,5u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={2d,4u,1d} r177={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,15u} r184={1d,2u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,2u,1d} r201={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d} r221={1d} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u,1d} r228={1d,1u} r232={1d,1u,1d} r233={1d,1u} r235={1d,2u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1d} r247={1d,1u} r248={1d,1u} r250={1d,1u} r253={1d,4u} r260={1d,2u} r261={1d,2u} r262={1d,2u} r263={1d,1u} 
;;    total ref usage 2830{2586d,238u,6e} in 143{122 regular + 21 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717
0[0,11] 1[11,12] 2[23,9] 3[32,7] 12[39,6] 14[45,6] 15[51,6] 16[57,6] 17[63,6] 18[69,6] 19[75,6] 20[81,6] 21[87,6] 22[93,6] 23[99,6] 24[105,7] 27[112,6] 28[118,6] 29[124,6] 30[130,6] 31[136,6] 32[142,6] 33[148,6] 34[154,6] 35[160,6] 36[166,6] 37[172,6] 38[178,6] 39[184,6] 40[190,6] 41[196,6] 42[202,6] 43[208,6] 44[214,6] 45[220,6] 46[226,6] 47[232,6] 48[238,6] 49[244,6] 50[250,6] 51[256,6] 52[262,6] 53[268,6] 54[274,6] 55[280,6] 56[286,6] 57[292,6] 58[298,6] 59[304,6] 60[310,6] 61[316,6] 62[322,6] 63[328,6] 64[334,6] 65[340,6] 66[346,6] 67[352,6] 68[358,6] 69[364,6] 70[370,6] 71[376,6] 72[382,6] 73[388,6] 74[394,6] 75[400,6] 76[406,6] 77[412,6] 78[418,6] 79[424,6] 80[430,6] 81[436,6] 82[442,6] 83[448,6] 84[454,6] 85[460,6] 86[466,6] 87[472,6] 88[478,6] 89[484,6] 90[490,6] 91[496,6] 92[502,6] 93[508,6] 94[514,6] 95[520,6] 96[526,6] 97[532,6] 98[538,6] 99[544,6] 100[550,6] 101[556,6] 102[562,6] 103[568,6] 104[574,6] 105[580,6] 106[586,6] 107[592,6] 108[598,6] 109[604,6] 110[610,6] 111[616,6] 112[622,6] 113[628,6] 114[634,6] 115[640,6] 116[646,6] 117[652,6] 118[658,6] 119[664,6] 120[670,6] 121[676,6] 122[682,6] 123[688,6] 124[694,6] 125[700,6] 126[706,6] 127[712,6] 172[718,1] 175[719,1] 176[720,1] 179[721,1] 190[722,1] 191[723,1] 195[724,1] 196[725,1] 198[726,1] 201[727,1] 215[728,1] 216[729,1] 217[730,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171 173 176 181 184 185 187 188
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 171 173 176 181 184 185 187 188
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 34 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 31 34 33 2 arch/arm/kernel/setup.c:998 (set (reg/v/f:SI 181 [ m ])
        (reg:SI 0 r0 [ m ])) 167 {*arm_movsi_insn} (nil))

(note 33 31 36 2 NOTE_INSN_FUNCTION_BEG)

(insn 36 33 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 173 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 38 36 39 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 41 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 185)
        (and:SI (reg/v:SI 173 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 173 [ __val ])
        (nil)))

(insn 41 39 42 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 42 41 44 2 arch/arm/kernel/setup.c:1001 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10])))
            (nil))))

(insn 44 42 45 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)
        (nil)))

(insn 45 44 46 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 184)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 cpu_name+0 S4 A32])
            (nil))))

(insn 46 45 47 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 3 r3)
        (reg:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(call_insn 47 46 48 2 arch/arm/kernel/setup.c:1001 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 48 47 49 2 include/linux/cpumask.h:174 (set (reg/f:SI 188)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 include/linux/cpumask.h:174 (set (reg/f:SI 171 [ D.26017 ])
        (mem/u/f/c/i:SI (reg/f:SI 188) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 50 49 99 2 arch/arm/kernel/setup.c:1008 (set (reg/v:SI 176 [ i ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 31
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 39
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 184 { }
;;   UD chains for insn luid 5 uid 42
;;      reg 13 { }
;;      reg 187 { }
;;   UD chains for insn luid 7 uid 45
;;      reg 184 { }
;;   UD chains for insn luid 8 uid 46
;;      reg 185 { }
;;   UD chains for insn luid 9 uid 47
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 11 uid 49
;;      reg 188 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 179 190 191 195 196 198 201 215
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 175 179 190 191 195 196 198 201 215
;; live  kill	 14 [lr]
;; rd  in  	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(10)
8, 719, 721, 722, 723, 724, 725, 726, 727, 728
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 719, 721, 722, 723, 724, 725, 726, 727, 728

;; Pred edge  4 [91.0%] 
(code_label 99 50 53 3 60 "" [1 uses])

(note 53 99 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 56 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1164cbd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1164cbd0>)
        (nil)))

(insn 57 56 58 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 2 r2)
        (reg/v:SI 176 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 59 3 arch/arm/kernel/setup.c:1015 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 59 58 60 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 3 arch/arm/kernel/setup.c:1017 (set (reg/v:SI 175 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 190)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 10528364)) -1 (expr_list:REG_DEAD (reg/f:SI 190)
        (nil)))

(insn 61 60 62 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 191)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 62 61 67 3 arch/arm/kernel/setup.c:1017 (set (reg:SI 179 [ D.25874 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 191)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 67 62 68 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 195)
        (plus:SI (reg/v:SI 175 [ __ptr ])
            (reg:SI 179 [ D.25874 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179 [ D.25874 ])
        (expr_list:REG_DEAD (reg/v:SI 175 [ __ptr ])
            (nil))))

(insn 68 67 69 3 arch/arm/kernel/setup.c:1016 (set (reg/f:SI 196)
        (plus:SI (reg:SI 195)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 69 68 70 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (mem/s/j:SI (reg/f:SI 196) [0 <variable>.loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 196)
        (nil)))

(insn 70 69 71 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 72 71 73 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 73 72 78 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 201)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 198 [ <variable>.loops_per_jiffy ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 78 73 79 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (nil)))

(insn 79 78 80 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 80 79 83 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 83 80 84 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 84 83 85 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 85 84 86 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 215 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 86 85 87 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1164cea0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1164cea0>)
        (nil)))

(insn 88 87 89 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 2 r2)
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 89 88 90 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 3 r3)
        (reg:SI 215 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215 [+4 ])
        (nil)))

(call_insn 90 89 91 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 3 uid 58
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 55) }
;;      reg 1 { d11(bb 3 insn 56) }
;;      reg 2 { d23(bb 3 insn 57) }
;;   UD chains for insn luid 5 uid 60
;;      reg 190 { d722(bb 3 insn 59) }
;;   UD chains for insn luid 7 uid 62
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 191 { d723(bb 3 insn 61) }
;;   eq_note reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 8 uid 67
;;      reg 175 { d719(bb 3 insn 60) }
;;      reg 179 { d721(bb 3 insn 62) }
;;   UD chains for insn luid 9 uid 68
;;      reg 195 { d724(bb 3 insn 67) }
;;   UD chains for insn luid 10 uid 69
;;      reg 196 { d725(bb 3 insn 68) }
;;   UD chains for insn luid 11 uid 70
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 13 uid 72
;;      reg 13 { }
;;      reg 0 { d2(bb 3 insn 70) }
;;      reg 1 { d13(bb 3 insn 71) }
;;   UD chains for insn luid 14 uid 73
;;      reg 0 { d3(bb 3 insn 72) }
;;   eq_note reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 15 uid 78
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 17 uid 80
;;      reg 13 { }
;;      reg 0 { d4(bb 3 insn 78) }
;;      reg 1 { d15(bb 3 insn 79) }
;;   UD chains for insn luid 19 uid 84
;;      reg 13 { }
;;      reg 0 { d5(bb 3 insn 80) }
;;      reg 1 { d17(bb 3 insn 83) }
;;   UD chains for insn luid 20 uid 85
;;      reg 1 { d18(bb 3 insn 84) }
;;   UD chains for insn luid 21 uid 86
;;      reg 181 { }
;;   UD chains for insn luid 23 uid 88
;;      reg 201 { d727(bb 3 insn 73) }
;;   UD chains for insn luid 24 uid 89
;;      reg 215 { d728(bb 3 insn 85) }
;;   UD chains for insn luid 25 uid 90
;;      reg 13 { }
;;      reg 0 { d7(bb 3 insn 86) }
;;      reg 1 { d19(bb 3 insn 87) }
;;      reg 2 { d28(bb 3 insn 88) }
;;      reg 3 { d36(bb 3 insn 89) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172 176 216 217
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 172 176 216 217
;; live  kill	 14 [lr]
;; rd  in  	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(6)
10, 111, 718, 720, 729, 730
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 105, 106, 107, 108, 109, 110, 111, 718, 720, 729, 730

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 91 90 92 4 59 "" [0 uses])

(note 92 91 93 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 4 include/linux/cpumask.h:174 (set (reg:SI 172 [ D.26016 ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 176 [ i ])
        (nil)))

(insn 94 93 95 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 171 [ D.26017 ])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 172 [ D.26016 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.26016 ])
        (nil)))

(call_insn 97 96 98 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 98 97 100 4 include/linux/cpumask.h:174 (set (reg/v:SI 176 [ i ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 100 98 101 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg/f:SI 216)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:SI 217 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 216) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 216)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
            (nil))))

(insn 102 101 103 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 217 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217 [ nr_cpu_ids ])
        (nil)))

(jump_insn 103 102 104 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 93
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 1 uid 94
;;      reg 171 { }
;;   UD chains for insn luid 3 uid 96
;;      reg 172 { d718(bb 4 insn 93) }
;;   UD chains for insn luid 4 uid 97
;;      reg 13 { }
;;      reg 0 { d9(bb 4 insn 94) }
;;      reg 1 { d21(bb 4 insn 95) }
;;      reg 2 { d30(bb 4 insn 96) }
;;   UD chains for insn luid 5 uid 98
;;      reg 0 { d10(bb 4 insn 97) }
;;   UD chains for insn luid 7 uid 101
;;      reg 216 { d729(bb 4 insn 100) }
;;   UD chains for insn luid 8 uid 102
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 217 { d730(bb 4 insn 101) }
;;   UD chains for insn luid 9 uid 103
;;      reg 24 { d111(bb 4 insn 102) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u87(11){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162 260 261 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 162 260 261 262 263
;; live  kill	 14 [lr]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 104 103 106 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 106 104 107 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)
        (nil)))

(call_insn 108 107 109 5 arch/arm/kernel/setup.c:1027 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 109 108 131 5 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 131 109 113 5 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 260)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 113 131 115 5 arch/arm/kernel/setup.c:1030 (set (reg:SI 261)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 115 113 123 5 arch/arm/kernel/setup.c:1030 (set (reg/f:SI 262)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 123 115 134 5 arch/arm/kernel/setup.c:1031 (set (reg:SI 263)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116b7ce0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 108
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 261 262
;; lr  def 	 24 [cc] 219 220 221 222 223
;; live  in  	 162 178
;; live  gen 	 24 [cc] 219 220 221 222 223
;; live  kill	

;; Pred edge  9 [95.0%] 
(code_label 134 123 112 6 63 "" [1 uses])

(note 112 134 257 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 257 112 114 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 220)
        (reg:SI 261)) -1 (nil))

(insn 114 257 258 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 219)
        (ashift:SI (reg:SI 261)
            (reg/v:SI 162 [ i.719 ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 162 [ i.719 ]))
            (nil))))

(insn 258 114 116 6 arch/arm/kernel/setup.c:1030 (set (reg/f:SI 221)
        (reg/f:SI 262)) -1 (nil))

(insn 116 258 117 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 223 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 262) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182]) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 117 116 118 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 222)
        (and:SI (reg:SI 219)
            (reg:SI 223 [ elf_hwcap ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 223 [ elf_hwcap ])
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 118 117 119 6 arch/arm/kernel/setup.c:1030 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 222)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (nil)))

(jump_insn 119 118 120 6 arch/arm/kernel/setup.c:1030 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 126)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 257
;;      reg 261 { }
;;   UD chains for insn luid 1 uid 114
;;      reg 162 { }
;;      reg 261 { }
;;   eq_note reg 162 { }
;;   UD chains for insn luid 2 uid 258
;;      reg 262 { }
;;   UD chains for insn luid 3 uid 116
;;      reg 262 { }
;;   UD chains for insn luid 4 uid 117
;;      reg 219 { }
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 118
;;      reg 222 { }
;;   UD chains for insn luid 6 uid 119
;;      reg 24 { }


;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 181 263
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 162 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  6 [29.0%]  (fallthru)
(note 120 119 122 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 122 120 259 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 259 122 124 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 1 r1)
        (reg:SI 263)) -1 (nil))

(insn 124 259 125 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 178 [ D.25891 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178 [ D.25891 ])
        (nil)))

(call_insn 125 124 126 7 arch/arm/kernel/setup.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 122
;;      reg 181 { }
;;   UD chains for insn luid 1 uid 259
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 178 { }
;;   UD chains for insn luid 3 uid 125
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162
;; live  in  	 162
;; live  gen 	 162
;; live  kill	

;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 126 125 127 8 62 "" [1 uses])

(note 127 126 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 8 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (plus:SI (reg/v:SI 162 [ i.719 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 128
;;      reg 162 { }


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 260
;; lr  def 	 24 [cc] 178 225 226
;; live  in  	 162
;; live  gen 	 24 [cc] 178 225 226
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 129 128 130 9 61 "" [0 uses])

(note 130 129 256 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 256 130 132 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 225)
        (reg/f:SI 260)) -1 (nil))

(insn 132 256 133 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:SI 226)
        (ashift:SI (reg/v:SI 162 [ i.719 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 133 132 135 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 178 [ D.25891 ])
        (mem/s/u/f/j:SI (plus:SI (reg/f:SI 260)
                (reg:SI 226)) [0 hwcap_str S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (reg:SI 226)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) [0 hwcap_str S4 A32])
            (nil))))

(insn 135 133 136 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 178 [ D.25891 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 9 -> ( 6 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 256
;;      reg 260 { }
;;   UD chains for insn luid 1 uid 132
;;      reg 162 { }
;;   UD chains for insn luid 2 uid 133
;;      reg 226 { }
;;      reg 260 { }
;;   eq_note reg 226 { }
;;   UD chains for insn luid 3 uid 135
;;      reg 178 { }
;;   UD chains for insn luid 4 uid 136
;;      reg 24 { }


;; Succ edge  6 [95.0%] 
;; Succ edge  10 [5.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 170 177 228 232 233 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 170 177 228 232 233 235
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  9 [5.0%]  (fallthru,loop_exit)
(note 137 136 138 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 140 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 170 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 140 138 141 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 228)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 141 140 142 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)
        (nil)))

(insn 143 142 144 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 2 r2)
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(call_insn 144 143 145 10 arch/arm/kernel/setup.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn/u 145 144 146 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 146 145 150 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 177 [ D.25893 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 150 146 151 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 232)
        (ashift:SI (reg:SI 177 [ D.25893 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 177 [ D.25893 ])
        (nil)))

(insn 151 150 153 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 233)
        (plus:SI (reg/f:SI 225)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg/f:SI 225)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 232)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 153 151 154 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)
        (nil)))

(insn 155 154 156 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 2 r2)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 233)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 233)
        (nil)))

(call_insn 156 155 158 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 158 156 159 10 arch/arm/kernel/setup.c:1036 (set (reg:SI 235)
        (and:SI (reg/v:SI 170 [ __val ])
            (const_int 585728 [0x8f000]))) 67 {*arm_andsi3_insn} (nil))

(insn 159 158 160 10 arch/arm/kernel/setup.c:1036 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 160 159 161 10 arch/arm/kernel/setup.c:1036 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 140
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 141
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 143
;;      reg 228 { }
;;   UD chains for insn luid 5 uid 144
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 145
;;      reg 13 { }
;;   UD chains for insn luid 7 uid 146
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 150
;;      reg 177 { }
;;   UD chains for insn luid 9 uid 151
;;      reg 225 { }
;;      reg 232 { }
;;   eq_note reg 232 { }
;;   UD chains for insn luid 10 uid 153
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 155
;;      reg 233 { }
;;   UD chains for insn luid 13 uid 156
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 158
;;      reg 170 { }
;;   UD chains for insn luid 15 uid 159
;;      reg 235 { }
;;   UD chains for insn luid 16 uid 160
;;      reg 24 { }


;; Succ edge  11 [20.7%]  (fallthru)
;; Succ edge  12 [79.3%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 237
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 237
;; live  kill	 14 [lr]

;; Pred edge  10 [20.7%]  (fallthru)
(note 161 160 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 164 161 165 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 237)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 165 164 166 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)
        (nil)))

(insn 167 166 168 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 2 r2)
        (reg:SI 237)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(call_insn 168 167 171 11 arch/arm/kernel/setup.c:1038 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 164
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 165
;;      reg 181 { }
;;   UD chains for insn luid 3 uid 167
;;      reg 237 { }
;;   UD chains for insn luid 4 uid 168
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u175(11){ }u176(13){ }u177(25){ }u178(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 235
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [79.3%] 
(code_label 171 168 172 12 64 "" [1 uses])

(note 172 171 175 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 175 172 176 12 arch/arm/kernel/setup.c:1040 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 28672 [0x7000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(jump_insn 176 175 177 12 arch/arm/kernel/setup.c:1040 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 175
;;      reg 235 { }
;;   UD chains for insn luid 1 uid 176
;;      reg 24 { }


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 240 241
;; live  kill	 14 [lr]

;; Pred edge  12 [28.0%]  (fallthru)
(note 177 176 180 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 180 177 181 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 240)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 181 180 182 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 241)
        (and:SI (reg:SI 240)
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 182 181 183 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)
        (nil)))

(insn 184 183 185 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 2 r2)
        (reg:SI 241)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(call_insn 185 184 188 13 arch/arm/kernel/setup.c:1042 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 180
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 181
;;      reg 240 { }
;;   UD chains for insn luid 2 uid 182
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 184
;;      reg 241 { }
;;   UD chains for insn luid 5 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 243 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 243 244
;; live  kill	 14 [lr]

;; Pred edge  12 [72.0%] 
(code_label 188 185 189 14 66 "" [1 uses])

(note 189 188 192 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 192 189 193 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 243)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 193 192 194 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 244)
        (and:SI (reg:SI 243)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 194 193 195 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)
        (nil)))

(insn 196 195 197 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 2 r2)
        (reg:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (nil)))

(call_insn 197 196 198 14 arch/arm/kernel/setup.c:1046 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 192
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 193
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 194
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 196
;;      reg 244 { }
;;   UD chains for insn luid 5 uid 197
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164 246 247 248
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164 246 247 248
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 198 197 199 15 67 "" [0 uses])

(note 199 198 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 202 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 164 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 202 200 203 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 246)
        (lshiftrt:SI (reg/v:SI 164 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 164 [ __val ])
        (nil)))

(insn 203 202 204 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 248)
        (ashift:SI (reg:SI 246)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 204 203 205 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 247)
        (lshiftrt:SI (reg:SI 248)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (and:SI (reg:SI 246)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 205 204 206 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)
        (nil)))

(insn 207 206 208 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 2 r2)
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(call_insn 208 207 209 15 arch/arm/kernel/setup.c:1049 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 202
;;      reg 164 { }
;;   UD chains for insn luid 2 uid 203
;;      reg 246 { }
;;   UD chains for insn luid 3 uid 204
;;      reg 248 { }
;;   eq_note reg 246 { }
;;   UD chains for insn luid 4 uid 205
;;      reg 181 { }
;;   UD chains for insn luid 6 uid 207
;;      reg 247 { }
;;   UD chains for insn luid 7 uid 208
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 11) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 250 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 163 250 253
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 209 208 210 16 65 "" [0 uses])

(note 210 209 211 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 213 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 163 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 213 211 214 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 250)
        (and:SI (reg/v:SI 163 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ __val ])
        (nil)))

(insn 214 213 215 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)
        (nil)))

(insn 216 215 217 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 2 r2)
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(call_insn 217 216 219 16 arch/arm/kernel/setup.c:1052 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 219 217 220 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)
        (nil)))

(call_insn 221 220 223 16 arch/arm/kernel/setup.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 223 221 224 16 arch/arm/kernel/setup.c:1056 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)
        (nil)))

(insn 226 225 227 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 machine_name+0 S4 A32])
        (nil)))

(call_insn 227 226 230 16 arch/arm/kernel/setup.c:1056 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 230 227 231 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)
        (nil)))

(insn 232 231 233 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 8 [0x8])) [0 system_rev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 system_rev+0 S4 A32])
        (nil)))

(call_insn 233 232 237 16 arch/arm/kernel/setup.c:1057 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 237 233 238 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 181 [ m ])
        (nil)))

(insn 238 237 239 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)
        (nil)))

(insn 239 238 240 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 4 [0x4])) [0 system_serial_high+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 system_serial_high+0 S4 A32])
        (nil)))

(insn 240 239 241 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 253) [0 system_serial_low+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 system_serial_low+0 S4 A32])
            (nil))))

(call_insn 241 240 246 16 arch/arm/kernel/setup.c:1058 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 246 241 252 16 arch/arm/kernel/setup.c:1062 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 252 246 0 16 arch/arm/kernel/setup.c:1062 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 213
;;      reg 163 { }
;;   UD chains for insn luid 2 uid 214
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 216
;;      reg 250 { }
;;   UD chains for insn luid 5 uid 217
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 219
;;      reg 181 { }
;;   UD chains for insn luid 8 uid 221
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 10 uid 224
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 226
;;      reg 253 { }
;;   UD chains for insn luid 13 uid 227
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 230
;;      reg 181 { }
;;   UD chains for insn luid 16 uid 232
;;      reg 253 { }
;;   UD chains for insn luid 17 uid 233
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 18 uid 237
;;      reg 181 { }
;;   UD chains for insn luid 20 uid 239
;;      reg 253 { }
;;   UD chains for insn luid 21 uid 240
;;      reg 253 { }
;;   UD chains for insn luid 22 uid 241
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 24 uid 252
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 94 is invariant (0), cost 0, depends on 
Set in insn 95 is invariant (1), cost 4, depends on 
Set in insn 100 is invariant (2), cost 24, depends on 
Set in insn 55 is invariant (3), cost 0, depends on 
Set in insn 56 is invariant (4), cost 8, depends on 
Set in insn 59 is invariant (5), cost 24, depends on 
Set in insn 60 is invariant (6), cost 24, depends on 5
Set in insn 61 is invariant (7), cost 24, depends on 
Set in insn 71 is invariant (8), cost 8, depends on 
Set in insn 79 is invariant (9), cost 4, depends on 
Set in insn 83 is invariant (10), cost 4, depends on 
Set in insn 86 is invariant (11), cost 0, depends on 
Set in insn 87 is invariant (12), cost 8, depends on 
Invariant 11 is equivalent to invariant 3.
Decided to move invariant 6
Decided to move invariant 5
Decided to move invariant 2
Decided to move invariant 7
Decided to move invariant 4
Decided to move invariant 8
Decided to move invariant 12
Decided to move invariant 1
Decided to move invariant 9
deferring rescan insn with uid = 95.
deferring rescan insn with uid = 95.
deferring rescan insn with uid = 260.
changing bb of uid 95
  from 4 to 2
deferring rescan insn with uid = 100.
deferring rescan insn with uid = 100.
deferring rescan insn with uid = 261.
changing bb of uid 100
  from 4 to 2
deferring rescan insn with uid = 101.
deferring rescan insn with uid = 56.
deferring rescan insn with uid = 56.
deferring rescan insn with uid = 262.
changing bb of uid 56
  from 3 to 2
deferring rescan insn with uid = 59.
deferring rescan insn with uid = 59.
deferring rescan insn with uid = 263.
changing bb of uid 59
  from 3 to 2
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 60.
deferring rescan insn with uid = 264.
changing bb of uid 60
  from 3 to 2
deferring rescan insn with uid = 67.
deferring rescan insn with uid = 61.
deferring rescan insn with uid = 61.
deferring rescan insn with uid = 265.
changing bb of uid 61
  from 3 to 2
deferring rescan insn with uid = 62.
deferring rescan insn with uid = 71.
deferring rescan insn with uid = 71.
deferring rescan insn with uid = 266.
changing bb of uid 71
  from 3 to 2
deferring rescan insn with uid = 79.
deferring rescan insn with uid = 79.
deferring rescan insn with uid = 267.
changing bb of uid 79
  from 3 to 2
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 268.
changing bb of uid 87
  from 3 to 2


c_show

Dataflow summary:
def_info->table_size = 731, use_info->table_size = 277
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={41d,26u} r1={42d,21u} r2={37d,15u} r3={25d,3u} r11={1d,16u} r12={22d} r13={1d,38u} r14={22d,1u} r15={21d} r16={21d} r17={21d} r18={21d} r19={21d} r20={21d} r21={21d} r22={21d} r23={21d} r24={30d,5u} r25={1d,16u} r26={1d,15u} r27={21d} r28={21d} r29={21d} r30={21d} r31={21d} r32={21d} r33={21d} r34={21d} r35={21d} r36={21d} r37={21d} r38={21d} r39={21d} r40={21d} r41={21d} r42={21d} r43={21d} r44={21d} r45={21d} r46={21d} r47={21d} r48={21d} r49={21d} r50={21d} r51={21d} r52={21d} r53={21d} r54={21d} r55={21d} r56={21d} r57={21d} r58={21d} r59={21d} r60={21d} r61={21d} r62={21d} r63={21d} r64={21d} r65={21d} r66={21d} r67={21d} r68={21d} r69={21d} r70={21d} r71={21d} r72={21d} r73={21d} r74={21d} r75={21d} r76={21d} r77={21d} r78={21d} r79={21d} r80={21d} r81={21d} r82={21d} r83={21d} r84={21d} r85={21d} r86={21d} r87={21d} r88={21d} r89={21d} r90={21d} r91={21d} r92={21d} r93={21d} r94={21d} r95={21d} r96={21d} r97={21d} r98={21d} r99={21d} r100={21d} r101={21d} r102={21d} r103={21d} r104={21d} r105={21d} r106={21d} r107={21d} r108={21d} r109={21d} r110={21d} r111={21d} r112={21d} r113={21d} r114={21d} r115={21d} r116={21d} r117={21d} r118={21d} r119={21d} r120={21d} r121={21d} r122={21d} r123={21d} r124={21d} r125={21d} r126={21d} r127={21d} r162={2d,3u,1d} r163={1d,1u} r164={1d,1u} r170={1d,5u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={2d,4u,1d} r177={1d,1u} r178={1d,2u} r179={1d,1u} r181={1d,15u} r184={1d,2u} r185={1d,1u} r187={1d,1u} r188={1d,1u} r190={1d,1u} r191={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,2u,1d} r201={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d} r221={1d} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u,1d} r228={1d,1u} r232={1d,1u,1d} r233={1d,1u} r235={1d,2u} r237={1d,1u} r240={1d,1u} r241={1d,1u} r243={1d,1u} r244={1d,1u} r246={1d,1u,1d} r247={1d,1u} r248={1d,1u} r250={1d,1u} r253={1d,4u} r260={1d,2u} r261={1d,2u} r262={1d,2u} r263={1d,1u} 
;;    total ref usage 2830{2586d,238u,6e} in 152{131 regular + 21 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717
0[0,11] 1[11,12] 2[23,9] 3[32,7] 12[39,6] 14[45,6] 15[51,6] 16[57,6] 17[63,6] 18[69,6] 19[75,6] 20[81,6] 21[87,6] 22[93,6] 23[99,6] 24[105,7] 27[112,6] 28[118,6] 29[124,6] 30[130,6] 31[136,6] 32[142,6] 33[148,6] 34[154,6] 35[160,6] 36[166,6] 37[172,6] 38[178,6] 39[184,6] 40[190,6] 41[196,6] 42[202,6] 43[208,6] 44[214,6] 45[220,6] 46[226,6] 47[232,6] 48[238,6] 49[244,6] 50[250,6] 51[256,6] 52[262,6] 53[268,6] 54[274,6] 55[280,6] 56[286,6] 57[292,6] 58[298,6] 59[304,6] 60[310,6] 61[316,6] 62[322,6] 63[328,6] 64[334,6] 65[340,6] 66[346,6] 67[352,6] 68[358,6] 69[364,6] 70[370,6] 71[376,6] 72[382,6] 73[388,6] 74[394,6] 75[400,6] 76[406,6] 77[412,6] 78[418,6] 79[424,6] 80[430,6] 81[436,6] 82[442,6] 83[448,6] 84[454,6] 85[460,6] 86[466,6] 87[472,6] 88[478,6] 89[484,6] 90[490,6] 91[496,6] 92[502,6] 93[508,6] 94[514,6] 95[520,6] 96[526,6] 97[532,6] 98[538,6] 99[544,6] 100[550,6] 101[556,6] 102[562,6] 103[568,6] 104[574,6] 105[580,6] 106[586,6] 107[592,6] 108[598,6] 109[604,6] 110[610,6] 111[616,6] 112[622,6] 113[628,6] 114[634,6] 115[640,6] 116[646,6] 117[652,6] 118[658,6] 119[664,6] 120[670,6] 121[676,6] 122[682,6] 123[688,6] 124[694,6] 125[700,6] 126[706,6] 127[712,6] 172[718,1] 175[719,1] 176[720,1] 179[721,1] 190[722,1] 191[723,1] 195[724,1] 196[725,1] 198[726,1] 201[727,1] 215[728,1] 216[729,1] 217[730,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171 173 176 181 184 185 187 188
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 171 173 176 181 184 185 187 188
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 34 0 31 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 31 34 33 2 arch/arm/kernel/setup.c:998 (set (reg/v/f:SI 181 [ m ])
        (reg:SI 0 r0 [ m ])) 167 {*arm_movsi_insn} (nil))

(note 33 31 36 2 NOTE_INSN_FUNCTION_BEG)

(insn 36 33 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 173 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 38 36 39 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 41 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 185)
        (and:SI (reg/v:SI 173 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 173 [ __val ])
        (nil)))

(insn 41 39 42 2 arch/arm/kernel/setup.c:1001 (set (reg/f:SI 187)
        (plus:SI (reg/f:SI 184)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 42 41 44 2 arch/arm/kernel/setup.c:1001 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 187)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 187)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10])))
            (nil))))

(insn 44 42 45 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1164f000>)
        (nil)))

(insn 45 44 46 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 184)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 cpu_name+0 S4 A32])
            (nil))))

(insn 46 45 47 2 arch/arm/kernel/setup.c:1001 (set (reg:SI 3 r3)
        (reg:SI 185)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(call_insn 47 46 48 2 arch/arm/kernel/setup.c:1001 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 48 47 49 2 include/linux/cpumask.h:174 (set (reg/f:SI 188)
        (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 include/linux/cpumask.h:174 (set (reg/f:SI 171 [ D.26017 ])
        (mem/u/f/c/i:SI (reg/f:SI 188) [0 cpu_online_mask+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 188)
        (expr_list:REG_EQUAL (mem/u/f/c/i:SI (symbol_ref:SI ("cpu_online_mask") [flags 0xc0] <var_decl 0x10c5bf60 cpu_online_mask>) [0 cpu_online_mask+0 S4 A32])
            (nil))))

(insn 50 49 95 2 arch/arm/kernel/setup.c:1008 (set (reg/v:SI 176 [ i ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(insn 95 50 100 2 include/linux/cpumask.h:174 (set (reg:SI 264)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 100 95 56 2 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg/f:SI 265)
        (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>)) 167 {*arm_movsi_insn} (nil))

(insn 56 100 59 2 arch/arm/kernel/setup.c:1015 (set (reg:SI 266)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1164cbd0>)) 167 {*arm_movsi_insn} (nil))

(insn 59 56 60 2 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 267)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 2 arch/arm/kernel/setup.c:1017 (set (reg:SI 268 [ __ptr ])
        (asm_operands:SI ("") ("=r") 0 [
                (reg/f:SI 267)
            ]
             [
                (asm_input:SI ("0") 0)
            ] 10528364)) -1 (expr_list:REG_DEAD (reg/f:SI 190)
        (nil)))

(insn 61 60 71 2 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 269)
        (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) 167 {*arm_movsi_insn} (nil))

(insn 71 61 79 2 arch/arm/kernel/setup.c:1016 (set (reg:SI 270)
        (const_int 5000 [0x1388])) 167 {*arm_movsi_insn} (nil))

(insn 79 71 87 2 arch/arm/kernel/setup.c:1016 (set (reg:SI 271)
        (const_int 50 [0x32])) 167 {*arm_movsi_insn} (nil))

(insn 87 79 99 2 arch/arm/kernel/setup.c:1016 (set (reg:SI 272)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x1164cea0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 31
;;      reg 0 { }
;;   UD chains for insn luid 3 uid 39
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 41
;;      reg 184 { }
;;   UD chains for insn luid 5 uid 42
;;      reg 13 { }
;;      reg 187 { }
;;   UD chains for insn luid 7 uid 45
;;      reg 184 { }
;;   UD chains for insn luid 8 uid 46
;;      reg 185 { }
;;   UD chains for insn luid 9 uid 47
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 11 uid 49
;;      reg 188 { }
;;   UD chains for insn luid 5 uid 60
;;      reg 190 { d722(bb 2 insn 59) }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 179 190 191 195 196 198 201 215
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 175 179 190 191 195 196 198 201 215
;; live  kill	 14 [lr]
;; rd  in  	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(10)
8, 719, 721, 722, 723, 724, 725, 726, 727, 728
;; rd  kill	(26)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 719, 721, 722, 723, 724, 725, 726, 727, 728

;; Pred edge  4 [91.0%] 
(code_label 99 87 53 3 60 "" [1 uses])

(note 53 99 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 55 53 262 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 262 55 57 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 1 r1)
        (reg:SI 266)) -1 (nil))

(insn 57 262 58 3 arch/arm/kernel/setup.c:1015 (set (reg:SI 2 r2)
        (reg/v:SI 176 [ i ])) 167 {*arm_movsi_insn} (nil))

(call_insn 58 57 263 3 arch/arm/kernel/setup.c:1015 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 263 58 264 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 190)
        (reg/f:SI 267)) -1 (nil))

(insn 264 263 265 3 arch/arm/kernel/setup.c:1017 (set (reg/v:SI 175 [ __ptr ])
        (reg:SI 268 [ __ptr ])) -1 (nil))

(insn 265 264 62 3 arch/arm/kernel/setup.c:1017 (set (reg/f:SI 191)
        (reg/f:SI 269)) -1 (nil))

(insn 62 265 67 3 arch/arm/kernel/setup.c:1017 (set (reg:SI 179 [ D.25874 ])
        (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 269)) [0 __per_cpu_offset S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (mem/s/j:SI (plus:SI (mult:SI (reg/v:SI 176 [ i ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("__per_cpu_offset") [flags 0xc0] <var_decl 0x10c98e40 __per_cpu_offset>)) [0 __per_cpu_offset S4 A32])
            (nil))))

(insn 67 62 68 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 195)
        (plus:SI (reg:SI 268 [ __ptr ])
            (reg:SI 179 [ D.25874 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 179 [ D.25874 ])
        (expr_list:REG_DEAD (reg/v:SI 175 [ __ptr ])
            (nil))))

(insn 68 67 69 3 arch/arm/kernel/setup.c:1016 (set (reg/f:SI 196)
        (plus:SI (reg:SI 195)
            (const_int 56 [0x38]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 69 68 70 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (mem/s/j:SI (reg/f:SI 196) [0 <variable>.loops_per_jiffy+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 196)
        (nil)))

(insn 70 69 266 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (nil))

(insn 266 70 72 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (reg:SI 270)) -1 (nil))

(call_insn/u 72 266 73 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 73 72 78 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 201)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EQUAL (udiv:SI (reg:SI 198 [ <variable>.loops_per_jiffy ])
                (const_int 5000 [0x1388]))
            (nil))))

(insn 78 73 267 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg:SI 198 [ <variable>.loops_per_jiffy ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198 [ <variable>.loops_per_jiffy ])
        (nil)))

(insn 267 78 80 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (reg:SI 271)) -1 (nil))

(call_insn/u 80 267 83 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 83 80 84 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (const_int 100 [0x64])) 167 {*arm_movsi_insn} (nil))

(call_insn/u 84 83 85 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidivmod") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 85 84 86 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 215 [+4 ])
        (reg:SI 1 r1 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [+4 ])
        (nil)))

(insn 86 85 268 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 268 86 88 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 1 r1)
        (reg:SI 272)) -1 (nil))

(insn 88 268 89 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 2 r2)
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 89 88 90 3 arch/arm/kernel/setup.c:1016 (set (reg:SI 3 r3)
        (reg:SI 215 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 215 [+4 ])
        (nil)))

(call_insn 90 89 91 3 arch/arm/kernel/setup.c:1016 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 55
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 57
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 3 uid 58
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 55) }
;;      reg 1 { d11(bb 2 insn 56) }
;;      reg 2 { d23(bb 3 insn 57) }
;;   UD chains for insn luid 7 uid 62
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 191 { d723(bb 2 insn 61) }
;;   eq_note reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 8 uid 67
;;      reg 175 { d719(bb 2 insn 60) }
;;      reg 179 { d721(bb 3 insn 62) }
;;   UD chains for insn luid 9 uid 68
;;      reg 195 { d724(bb 3 insn 67) }
;;   UD chains for insn luid 10 uid 69
;;      reg 196 { d725(bb 3 insn 68) }
;;   UD chains for insn luid 11 uid 70
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 13 uid 72
;;      reg 13 { }
;;      reg 0 { d2(bb 3 insn 70) }
;;      reg 1 { d13(bb 2 insn 71) }
;;   UD chains for insn luid 14 uid 73
;;      reg 0 { d3(bb 3 insn 72) }
;;   eq_note reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 15 uid 78
;;      reg 198 { d726(bb 3 insn 69) }
;;   UD chains for insn luid 17 uid 80
;;      reg 13 { }
;;      reg 0 { d4(bb 3 insn 78) }
;;      reg 1 { d15(bb 2 insn 79) }
;;   UD chains for insn luid 19 uid 84
;;      reg 13 { }
;;      reg 0 { d5(bb 3 insn 80) }
;;      reg 1 { d17(bb 3 insn 83) }
;;   UD chains for insn luid 20 uid 85
;;      reg 1 { d18(bb 3 insn 84) }
;;   UD chains for insn luid 21 uid 86
;;      reg 181 { }
;;   UD chains for insn luid 23 uid 88
;;      reg 201 { d727(bb 3 insn 73) }
;;   UD chains for insn luid 24 uid 89
;;      reg 215 { d728(bb 3 insn 85) }
;;   UD chains for insn luid 25 uid 90
;;      reg 13 { }
;;      reg 0 { d7(bb 3 insn 86) }
;;      reg 1 { d19(bb 2 insn 87) }
;;      reg 2 { d28(bb 3 insn 88) }
;;      reg 3 { d36(bb 3 insn 89) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172 176 216 217
;; live  in  	 176
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 172 176 216 217
;; live  kill	 14 [lr]
;; rd  in  	(15)
8, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;; rd  gen 	(6)
10, 111, 718, 720, 729, 730
;; rd  kill	(28)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 45, 46, 47, 48, 49, 50, 105, 106, 107, 108, 109, 110, 111, 718, 720, 729, 730

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 91 90 92 4 59 "" [0 uses])

(note 92 91 93 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 93 92 94 4 include/linux/cpumask.h:174 (set (reg:SI 172 [ D.26016 ])
        (plus:SI (reg/v:SI 176 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 176 [ i ])
        (nil)))

(insn 94 93 260 4 include/linux/cpumask.h:174 (set (reg:SI 0 r0)
        (reg/f:SI 171 [ D.26017 ])) 167 {*arm_movsi_insn} (nil))

(insn 260 94 96 4 include/linux/cpumask.h:174 (set (reg:SI 1 r1)
        (reg:SI 264)) -1 (nil))

(insn 96 260 97 4 include/linux/cpumask.h:174 (set (reg:SI 2 r2)
        (reg:SI 172 [ D.26016 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 172 [ D.26016 ])
        (nil)))

(call_insn 97 96 98 4 include/linux/cpumask.h:174 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_find_next_bit_le") [flags 0x41] <function_decl 0x109c0980 _find_next_bit_le>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 98 97 261 4 include/linux/cpumask.h:174 (set (reg/v:SI 176 [ i ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 261 98 101 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg/f:SI 216)
        (reg/f:SI 265)) -1 (nil))

(insn 101 261 102 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:SI 217 [ nr_cpu_ids ])
        (mem/c/i:SI (reg/f:SI 265) [0 nr_cpu_ids+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 216)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("nr_cpu_ids") [flags 0xc0] <var_decl 0x10c5bea0 nr_cpu_ids>) [0 nr_cpu_ids+0 S4 A32])
            (nil))))

(insn 102 101 103 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 176 [ i ])
            (reg:SI 217 [ nr_cpu_ids ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217 [ nr_cpu_ids ])
        (nil)))

(jump_insn 103 102 104 4 arch/arm/kernel/setup.c:1008 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 99)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 171 176 181
;; live  out 	 176
;; rd  out 	(15)
10, 111, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 93
;;      reg 176 { d720(bb 4 insn 98) }
;;   UD chains for insn luid 1 uid 94
;;      reg 171 { }
;;   UD chains for insn luid 3 uid 96
;;      reg 172 { d718(bb 4 insn 93) }
;;   UD chains for insn luid 4 uid 97
;;      reg 13 { }
;;      reg 0 { d9(bb 4 insn 94) }
;;      reg 1 { d21(bb 2 insn 95) }
;;      reg 2 { d30(bb 4 insn 96) }
;;   UD chains for insn luid 5 uid 98
;;      reg 0 { d10(bb 4 insn 97) }
;;   UD chains for insn luid 7 uid 101
;;      reg 216 { d729(bb 2 insn 100) }
;;   UD chains for insn luid 8 uid 102
;;      reg 176 { d720(bb 4 insn 98) }
;;      reg 217 { d730(bb 4 insn 101) }
;;   UD chains for insn luid 9 uid 103
;;      reg 24 { d111(bb 4 insn 102) }


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u87(11){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 162 260 261 262 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 162 260 261 262 263
;; live  kill	 14 [lr]

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 104 103 106 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 106 104 107 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 107 106 108 5 arch/arm/kernel/setup.c:1027 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x116c6b70>)
        (nil)))

(call_insn 108 107 109 5 arch/arm/kernel/setup.c:1027 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 109 108 131 5 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 131 109 113 5 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 260)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 113 131 115 5 arch/arm/kernel/setup.c:1030 (set (reg:SI 261)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 115 113 123 5 arch/arm/kernel/setup.c:1030 (set (reg/f:SI 262)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 123 115 134 5 arch/arm/kernel/setup.c:1031 (set (reg:SI 263)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x116b7ce0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 106
;;      reg 181 { }
;;   UD chains for insn luid 2 uid 108
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 261 262
;; lr  def 	 24 [cc] 219 220 221 222 223
;; live  in  	 162 178
;; live  gen 	 24 [cc] 219 220 221 222 223
;; live  kill	

;; Pred edge  9 [95.0%] 
(code_label 134 123 112 6 63 "" [1 uses])

(note 112 134 257 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 257 112 114 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 220)
        (reg:SI 261)) -1 (nil))

(insn 114 257 258 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 219)
        (ashift:SI (reg:SI 261)
            (reg/v:SI 162 [ i.719 ]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg/v:SI 162 [ i.719 ]))
            (nil))))

(insn 258 114 116 6 arch/arm/kernel/setup.c:1030 (set (reg/f:SI 221)
        (reg/f:SI 262)) -1 (nil))

(insn 116 258 117 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 223 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 262) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 221)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182]) [0 elf_hwcap+0 S4 A32])
            (nil))))

(insn 117 116 118 6 arch/arm/kernel/setup.c:1030 (set (reg:SI 222)
        (and:SI (reg:SI 219)
            (reg:SI 223 [ elf_hwcap ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 223 [ elf_hwcap ])
        (expr_list:REG_DEAD (reg:SI 219)
            (nil))))

(insn 118 117 119 6 arch/arm/kernel/setup.c:1030 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 222)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (nil)))

(jump_insn 119 118 120 6 arch/arm/kernel/setup.c:1030 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 126)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 257
;;      reg 261 { }
;;   UD chains for insn luid 1 uid 114
;;      reg 162 { }
;;      reg 261 { }
;;   eq_note reg 162 { }
;;   UD chains for insn luid 2 uid 258
;;      reg 262 { }
;;   UD chains for insn luid 3 uid 116
;;      reg 262 { }
;;   UD chains for insn luid 4 uid 117
;;      reg 219 { }
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 118
;;      reg 222 { }
;;   UD chains for insn luid 6 uid 119
;;      reg 24 { }


;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 181 263
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 162 178
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  6 [29.0%]  (fallthru)
(note 120 119 122 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 122 120 259 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 259 122 124 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 1 r1)
        (reg:SI 263)) -1 (nil))

(insn 124 259 125 7 arch/arm/kernel/setup.c:1031 (set (reg:SI 2 r2)
        (reg/f:SI 178 [ D.25891 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 178 [ D.25891 ])
        (nil)))

(call_insn 125 124 126 7 arch/arm/kernel/setup.c:1031 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 122
;;      reg 181 { }
;;   UD chains for insn luid 1 uid 259
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 178 { }
;;   UD chains for insn luid 3 uid 125
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162
;; lr  def 	 162
;; live  in  	 162
;; live  gen 	 162
;; live  kill	

;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 126 125 127 8 62 "" [1 uses])

(note 127 126 128 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 8 arch/arm/kernel/setup.c:1029 (set (reg/v:SI 162 [ i.719 ])
        (plus:SI (reg/v:SI 162 [ i.719 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; live  out 	 162
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 128
;;      reg 162 { }


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 260
;; lr  def 	 24 [cc] 178 225 226
;; live  in  	 162
;; live  gen 	 24 [cc] 178 225 226
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
(code_label 129 128 130 9 61 "" [0 uses])

(note 130 129 256 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 256 130 132 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 225)
        (reg/f:SI 260)) -1 (nil))

(insn 132 256 133 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:SI 226)
        (ashift:SI (reg/v:SI 162 [ i.719 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 133 132 135 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg/f:SI 178 [ D.25891 ])
        (mem/s/u/f/j:SI (plus:SI (reg/f:SI 260)
                (reg:SI 226)) [0 hwcap_str S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (reg:SI 226)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) [0 hwcap_str S4 A32])
            (nil))))

(insn 135 133 136 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 178 [ D.25891 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 136 135 137 9 arch/arm/kernel/setup.c:1029 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
            (nil))))
;; End of basic block 9 -> ( 6 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 162 178 181
;; live  out 	 162 178
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 256
;;      reg 260 { }
;;   UD chains for insn luid 1 uid 132
;;      reg 162 { }
;;   UD chains for insn luid 2 uid 133
;;      reg 226 { }
;;      reg 260 { }
;;   eq_note reg 226 { }
;;   UD chains for insn luid 3 uid 135
;;      reg 178 { }
;;   UD chains for insn luid 4 uid 136
;;      reg 24 { }


;; Succ edge  6 [95.0%] 
;; Succ edge  10 [5.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u132(11){ }u133(13){ }u134(25){ }u135(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 170 177 228 232 233 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 225
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 170 177 228 232 233 235
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  9 [5.0%]  (fallthru,loop_exit)
(note 137 136 138 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 138 137 140 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 170 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 140 138 141 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 228)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 24 [0x18]))) 117 {*arm_shiftsi3} (nil))

(insn 141 140 142 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x116c2ac0>)
        (nil)))

(insn 143 142 144 10 arch/arm/kernel/setup.c:1033 (set (reg:SI 2 r2)
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(call_insn 144 143 145 10 arch/arm/kernel/setup.c:1033 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn/u 145 144 146 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 146 145 150 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 177 [ D.25893 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 150 146 151 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 232)
        (ashift:SI (reg:SI 177 [ D.25893 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 177 [ D.25893 ])
        (nil)))

(insn 151 150 153 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 233)
        (plus:SI (reg/f:SI 225)
            (reg:SI 232))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg/f:SI 225)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 232)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 153 151 154 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x116c9180>)
        (nil)))

(insn 155 154 156 10 arch/arm/kernel/setup.c:1034 (set (reg:SI 2 r2)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 233)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 233)
        (nil)))

(call_insn 156 155 158 10 arch/arm/kernel/setup.c:1034 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 158 156 159 10 arch/arm/kernel/setup.c:1036 (set (reg:SI 235)
        (and:SI (reg/v:SI 170 [ __val ])
            (const_int 585728 [0x8f000]))) 67 {*arm_andsi3_insn} (nil))

(insn 159 158 160 10 arch/arm/kernel/setup.c:1036 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 160 159 161 10 arch/arm/kernel/setup.c:1036 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7929 [0x1ef9])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 140
;;      reg 170 { }
;;   UD chains for insn luid 2 uid 141
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 143
;;      reg 228 { }
;;   UD chains for insn luid 5 uid 144
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 145
;;      reg 13 { }
;;   UD chains for insn luid 7 uid 146
;;      reg 0 { }
;;   UD chains for insn luid 8 uid 150
;;      reg 177 { }
;;   UD chains for insn luid 9 uid 151
;;      reg 225 { }
;;      reg 232 { }
;;   eq_note reg 232 { }
;;   UD chains for insn luid 10 uid 153
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 155
;;      reg 233 { }
;;   UD chains for insn luid 13 uid 156
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 158
;;      reg 170 { }
;;   UD chains for insn luid 15 uid 159
;;      reg 235 { }
;;   UD chains for insn luid 16 uid 160
;;      reg 24 { }


;; Succ edge  11 [20.7%]  (fallthru)
;; Succ edge  12 [79.3%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 237
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 237
;; live  kill	 14 [lr]

;; Pred edge  10 [20.7%]  (fallthru)
(note 161 160 164 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 164 161 165 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 237)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 165 164 166 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x116c95d0>)
        (nil)))

(insn 167 166 168 11 arch/arm/kernel/setup.c:1038 (set (reg:SI 2 r2)
        (reg:SI 237)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(call_insn 168 167 171 11 arch/arm/kernel/setup.c:1038 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 11 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 164
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 165
;;      reg 181 { }
;;   UD chains for insn luid 3 uid 167
;;      reg 237 { }
;;   UD chains for insn luid 4 uid 168
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u175(11){ }u176(13){ }u177(25){ }u178(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 235
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181 235
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [79.3%] 
(code_label 171 168 172 12 64 "" [1 uses])

(note 172 171 175 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 175 172 176 12 arch/arm/kernel/setup.c:1040 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 28672 [0x7000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(jump_insn 176 175 177 12 arch/arm/kernel/setup.c:1040 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 175
;;      reg 235 { }
;;   UD chains for insn luid 1 uid 176
;;      reg 24 { }


;; Succ edge  13 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u183(11){ }u184(13){ }u185(25){ }u186(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 240 241
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 240 241
;; live  kill	 14 [lr]

;; Pred edge  12 [28.0%]  (fallthru)
(note 177 176 180 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 180 177 181 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 240)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 181 180 182 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 241)
        (and:SI (reg:SI 240)
            (const_int 127 [0x7f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 182 181 183 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x116c9930>)
        (nil)))

(insn 184 183 185 13 arch/arm/kernel/setup.c:1042 (set (reg:SI 2 r2)
        (reg:SI 241)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(call_insn 185 184 188 13 arch/arm/kernel/setup.c:1042 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 180
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 181
;;      reg 240 { }
;;   UD chains for insn luid 2 uid 182
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 184
;;      reg 241 { }
;;   UD chains for insn luid 5 uid 185
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 243 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 243 244
;; live  kill	 14 [lr]

;; Pred edge  12 [72.0%] 
(code_label 188 185 189 14 66 "" [1 uses])

(note 189 188 192 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 192 189 193 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 243)
        (lshiftrt:SI (reg/v:SI 170 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 170 [ __val ])
        (nil)))

(insn 193 192 194 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 244)
        (and:SI (reg:SI 243)
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 243)
        (nil)))

(insn 194 193 195 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x116c9ba0>)
        (nil)))

(insn 196 195 197 14 arch/arm/kernel/setup.c:1046 (set (reg:SI 2 r2)
        (reg:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (nil)))

(call_insn 197 196 198 14 arch/arm/kernel/setup.c:1046 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 192
;;      reg 170 { }
;;   UD chains for insn luid 1 uid 193
;;      reg 243 { }
;;   UD chains for insn luid 2 uid 194
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 196
;;      reg 244 { }
;;   UD chains for insn luid 5 uid 197
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164 246 247 248
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 164 246 247 248
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 198 197 199 15 67 "" [0 uses])

(note 199 198 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 202 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 164 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 202 200 203 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 246)
        (lshiftrt:SI (reg/v:SI 164 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 164 [ __val ])
        (nil)))

(insn 203 202 204 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 248)
        (ashift:SI (reg:SI 246)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(insn 204 203 205 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 247)
        (lshiftrt:SI (reg:SI 248)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (and:SI (reg:SI 246)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 205 204 206 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x116c9d80>)
        (nil)))

(insn 207 206 208 15 arch/arm/kernel/setup.c:1049 (set (reg:SI 2 r2)
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (nil)))

(call_insn 208 207 209 15 arch/arm/kernel/setup.c:1049 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 202
;;      reg 164 { }
;;   UD chains for insn luid 2 uid 203
;;      reg 246 { }
;;   UD chains for insn luid 3 uid 204
;;      reg 248 { }
;;   eq_note reg 246 { }
;;   UD chains for insn luid 4 uid 205
;;      reg 181 { }
;;   UD chains for insn luid 6 uid 207
;;      reg 247 { }
;;   UD chains for insn luid 7 uid 208
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 11) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 250 253
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 163 250 253
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 209 208 210 16 65 "" [0 uses])

(note 210 209 211 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 213 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 163 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 213 211 214 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 250)
        (and:SI (reg/v:SI 163 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ __val ])
        (nil)))

(insn 214 213 215 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 215 214 216 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x116c9f90>)
        (nil)))

(insn 216 215 217 16 arch/arm/kernel/setup.c:1052 (set (reg:SI 2 r2)
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(call_insn 217 216 219 16 arch/arm/kernel/setup.c:1052 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 219 217 220 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 16 arch/arm/kernel/setup.c:1054 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x116c7720>)
        (nil)))

(call_insn 221 220 223 16 arch/arm/kernel/setup.c:1054 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_puts") [flags 0x41] <function_decl 0x11048480 seq_puts>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 223 221 224 16 arch/arm/kernel/setup.c:1056 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 225 224 226 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x116c9780>)
        (nil)))

(insn 226 225 227 16 arch/arm/kernel/setup.c:1056 (set (reg:SI 2 r2)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 machine_name+0 S4 A32])
        (nil)))

(call_insn 227 226 230 16 arch/arm/kernel/setup.c:1056 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 230 227 231 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x116cd0f0>)
        (nil)))

(insn 232 231 233 16 arch/arm/kernel/setup.c:1057 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 8 [0x8])) [0 system_rev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 system_rev+0 S4 A32])
        (nil)))

(call_insn 233 232 237 16 arch/arm/kernel/setup.c:1057 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 237 233 238 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 0 r0)
        (reg/v/f:SI 181 [ m ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 181 [ m ])
        (nil)))

(insn 238 237 239 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x116cd240>)
        (nil)))

(insn 239 238 240 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 253)
                (const_int 4 [0x4])) [0 system_serial_high+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 system_serial_high+0 S4 A32])
        (nil)))

(insn 240 239 241 16 arch/arm/kernel/setup.c:1058 (set (reg:SI 3 r3)
        (mem/c/i:SI (reg/f:SI 253) [0 system_serial_low+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 system_serial_low+0 S4 A32])
            (nil))))

(call_insn 241 240 246 16 arch/arm/kernel/setup.c:1058 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("seq_printf") [flags 0x41] <function_decl 0x11048580 seq_printf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 246 241 252 16 arch/arm/kernel/setup.c:1062 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 252 246 0 16 arch/arm/kernel/setup.c:1062 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 16 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 213
;;      reg 163 { }
;;   UD chains for insn luid 2 uid 214
;;      reg 181 { }
;;   UD chains for insn luid 4 uid 216
;;      reg 250 { }
;;   UD chains for insn luid 5 uid 217
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 6 uid 219
;;      reg 181 { }
;;   UD chains for insn luid 8 uid 221
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 10 uid 224
;;      reg 181 { }
;;   UD chains for insn luid 12 uid 226
;;      reg 253 { }
;;   UD chains for insn luid 13 uid 227
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 230
;;      reg 181 { }
;;   UD chains for insn luid 16 uid 232
;;      reg 253 { }
;;   UD chains for insn luid 17 uid 233
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 18 uid 237
;;      reg 181 { }
;;   UD chains for insn luid 20 uid 239
;;      reg 253 { }
;;   UD chains for insn luid 21 uid 240
;;      reg 253 { }
;;   UD chains for insn luid 22 uid 241
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 24 uid 252
;;      reg 0 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 56.
deleting insn with uid = 56.
rescanning insn with uid = 59.
deleting insn with uid = 59.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 61.
deleting insn with uid = 61.
rescanning insn with uid = 62.
deleting insn with uid = 62.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 260.
deleting insn with uid = 260.
rescanning insn with uid = 261.
deleting insn with uid = 261.
rescanning insn with uid = 262.
deleting insn with uid = 262.
rescanning insn with uid = 263.
deleting insn with uid = 263.
rescanning insn with uid = 264.
deleting insn with uid = 264.
rescanning insn with uid = 265.
deleting insn with uid = 265.
rescanning insn with uid = 266.
deleting insn with uid = 266.
rescanning insn with uid = 267.
deleting insn with uid = 267.
rescanning insn with uid = 268.
deleting insn with uid = 268.
ending the processing of deferred insns

;; Function arm_add_memory (arm_add_memory)[0:1394] (unlikely executed)



arm_add_memory

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,4u} r1={2d,1u} r2={3d,1u} r3={3d,1u} r11={1d,7u} r12={2d} r13={1d,8u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,7u} r26={1d,6u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={3d,1u} r136={1d,2u,1d} r138={1d,3u,2d} r139={1d,1u} r140={1d,3u} r143={1d,2u,1d} r144={1d,1u} r145={1d,2u} r146={1d,1u,1d} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u,1d} r153={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 227{155d,66u,6e} in 35{34 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 138 139 140
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/setup.c:463 (set (reg/v:SI 138 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ start ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/setup.c:463 (set (reg/v:SI 139 [ size ])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/setup.c:464 (set (reg/f:SI 140)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/setup.c:464 (set (reg:SI 136 [ D.25548 ])
        (mem/s/j/c:SI (reg/f:SI 140) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:466 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.25548 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/setup.c:466 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 139 140


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 0 [r0] 2 [r2] 3 [r3] 135
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 11 69 3 arch/arm/kernel/setup.c:467 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11679af0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11679af0>)
        (nil)))

(insn 69 14 70 3 arch/arm/kernel/setup.c:467 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ start ])
        (nil)))

(insn 70 69 16 3 arch/arm/kernel/setup.c:467 (set (reg:SI 3 r3 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 16 70 17 3 arch/arm/kernel/setup.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 17 16 20 3 arch/arm/kernel/setup.c:469 (set (reg:SI 135 [ D.25554 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138 139
;; lr  def 	 24 [cc] 133 134 143 144 145 146 147 148 149 150 151 152 153
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138 139 140
;; live  gen 	 24 [cc] 133 134 143 144 145 146 147 148 149 150 151 152 153
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 20 17 21 4 74 "" [1 uses])

(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 arch/arm/kernel/setup.c:464 (set (reg:SI 144)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 arch/arm/kernel/setup.c:464 (set (reg:SI 143)
        (mult:SI (reg:SI 144)
            (reg:SI 136 [ D.25548 ]))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 136 [ D.25548 ])
            (expr_list:REG_EQUAL (mult:SI (reg:SI 136 [ D.25548 ])
                    (const_int 12 [0xc]))
                (nil)))))

(insn 24 23 25 4 arch/arm/kernel/setup.c:464 (set (reg/f:SI 145)
        (const:SI (plus:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
                (const_int 4 [0x4])))
        (nil)))

(insn 25 24 26 4 arch/arm/kernel/setup.c:464 (set (reg/v/f:SI 133 [ bank ])
        (plus:SI (reg:SI 143)
            (reg/f:SI 145))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg:SI 143)
            (const:SI (plus:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
                    (const_int 4 [0x4]))))
        (nil)))

(insn 26 25 27 4 arch/arm/kernel/setup.c:477 (set (reg:SI 147)
        (plus:SI (reg/v:SI 138 [ start ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (nil))

(insn 27 26 28 4 arch/arm/kernel/setup.c:477 (set (reg:SI 146)
        (plus:SI (reg:SI 147)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 138 [ start ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/setup.c:477 (set (reg:SI 149)
        (and:SI (reg:SI 146)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/setup.c:477 (set (reg:SI 148)
        (and:SI (reg:SI 149)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (and:SI (reg:SI 146)
                (const_int -4096 [0xfffffffffffff000]))
            (nil))))

(insn 30 29 31 4 arch/arm/kernel/setup.c:477 (set (mem/s/j:SI (plus:SI (reg:SI 143)
                (reg/f:SI 145)) [0 <variable>.start+0 S4 A32])
        (reg:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg/f:SI 145)
            (expr_list:REG_DEAD (reg:SI 143)
                (nil)))))

(insn 31 30 32 4 arch/arm/kernel/setup.c:478 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 138 [ start ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 138 [ start ])
        (nil)))

(insn 32 31 33 4 arch/arm/kernel/setup.c:478 (set (reg:SI 150)
        (lshiftrt:SI (reg:SI 151)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (and:SI (reg/v:SI 138 [ start ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 33 32 34 4 arch/arm/kernel/setup.c:478 (set (reg:SI 152)
        (minus:SI (reg/v:SI 139 [ size ])
            (reg:SI 150))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/v:SI 139 [ size ])
            (nil))))

(insn 34 33 35 4 arch/arm/kernel/setup.c:478 (set (reg:SI 153)
        (and:SI (reg:SI 152)
            (const_int -4081 [0xfffffffffffff00f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(insn 35 34 36 4 arch/arm/kernel/setup.c:478 (set (reg:SI 134 [ D.25558 ])
        (and:SI (reg:SI 153)
            (const_int -16 [0xfffffffffffffff0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (and:SI (reg:SI 152)
                (const_int -4096 [0xfffffffffffff000]))
            (nil))))

(insn 36 35 37 4 arch/arm/kernel/setup.c:478 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ bank ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])
        (reg:SI 134 [ D.25558 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ bank ])
        (nil)))

(insn 37 36 38 4 arch/arm/kernel/setup.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.25558 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.25558 ])
        (nil)))

(jump_insn 38 37 39 4 arch/arm/kernel/setup.c:484 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  4 [39.0%]  (fallthru)
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 43 5 arch/arm/kernel/setup.c:485 (set (reg:SI 135 [ D.25554 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 135 156 157
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 135 156 157
;; live  kill	

;; Pred edge  4 [61.0%] 
(code_label 43 40 44 6 76 "" [1 uses])

(note 44 43 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 47 44 48 6 arch/arm/kernel/setup.c:487 (set (reg:SI 156 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 140) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
        (nil)))

(insn 48 47 49 6 arch/arm/kernel/setup.c:487 (set (reg:SI 157)
        (plus:SI (reg:SI 156 [ meminfo.nr_banks ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 156 [ meminfo.nr_banks ])
        (nil)))

(insn 49 48 50 6 arch/arm/kernel/setup.c:487 (set (mem/s/j/c:SI (reg/f:SI 140) [0 meminfo.nr_banks+0 S4 A32])
        (reg:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (nil))))

(insn 50 49 51 6 arch/arm/kernel/setup.c:488 (set (reg:SI 135 [ D.25554 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 51 50 52 7 75 "" [0 uses])

(note 52 51 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 57 52 63 7 arch/arm/kernel/setup.c:489 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.25554 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.25554 ])
        (nil)))

(insn 63 57 0 7 arch/arm/kernel/setup.c:489 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function early_mem (early_mem)[0:1395] (unlikely executed)



early_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={8d,8u} r1={7d,3u} r2={4d} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,2u} r25={1d,9u,1d} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={2d,1u} r134={1d,1u} r136={1d,2u} r139={1d,1u} r140={1d,2u} r141={1d,2u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 443{382d,60u,1e} in 29{26 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:496 (set (reg/v/f:SI 139 [ p ])
        (reg:SI 0 r0 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ p ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:507 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:507 (set (reg:SI 141 [ usermem ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 1028 [0x404])) [0 usermem+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1028 [0x404]))) [0 usermem+0 S4 A32])
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/setup.c:507 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141 [ usermem ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 9 8 10 2 arch/arm/kernel/setup.c:507 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  def 	 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 143 144
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 13 3 arch/arm/kernel/setup.c:508 (set (reg:SI 143)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/setup.c:508 (set (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 1028 [0x404])) [0 usermem+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 14 13 16 3 arch/arm/kernel/setup.c:509 (set (reg/f:SI 144)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 16 14 17 3 arch/arm/kernel/setup.c:509 (set (mem/s/j/c:SI (reg/f:SI 144) [0 meminfo.nr_banks+0 S4 A32])
        (reg:SI 141 [ usermem ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_DEAD (reg:SI 141 [ usermem ])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 136 146 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 136 146 147
;; live  kill	 14 [lr]

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 82 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/setup.c:513 (set (reg/f:SI 146)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 20 19 21 4 arch/arm/kernel/setup.c:513 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ p ])
        (nil)))

(insn 21 20 22 4 arch/arm/kernel/setup.c:513 (set (reg:SI 1 r1)
        (reg/f:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(call_insn 22 21 60 4 arch/arm/kernel/setup.c:513 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a82600 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 60 22 25 4 arch/arm/kernel/setup.c:513 (set (reg/v:SI 134 [ size ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 25 60 26 4 arch/arm/kernel/setup.c:514 (set (reg/f:SI 136 [ endp.353 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 endp+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 arch/arm/kernel/setup.c:514 (set (reg:SI 147)
        (zero_extend:SI (mem:QI (reg/f:SI 136 [ endp.353 ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 27 26 28 4 arch/arm/kernel/setup.c:514 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 64 [0x40]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(jump_insn 28 27 29 4 arch/arm/kernel/setup.c:514 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1990 [0x7c6])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136


;; Succ edge  6 [19.9%] 
;; Succ edge  5 [80.1%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 133
;; live  kill	

;; Pred edge  4 [80.1%]  (fallthru)
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 33 5 arch/arm/kernel/setup.c:512 (set (reg/v:SI 133 [ start ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136
;; live  gen 	 0 [r0] 1 [r1] 133 148
;; live  kill	 14 [lr]

;; Pred edge  4 [19.9%] 
(code_label 33 30 34 6 83 "" [1 uses])

(note 34 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 6 arch/arm/kernel/setup.c:515 (set (reg/f:SI 148)
        (plus:SI (reg/f:SI 136 [ endp.353 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 136 [ endp.353 ])
        (nil)))

(insn 36 35 37 6 arch/arm/kernel/setup.c:515 (set (reg:SI 0 r0)
        (reg/f:SI 148)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))

(insn 37 36 38 6 arch/arm/kernel/setup.c:515 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 38 37 62 6 arch/arm/kernel/setup.c:515 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memparse") [flags 0x41] <function_decl 0x10a82600 memparse>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 62 38 41 6 arch/arm/kernel/setup.c:515 (set (reg/v:SI 133 [ start ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 41 62 42 7 84 "" [0 uses])

(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 7 arch/arm/kernel/setup.c:517 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ start ])
        (nil)))

(insn 44 43 45 7 arch/arm/kernel/setup.c:517 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ size ])
        (nil)))

(call_insn 45 44 50 7 arch/arm/kernel/setup.c:517 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arm_add_memory") [flags 0x3] <function_decl 0x113ee680 arm_add_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 50 45 56 7 arch/arm/kernel/setup.c:520 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 56 50 0 7 arch/arm/kernel/setup.c:520 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function parse_tag_mem32 (parse_tag_mem32)[0:1399] (unlikely executed)



parse_tag_mem32

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp]
;;  ref usage 	r0={3d,3u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,2u} 
;;    total ref usage 144{129d,15u,0e} in 4{3 regular + 1 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:606 (set (reg/v/f:SI 135 [ tag ])
        (reg:SI 0 r0 [ tag ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tag ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:607 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tag ])
                (const_int 12 [0xc])) [0 <variable>.u.mem.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:607 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tag ])
                (const_int 8 [0x8])) [0 <variable>.u.mem.size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ tag ])
        (nil)))

(call_insn/j 8 7 0 2 arch/arm/kernel/setup.c:607 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("arm_add_memory") [flags 0x3] <function_decl 0x113ee680 arm_add_memory>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function cpu_init (cpu_init)[0:1391]



cpu_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,2u} r1={6d,2u} r2={4d} r3={4d} r11={1d,4u} r12={4d} r13={1d,8u,1d} r14={5d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,4u} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r134={1d,3u} r135={1d,1u} r136={1d,1u} r141={1d,1u} r142={1d,1u,1d} r143={1d,1u} 
;;    total ref usage 408{373d,33u,2e} in 16{13 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 arch/arm/kernel/setup.c:354 (set (reg:SI 136)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:354 (set (reg:SI 135)
        (and:SI (reg:SI 136)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_EQUAL (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (nil))))

(insn 8 7 9 2 arch/arm/kernel/setup.c:354 (set (reg/v:SI 134 [ cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 135)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ cpu ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 arch/arm/kernel/setup.c:357 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 arch/arm/kernel/setup.c:358 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11665200>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11665200>)
        (nil)))

(insn 14 13 15 3 arch/arm/kernel/setup.c:358 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ cpu ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ cpu ])
        (nil)))

(call_insn 15 14 18 3 arch/arm/kernel/setup.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 18 15 19 3 arch/arm/kernel/setup.c:359 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116eb800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x116eb800>)
        (nil)))

(insn 19 18 20 3 arch/arm/kernel/setup.c:359 (set (reg:SI 1 r1)
        (const_int 359 [0x167])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 359 [0x167])
        (nil)))

(call_insn 20 19 22 3 arch/arm/kernel/setup.c:359 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_NORETURN (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 141 142 143
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%] 
(code_label 22 20 23 4 91 "" [1 uses])

(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 24 23 26 4 arch/arm/kernel/setup.c:362 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_proc_init") [flags 0x41] <function_decl 0x112a3680 cpu_v7_proc_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 26 24 27 4 arch/arm/kernel/setup.c:377 (set (reg/f:SI 141)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 32 [0x20])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 32 [0x20])))
        (nil)))

(insn 27 26 28 4 arch/arm/kernel/setup.c:377 (set (reg:SI 142)
        (ashift:SI (reg/v:SI 134 [ cpu ])
            (const_int 6 [0x6]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 134 [ cpu ])
        (nil)))

(insn 28 27 29 4 arch/arm/kernel/setup.c:377 (set (reg:SI 143)
        (plus:SI (reg/f:SI 141)
            (reg:SI 142))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 142)
                    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 32 [0x20]))))
                (nil)))))

(insn 29 28 0 4 arch/arm/kernel/setup.c:377 (parallel [
            (asm_operands/v ("msr	cpsr_c, %1
	add	r14, %0, %2
	mov	sp, r14
	msr	cpsr_c, %3
	add	r14, %0, %4
	mov	sp, r14
	msr	cpsr_c, %5
	add	r14, %0, %6
	mov	sp, r14
	msr	cpsr_c, %7") ("") 0 [
                    (reg:SI 143)
                    (const_int 210 [0xd2])
                    (const_int 0 [0x0])
                    (const_int 215 [0xd7])
                    (const_int 12 [0xc])
                    (const_int 219 [0xdb])
                    (const_int 24 [0x18])
                    (const_int 211 [0xd3])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                    (asm_input:SI ("I") 0)
                ] 10446439)
            (clobber (reg:QI 14 lr))
        ]) -1 (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function early_print (early_print)[0:1389] (unlikely executed)



early_print

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={5d,2u} r1={5d,2u} r2={4d,1u} r3={4d,1u} r11={1d,2u} r12={3d} r13={1d,4u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,4u,2d} r26={1d,3u,2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} 
;;    total ref usage 284{254d,26u,4e} in 13{11 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 134 135 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/setup.c:317 (set (reg/v/f:SI 133 [ str ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 str+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUIV (mem/f/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 str+0 S4 A32])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/setup.c:322 (set (reg/f:SI 134)
        (plus:SI (reg/f:SI 26 afp)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 7 6 8 2 arch/arm/kernel/setup.c:322 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ap.__ap+0 S4 A32])
        (reg/f:SI 134)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/setup.c:323 (set (reg/f:SI 135)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -260 [0xfffffffffffffefc]))) 4 {*arm_addsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/setup.c:323 (set (reg:SI 0 r0)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -260 [0xfffffffffffffefc]))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/setup.c:323 (set (reg:SI 1 r1)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/setup.c:323 (set (reg:SI 2 r2)
        (reg/v/f:SI 133 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ str ])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:323 (set (reg:SI 3 r3)
        (reg/f:SI 134)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 26 afp)
                (const_int 8 [0x8]))
            (nil))))

(call_insn 13 12 14 2 arch/arm/kernel/setup.c:323 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("vsnprintf") [flags 0x41] <function_decl 0x5115ed80 vsnprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 16 2 arch/arm/kernel/setup.c:329 (set (reg/f:SI 136)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x116ed820>)) 167 {*arm_movsi_insn} (nil))

(insn 16 14 17 2 arch/arm/kernel/setup.c:329 (set (reg:SI 0 r0)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x116ed820>)
            (nil))))

(insn 17 16 18 2 arch/arm/kernel/setup.c:329 (set (reg:SI 1 r1)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -260 [0xfffffffffffffefc]))
            (nil))))

(call_insn 18 17 0 2 arch/arm/kernel/setup.c:329 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function dump_machine_table (dump_machine_table)[0:1393] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 6, 7
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 2 ( 0.25)


starting region dump


dump_machine_table

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 41
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={2d,4u,1d} r138={1d,1u} 
;;    total ref usage 413{370d,42u,1e} in 13{10 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	


( 7 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

( 6 )->[7]->( 6 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


dump_machine_table

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 41
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={2d,4u,1d} r138={1d,1u} 
;;    total ref usage 413{370d,42u,1e} in 13{10 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/setup.c:452 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/setup.c:452 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 22 2 arch/arm/kernel/setup.c:453 (set (reg/v/f:SI 135 [ p ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 9
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%] 
(code_label 22 10 13 3 101 "" [1 uses])

(note 13 22 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 13 16 3 arch/arm/kernel/setup.c:454 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x116f3f30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x116f3f30>)
        (nil)))

(insn 16 15 17 3 arch/arm/kernel/setup.c:454 (set (reg:SI 1 r1)
        (mem/s/j:SI (reg/v/f:SI 135 [ p ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/setup.c:454 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ p ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/setup.c:454 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 18 20 3 arch/arm/kernel/setup.c:453 discrim 2 (set (reg/v/f:SI 135 [ p ])
        (plus:SI (reg/v/f:SI 135 [ p ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 16
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 17
;;      reg 135 { }
;;   UD chains for insn luid 3 uid 18
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 19
;;      reg 135 { }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 20 19 21 4 100 "" [0 uses])

(note 21 20 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg/f:SI 138)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ p ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ p ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 25 24 26 4 arch/arm/kernel/setup.c:453 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 24
;;      reg 135 { }
;;      reg 138 { }
;;   eq_note reg 135 { }
;;   UD chains for insn luid 2 uid 25
;;      reg 24 { }


;; Succ edge  3 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%]  (fallthru,loop_exit)
(note 26 25 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 26 29 5 arch/arm/kernel/setup.c:456 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)
        (nil)))

(call_insn 29 28 31 5 arch/arm/kernel/setup.c:456 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 29
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 7 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 31 29 30 6 102 "" [0 uses])

(note 30 31 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(note 41 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  6 [100.0%]  (fallthru)

*****ending processing of loop  ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 3 ( 0.38)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 8 count 4 (  0.5)


starting region dump


dump_machine_table

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 41
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={2d,4u,1d} r138={1d,1u} 
;;    total ref usage 413{370d,42u,1e} in 13{10 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,2] 1[2,2] 2[4,2] 3[6,1] 12[7,1] 14[8,1] 15[9,1] 16[10,1] 17[11,1] 18[12,1] 19[13,1] 20[14,1] 21[15,1] 22[16,1] 23[17,1] 24[18,2] 27[20,1] 28[21,1] 29[22,1] 30[23,1] 31[24,1] 32[25,1] 33[26,1] 34[27,1] 35[28,1] 36[29,1] 37[30,1] 38[31,1] 39[32,1] 40[33,1] 41[34,1] 42[35,1] 43[36,1] 44[37,1] 45[38,1] 46[39,1] 47[40,1] 48[41,1] 49[42,1] 50[43,1] 51[44,1] 52[45,1] 53[46,1] 54[47,1] 55[48,1] 56[49,1] 57[50,1] 58[51,1] 59[52,1] 60[53,1] 61[54,1] 62[55,1] 63[56,1] 64[57,1] 65[58,1] 66[59,1] 67[60,1] 68[61,1] 69[62,1] 70[63,1] 71[64,1] 72[65,1] 73[66,1] 74[67,1] 75[68,1] 76[69,1] 77[70,1] 78[71,1] 79[72,1] 80[73,1] 81[74,1] 82[75,1] 83[76,1] 84[77,1] 85[78,1] 86[79,1] 87[80,1] 88[81,1] 89[82,1] 90[83,1] 91[84,1] 92[85,1] 93[86,1] 94[87,1] 95[88,1] 96[89,1] 97[90,1] 98[91,1] 99[92,1] 100[93,1] 101[94,1] 102[95,1] 103[96,1] 104[97,1] 105[98,1] 106[99,1] 107[100,1] 108[101,1] 109[102,1] 110[103,1] 111[104,1] 112[105,1] 113[106,1] 114[107,1] 115[108,1] 116[109,1] 117[110,1] 118[111,1] 119[112,1] 120[113,1] 121[114,1] 122[115,1] 123[116,1] 124[117,1] 125[118,1] 126[119,1] 127[120,1] 135[121,1] 138[122,1] 

( 4 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135
;; live  kill	 14 [lr]
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(1)
121
;; rd  kill	(2)
8, 121
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 16
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 17
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 3 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 15) }
;;      reg 1 { d2(bb 3 insn 16) }
;;      reg 2 { d4(bb 3 insn 17) }
;;   UD chains for insn luid 4 uid 19
;;      reg 135 { d121(bb 3 insn 19) }

( 2 3 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 135
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(2)
19, 122
;; rd  kill	(3)
18, 19, 122
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 24
;;      reg 135 { d121(bb 3 insn 19) }
;;      reg 138 { d122(bb 4 insn 23) }
;;   eq_note reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 25
;;      reg 24 { d19(bb 4 insn 24) }

*****starting processing of loop  ******


dump_machine_table

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 41
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={2d,4u,1d} r138={1d,1u} 
;;    total ref usage 413{370d,42u,1e} in 13{10 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,2] 1[2,2] 2[4,2] 3[6,1] 12[7,1] 14[8,1] 15[9,1] 16[10,1] 17[11,1] 18[12,1] 19[13,1] 20[14,1] 21[15,1] 22[16,1] 23[17,1] 24[18,2] 27[20,1] 28[21,1] 29[22,1] 30[23,1] 31[24,1] 32[25,1] 33[26,1] 34[27,1] 35[28,1] 36[29,1] 37[30,1] 38[31,1] 39[32,1] 40[33,1] 41[34,1] 42[35,1] 43[36,1] 44[37,1] 45[38,1] 46[39,1] 47[40,1] 48[41,1] 49[42,1] 50[43,1] 51[44,1] 52[45,1] 53[46,1] 54[47,1] 55[48,1] 56[49,1] 57[50,1] 58[51,1] 59[52,1] 60[53,1] 61[54,1] 62[55,1] 63[56,1] 64[57,1] 65[58,1] 66[59,1] 67[60,1] 68[61,1] 69[62,1] 70[63,1] 71[64,1] 72[65,1] 73[66,1] 74[67,1] 75[68,1] 76[69,1] 77[70,1] 78[71,1] 79[72,1] 80[73,1] 81[74,1] 82[75,1] 83[76,1] 84[77,1] 85[78,1] 86[79,1] 87[80,1] 88[81,1] 89[82,1] 90[83,1] 91[84,1] 92[85,1] 93[86,1] 94[87,1] 95[88,1] 96[89,1] 97[90,1] 98[91,1] 99[92,1] 100[93,1] 101[94,1] 102[95,1] 103[96,1] 104[97,1] 105[98,1] 106[99,1] 107[100,1] 108[101,1] 109[102,1] 110[103,1] 111[104,1] 112[105,1] 113[106,1] 114[107,1] 115[108,1] 116[109,1] 117[110,1] 118[111,1] 119[112,1] 120[113,1] 121[114,1] 122[115,1] 123[116,1] 124[117,1] 125[118,1] 126[119,1] 127[120,1] 135[121,1] 138[122,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/setup.c:452 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/setup.c:452 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 22 2 arch/arm/kernel/setup.c:453 (set (reg/v/f:SI 135 [ p ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 9
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135
;; live  kill	 14 [lr]
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(1)
121
;; rd  kill	(2)
8, 121

;; Pred edge  4 [0.0%] 
(code_label 22 10 13 3 101 "" [1 uses])

(note 13 22 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 13 16 3 arch/arm/kernel/setup.c:454 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x116f3f30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x116f3f30>)
        (nil)))

(insn 16 15 17 3 arch/arm/kernel/setup.c:454 (set (reg:SI 1 r1)
        (mem/s/j:SI (reg/v/f:SI 135 [ p ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/setup.c:454 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ p ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/setup.c:454 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 18 20 3 arch/arm/kernel/setup.c:453 discrim 2 (set (reg/v/f:SI 135 [ p ])
        (plus:SI (reg/v/f:SI 135 [ p ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 16
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 17
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 3 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 3 insn 15) }
;;      reg 1 { d2(bb 3 insn 16) }
;;      reg 2 { d4(bb 3 insn 17) }
;;   UD chains for insn luid 4 uid 19
;;      reg 135 { d121(bb 3 insn 19) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 135
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(2)
19, 122
;; rd  kill	(3)
18, 19, 122

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 20 19 21 4 100 "" [0 uses])

(note 21 20 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg/f:SI 138)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ p ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ p ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 25 24 26 4 arch/arm/kernel/setup.c:453 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 24
;;      reg 135 { d121(bb 3 insn 19) }
;;      reg 138 { d122(bb 4 insn 23) }
;;   eq_note reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 25
;;      reg 24 { d19(bb 4 insn 24) }


;; Succ edge  3 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%]  (fallthru,loop_exit)
(note 26 25 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 26 29 5 arch/arm/kernel/setup.c:456 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)
        (nil)))

(call_insn 29 28 31 5 arch/arm/kernel/setup.c:456 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 29
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 7 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 31 29 30 6 102 "" [0 uses])

(note 30 31 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(note 41 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  6 [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 23 is invariant (0), cost 24, depends on 
Set in insn 15 is invariant (1), cost 8, depends on 
Decided to move invariant 0
Decided to move invariant 1
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 23.
deferring rescan insn with uid = 42.
changing bb of uid 23
  from 4 to 2
deferring rescan insn with uid = 24.
deferring rescan insn with uid = 15.
deferring rescan insn with uid = 15.
deferring rescan insn with uid = 43.
changing bb of uid 15
  from 3 to 2


dump_machine_table

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 41
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,3u} r1={5d,1u} r2={5d,1u} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={4d,1u} r25={1d,7u} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r135={2d,4u,1d} r138={1d,1u} 
;;    total ref usage 413{370d,42u,1e} in 15{12 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,2] 1[2,2] 2[4,2] 3[6,1] 12[7,1] 14[8,1] 15[9,1] 16[10,1] 17[11,1] 18[12,1] 19[13,1] 20[14,1] 21[15,1] 22[16,1] 23[17,1] 24[18,2] 27[20,1] 28[21,1] 29[22,1] 30[23,1] 31[24,1] 32[25,1] 33[26,1] 34[27,1] 35[28,1] 36[29,1] 37[30,1] 38[31,1] 39[32,1] 40[33,1] 41[34,1] 42[35,1] 43[36,1] 44[37,1] 45[38,1] 46[39,1] 47[40,1] 48[41,1] 49[42,1] 50[43,1] 51[44,1] 52[45,1] 53[46,1] 54[47,1] 55[48,1] 56[49,1] 57[50,1] 58[51,1] 59[52,1] 60[53,1] 61[54,1] 62[55,1] 63[56,1] 64[57,1] 65[58,1] 66[59,1] 67[60,1] 68[61,1] 69[62,1] 70[63,1] 71[64,1] 72[65,1] 73[66,1] 74[67,1] 75[68,1] 76[69,1] 77[70,1] 78[71,1] 79[72,1] 80[73,1] 81[74,1] 82[75,1] 83[76,1] 84[77,1] 85[78,1] 86[79,1] 87[80,1] 88[81,1] 89[82,1] 90[83,1] 91[84,1] 92[85,1] 93[86,1] 94[87,1] 95[88,1] 96[89,1] 97[90,1] 98[91,1] 99[92,1] 100[93,1] 101[94,1] 102[95,1] 103[96,1] 104[97,1] 105[98,1] 106[99,1] 107[100,1] 108[101,1] 109[102,1] 110[103,1] 111[104,1] 112[105,1] 113[106,1] 114[107,1] 115[108,1] 116[109,1] 117[110,1] 118[111,1] 119[112,1] 120[113,1] 121[114,1] 122[115,1] 123[116,1] 124[117,1] 125[118,1] 126[119,1] 127[120,1] 135[121,1] 138[122,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/setup.c:452 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11679b40>)
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/setup.c:452 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 23 2 arch/arm/kernel/setup.c:453 (set (reg/v/f:SI 135 [ p ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 23 10 15 2 arch/arm/kernel/setup.c:453 discrim 1 (set (reg/f:SI 140)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 15 23 22 2 arch/arm/kernel/setup.c:454 (set (reg:SI 141)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x116f3f30>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 9
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135
;; live  kill	 14 [lr]
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(1)
121
;; rd  kill	(2)
8, 121

;; Pred edge  4 [0.0%] 
(code_label 22 15 13 3 101 "" [1 uses])

(note 13 22 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 13 16 3 arch/arm/kernel/setup.c:454 (set (reg:SI 0 r0)
        (reg:SI 141)) -1 (nil))

(insn 16 43 17 3 arch/arm/kernel/setup.c:454 (set (reg:SI 1 r1)
        (mem/s/j:SI (reg/v/f:SI 135 [ p ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/setup.c:454 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ p ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 arch/arm/kernel/setup.c:454 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 18 20 3 arch/arm/kernel/setup.c:453 discrim 2 (set (reg/v/f:SI 135 [ p ])
        (plus:SI (reg/v/f:SI 135 [ p ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 16
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 17
;;      reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 3 uid 18
;;      reg 13 { }
;;      reg 0 { d0(bb 2 insn 15) }
;;      reg 1 { d2(bb 3 insn 16) }
;;      reg 2 { d4(bb 3 insn 17) }
;;   UD chains for insn luid 4 uid 19
;;      reg 135 { d121(bb 3 insn 19) }


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 135
;; live  gen 	 24 [cc] 138
;; live  kill	
;; rd  in  	(3)
19, 121, 122
;; rd  gen 	(2)
19, 122
;; rd  kill	(3)
18, 19, 122

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 20 19 21 4 100 "" [0 uses])

(note 21 20 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 21 24 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg/f:SI 138)
        (reg/f:SI 140)) -1 (nil))

(insn 24 42 25 4 arch/arm/kernel/setup.c:453 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ p ])
            (reg/f:SI 140))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ p ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 25 24 26 4 arch/arm/kernel/setup.c:453 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(3)
19, 121, 122
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 24
;;      reg 135 { d121(bb 3 insn 19) }
;;      reg 138 { d122(bb 2 insn 23) }
;;   eq_note reg 135 { d121(bb 3 insn 19) }
;;   UD chains for insn luid 2 uid 25
;;      reg 24 { d19(bb 4 insn 24) }


;; Succ edge  3 [0.0%] 
;; Succ edge  5 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%]  (fallthru,loop_exit)
(note 26 25 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 26 29 5 arch/arm/kernel/setup.c:456 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11679b90>)
        (nil)))

(call_insn 29 28 31 5 arch/arm/kernel/setup.c:456 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 29
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 7 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 31 29 30 6 102 "" [0 uses])

(note 30 31 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(note 41 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  6 [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 43.
deleting insn with uid = 43.
ending the processing of deferred insns

;; Function setup_arch (setup_arch)[0:1410] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 81
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 2 (0.024)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 2 (0.024)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 2 (0.024)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r333={1d,2u} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d,2u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} 
;;    total ref usage 5111{4303d,793u,15e} in 407{373 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	


( 81 3 )->[4]->( 81 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

( 4 )->[81]->( 4 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r333={1d,2u} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d,2u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} 
;;    total ref usage 5111{4303d,793u,15e} in 407{373 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;; rd  out 	(0)

;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 261
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { }
;;      reg 261 { }
;;   eq_note reg 166 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 378 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 360 363 43 137 "" [1 uses])

(note 363 378 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 274))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { }
;;      reg 275 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 369 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 369 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 276 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 24 [cc] 279 280
;; live  kill	

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { }
;;      reg 280 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 282
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 24 [cc] 282
;; live  kill	

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 401 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 401 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 402 401 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 282))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { }
;;      reg 282 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 694 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 413 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 147
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 418 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 418 417 422 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 418 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 564 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 492 495 57 147 "" [1 uses])

(note 495 564 496 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 496 495 497 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 498 497 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 502 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 502 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 503 502 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 319)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 517 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 517 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 518 517 520 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 331)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 520 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 521 520 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 523 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 523 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 524 523 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 333)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 333
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 319 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 331 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 333 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 333
;; lr  def 	 24 [cc] 337 338
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 333)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 333 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 538 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 538 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))
        (nil)))

(call_insn 539 538 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 542 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 542 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 543 542 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 341)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 341
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 341 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 341
;; lr  def 	 24 [cc] 345 346
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 341)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 341 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 557 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 557 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))
        (nil)))

(call_insn 558 557 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 565 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 565 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 567 565 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 349)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 349)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 349 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 349 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 668 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 668 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)
        (nil)))

(insn 669 668 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 57, 58, 59, 60, 61, 62, 63, 64
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 13 ( 0.16)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 22 ( 0.27)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 22 ( 0.27)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 512, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r333={1d,2u} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d,2u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} 
;;    total ref usage 5111{4303d,793u,15e} in 407{373 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481
0[0,8] 1[8,8] 2[16,5] 3[21,4] 12[25,4] 14[29,4] 15[33,4] 16[37,4] 17[41,4] 18[45,4] 19[49,4] 20[53,4] 21[57,4] 22[61,4] 23[65,4] 24[69,9] 27[78,4] 28[82,4] 29[86,4] 30[90,4] 31[94,4] 32[98,4] 33[102,4] 34[106,4] 35[110,4] 36[114,4] 37[118,4] 38[122,4] 39[126,4] 40[130,4] 41[134,4] 42[138,4] 43[142,4] 44[146,4] 45[150,4] 46[154,4] 47[158,4] 48[162,4] 49[166,4] 50[170,4] 51[174,4] 52[178,4] 53[182,4] 54[186,4] 55[190,4] 56[194,4] 57[198,4] 58[202,4] 59[206,4] 60[210,4] 61[214,4] 62[218,4] 63[222,4] 64[226,4] 65[230,4] 66[234,4] 67[238,4] 68[242,4] 69[246,4] 70[250,4] 71[254,4] 72[258,4] 73[262,4] 74[266,4] 75[270,4] 76[274,4] 77[278,4] 78[282,4] 79[286,4] 80[290,4] 81[294,4] 82[298,4] 83[302,4] 84[306,4] 85[310,4] 86[314,4] 87[318,4] 88[322,4] 89[326,4] 90[330,4] 91[334,4] 92[338,4] 93[342,4] 94[346,4] 95[350,4] 96[354,4] 97[358,4] 98[362,4] 99[366,4] 100[370,4] 101[374,4] 102[378,4] 103[382,4] 104[386,4] 105[390,4] 106[394,4] 107[398,4] 108[402,4] 109[406,4] 110[410,4] 111[414,4] 112[418,4] 113[422,4] 114[426,4] 115[430,4] 116[434,4] 117[438,4] 118[442,4] 119[446,4] 120[450,4] 121[454,4] 122[458,4] 123[462,4] 124[466,4] 125[470,4] 126[474,4] 127[478,4] 140[482,1] 141[483,1] 319[484,1] 320[485,1] 321[486,1] 322[487,1] 323[488,1] 324[489,1] 325[490,1] 326[491,1] 327[492,1] 328[493,1] 329[494,1] 330[495,1] 331[496,1] 333[497,1] 334[498,1] 335[499,1] 337[500,1] 338[501,1] 341[502,1] 342[503,1] 343[504,1] 345[505,1] 346[506,1] 349[507,1] 351[508,1] 352[509,1] 353[510,1] 354[511,1] 

( 64 )->[57]->( 58 60 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]
;; rd  in  	(34)
3, 5, 7, 77, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(19)
3, 71, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499
;; rd  kill	(38)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32, 69, 70, 71, 72, 73, 74, 75, 76, 77, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;; rd  out 	(32)
3, 71, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { d0(bb 57 insn 496) }
;;      reg 1 { d8(bb 57 insn 497) }
;;      reg 2 { d16(bb 57 insn 498) }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { d1(bb 57 insn 499) }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 319 { d484(bb 57 insn 502) }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { d486(bb 57 insn 504) }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { d487(bb 57 insn 505) }
;;   eq_note reg 321 { d486(bb 57 insn 504) }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { d485(bb 57 insn 506) }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { d488(bb 57 insn 507) }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 324 { d489(bb 57 insn 508) }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { d491(bb 57 insn 510) }
;;      reg 327 { d492(bb 57 insn 511) }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { d490(bb 57 insn 512) }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { d493(bb 57 insn 513) }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { d494(bb 57 insn 514) }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 330 { d495(bb 57 insn 515) }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 331 { d496(bb 57 insn 517) }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { d2(bb 57 insn 520) }
;;      reg 1 { d10(bb 57 insn 521) }
;;   UD chains for insn luid 26 uid 524
;;      reg 333 { d497(bb 57 insn 523) }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { d498(bb 57 insn 524) }
;;      reg 335 { d499(bb 57 insn 525) }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { d71(bb 57 insn 526) }

( 57 )->[58]->( 59 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 333
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	
;; rd  in  	(32)
3, 71, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(3)
72, 500, 501
;; rd  kill	(11)
69, 70, 71, 72, 73, 74, 75, 76, 77, 500, 501
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(32)
3, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 333 { d497(bb 57 insn 523) }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { d500(bb 58 insn 530) }
;;      reg 338 { d501(bb 58 insn 531) }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { d72(bb 58 insn 532) }

( 58 )->[59]->( 60 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(32)
3, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
5
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(32)
5, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { d4(bb 59 insn 537) }
;;      reg 1 { d12(bb 59 insn 538) }

( 57 58 59 )->[60]->( 61 63 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	
;; rd  in  	(34)
3, 5, 71, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(4)
74, 502, 503, 504
;; rd  kill	(12)
69, 70, 71, 72, 73, 74, 75, 76, 77, 502, 503, 504
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;; rd  out 	(33)
3, 5, 74, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 341 { d502(bb 60 insn 542) }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { d503(bb 60 insn 543) }
;;      reg 343 { d504(bb 60 insn 544) }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { d74(bb 60 insn 545) }

( 60 )->[61]->( 62 63 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 341
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	
;; rd  in  	(33)
3, 5, 74, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(3)
75, 505, 506
;; rd  kill	(11)
69, 70, 71, 72, 73, 74, 75, 76, 77, 505, 506
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(33)
3, 5, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 341 { d502(bb 60 insn 542) }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { d505(bb 61 insn 549) }
;;      reg 346 { d506(bb 61 insn 550) }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { d75(bb 61 insn 551) }

( 61 )->[62]->( 63 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(33)
3, 5, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
7
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(32)
7, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { d6(bb 62 insn 556) }
;;      reg 1 { d14(bb 62 insn 557) }

( 60 61 62 )->[63]->( 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	
;; rd  in  	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
482
;; rd  kill	(1)
482
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { d482(bb 63 insn 561) }

( 56 63 )->[64]->( 57 65 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	
;; rd  in  	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(6)
77, 507, 508, 509, 510, 511
;; rd  kill	(14)
69, 70, 71, 72, 73, 74, 75, 76, 77, 507, 508, 509, 510, 511
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(34)
3, 5, 7, 77, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 349 { d507(bb 64 insn 565) }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { d509(bb 64 insn 567) }
;;   UD chains for insn luid 3 uid 569
;;      reg 349 { d507(bb 64 insn 565) }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { d508(bb 64 insn 568) }
;;      reg 354 { d511(bb 64 insn 569) }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { d482(bb 63 insn 561) }
;;      reg 353 { d510(bb 64 insn 570) }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { d77(bb 64 insn 571) }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 512, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r333={1d,2u} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d,2u} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d,2u} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} 
;;    total ref usage 5111{4303d,793u,15e} in 407{373 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481
0[0,8] 1[8,8] 2[16,5] 3[21,4] 12[25,4] 14[29,4] 15[33,4] 16[37,4] 17[41,4] 18[45,4] 19[49,4] 20[53,4] 21[57,4] 22[61,4] 23[65,4] 24[69,9] 27[78,4] 28[82,4] 29[86,4] 30[90,4] 31[94,4] 32[98,4] 33[102,4] 34[106,4] 35[110,4] 36[114,4] 37[118,4] 38[122,4] 39[126,4] 40[130,4] 41[134,4] 42[138,4] 43[142,4] 44[146,4] 45[150,4] 46[154,4] 47[158,4] 48[162,4] 49[166,4] 50[170,4] 51[174,4] 52[178,4] 53[182,4] 54[186,4] 55[190,4] 56[194,4] 57[198,4] 58[202,4] 59[206,4] 60[210,4] 61[214,4] 62[218,4] 63[222,4] 64[226,4] 65[230,4] 66[234,4] 67[238,4] 68[242,4] 69[246,4] 70[250,4] 71[254,4] 72[258,4] 73[262,4] 74[266,4] 75[270,4] 76[274,4] 77[278,4] 78[282,4] 79[286,4] 80[290,4] 81[294,4] 82[298,4] 83[302,4] 84[306,4] 85[310,4] 86[314,4] 87[318,4] 88[322,4] 89[326,4] 90[330,4] 91[334,4] 92[338,4] 93[342,4] 94[346,4] 95[350,4] 96[354,4] 97[358,4] 98[362,4] 99[366,4] 100[370,4] 101[374,4] 102[378,4] 103[382,4] 104[386,4] 105[390,4] 106[394,4] 107[398,4] 108[402,4] 109[406,4] 110[410,4] 111[414,4] 112[418,4] 113[422,4] 114[426,4] 115[430,4] 116[434,4] 117[438,4] 118[442,4] 119[446,4] 120[450,4] 121[454,4] 122[458,4] 123[462,4] 124[466,4] 125[470,4] 126[474,4] 127[478,4] 140[482,1] 141[483,1] 319[484,1] 320[485,1] 321[486,1] 322[487,1] 323[488,1] 324[489,1] 325[490,1] 326[491,1] 327[492,1] 328[493,1] 329[494,1] 330[495,1] 331[496,1] 333[497,1] 334[498,1] 335[499,1] 337[500,1] 338[501,1] 341[502,1] 342[503,1] 343[504,1] 345[505,1] 346[506,1] 349[507,1] 351[508,1] 352[509,1] 353[510,1] 354[511,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 261
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { }
;;      reg 261 { }
;;   eq_note reg 166 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 378 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 360 363 43 137 "" [1 uses])

(note 363 378 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 274))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { }
;;      reg 275 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 369 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 369 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 276 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 24 [cc] 279 280
;; live  kill	

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { }
;;      reg 280 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 282
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 24 [cc] 282
;; live  kill	

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 401 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 401 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 402 401 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 282))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { }
;;      reg 282 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 694 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 413 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 147
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 418 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 418 417 422 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 418 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 564 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]
;; rd  in  	(34)
3, 5, 7, 77, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(19)
3, 71, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499
;; rd  kill	(38)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32, 69, 70, 71, 72, 73, 74, 75, 76, 77, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499

;; Pred edge  64 [91.0%] 
(code_label 564 492 495 57 147 "" [1 uses])

(note 495 564 496 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 496 495 497 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 498 497 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 502 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 502 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 503 502 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 319)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 517 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 517 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 518 517 520 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 331)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 520 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 521 520 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 523 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 523 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 524 523 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 333)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;; rd  out 	(32)
3, 71, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { d0(bb 57 insn 496) }
;;      reg 1 { d8(bb 57 insn 497) }
;;      reg 2 { d16(bb 57 insn 498) }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { d1(bb 57 insn 499) }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 319 { d484(bb 57 insn 502) }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { d486(bb 57 insn 504) }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { d487(bb 57 insn 505) }
;;   eq_note reg 321 { d486(bb 57 insn 504) }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { d485(bb 57 insn 506) }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { d488(bb 57 insn 507) }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 324 { d489(bb 57 insn 508) }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { d482(bb 63 insn 561) }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { d491(bb 57 insn 510) }
;;      reg 327 { d492(bb 57 insn 511) }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { d490(bb 57 insn 512) }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { d493(bb 57 insn 513) }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { d494(bb 57 insn 514) }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 330 { d495(bb 57 insn 515) }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { d483(bb 57 insn 500) }
;;      reg 331 { d496(bb 57 insn 517) }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { d2(bb 57 insn 520) }
;;      reg 1 { d10(bb 57 insn 521) }
;;   UD chains for insn luid 26 uid 524
;;      reg 333 { d497(bb 57 insn 523) }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { d498(bb 57 insn 524) }
;;      reg 335 { d499(bb 57 insn 525) }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { d71(bb 57 insn 526) }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 333
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	
;; rd  in  	(32)
3, 71, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(3)
72, 500, 501
;; rd  kill	(11)
69, 70, 71, 72, 73, 74, 75, 76, 77, 500, 501

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 333)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(32)
3, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 333 { d497(bb 57 insn 523) }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { d500(bb 58 insn 530) }
;;      reg 338 { d501(bb 58 insn 531) }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { d72(bb 58 insn 532) }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(32)
3, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
5
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 538 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 538 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))
        (nil)))

(call_insn 539 538 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(32)
5, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { d4(bb 59 insn 537) }
;;      reg 1 { d12(bb 59 insn 538) }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	
;; rd  in  	(34)
3, 5, 71, 72, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(4)
74, 502, 503, 504
;; rd  kill	(12)
69, 70, 71, 72, 73, 74, 75, 76, 77, 502, 503, 504

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 542 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 542 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 543 542 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 341)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;; rd  out 	(33)
3, 5, 74, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 341 { d502(bb 60 insn 542) }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { d503(bb 60 insn 543) }
;;      reg 343 { d504(bb 60 insn 544) }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { d74(bb 60 insn 545) }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 341
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	
;; rd  in  	(33)
3, 5, 74, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(3)
75, 505, 506
;; rd  kill	(11)
69, 70, 71, 72, 73, 74, 75, 76, 77, 505, 506

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 341)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;; rd  out 	(33)
3, 5, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 341 { d502(bb 60 insn 542) }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { d505(bb 61 insn 549) }
;;      reg 346 { d506(bb 61 insn 550) }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { d75(bb 61 insn 551) }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(33)
3, 5, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
7
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 29, 30, 31, 32

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 557 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 557 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))
        (nil)))

(call_insn 558 557 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(32)
7, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { d483(bb 57 insn 500) }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { d6(bb 62 insn 556) }
;;      reg 1 { d14(bb 62 insn 557) }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	
;; rd  in  	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(1)
482
;; rd  kill	(1)
482

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { d482(bb 63 insn 561) }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	
;; rd  in  	(35)
3, 5, 7, 74, 75, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;; rd  gen 	(6)
77, 507, 508, 509, 510, 511
;; rd  kill	(14)
69, 70, 71, 72, 73, 74, 75, 76, 77, 507, 508, 509, 510, 511

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 565 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 565 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 567 565 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 349)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 349)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;; rd  out 	(34)
3, 5, 7, 77, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 349 { d507(bb 64 insn 565) }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { d509(bb 64 insn 567) }
;;   UD chains for insn luid 3 uid 569
;;      reg 349 { d507(bb 64 insn 565) }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { d508(bb 64 insn 568) }
;;      reg 354 { d511(bb 64 insn 569) }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { d482(bb 63 insn 561) }
;;      reg 353 { d510(bb 64 insn 570) }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { d77(bb 64 insn 571) }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 668 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 668 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)
        (nil)))

(insn 669 668 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 565 is invariant (0), cost 24, depends on 
Set in insn 496 is invariant (1), cost 4, depends on 
Set in insn 497 is invariant (2), cost 4, depends on 
Set in insn 498 is invariant (3), cost 4, depends on 
Set in insn 502 is invariant (4), cost 24, depends on 
Set in insn 517 is invariant (5), cost 24, depends on 
Set in insn 520 is invariant (6), cost 8, depends on 
Set in insn 523 is invariant (7), cost 24, depends on 
Set in insn 538 is invariant (8), cost 8, depends on 
Set in insn 542 is invariant (9), cost 24, depends on 
Set in insn 557 is invariant (10), cost 8, depends on 
Invariant 9 is equivalent to invariant 7.
Decided to move invariant 0
Decided to move invariant 4
Decided to move invariant 5
Decided to move invariant 7
Decided to move invariant 6
Decided to move invariant 8
Decided to move invariant 10
Decided to move invariant 1
Decided to move invariant 2
deferring rescan insn with uid = 565.
deferring rescan insn with uid = 565.
deferring rescan insn with uid = 696.
changing bb of uid 565
  from 64 to 56
deferring rescan insn with uid = 569.
deferring rescan insn with uid = 567.
deferring rescan insn with uid = 496.
deferring rescan insn with uid = 496.
deferring rescan insn with uid = 697.
changing bb of uid 496
  from 57 to 56
deferring rescan insn with uid = 497.
deferring rescan insn with uid = 497.
deferring rescan insn with uid = 698.
changing bb of uid 497
  from 57 to 56
deferring rescan insn with uid = 502.
deferring rescan insn with uid = 502.
deferring rescan insn with uid = 699.
changing bb of uid 502
  from 57 to 56
deferring rescan insn with uid = 503.
deferring rescan insn with uid = 517.
deferring rescan insn with uid = 517.
deferring rescan insn with uid = 700.
changing bb of uid 517
  from 57 to 56
deferring rescan insn with uid = 518.
deferring rescan insn with uid = 520.
deferring rescan insn with uid = 520.
deferring rescan insn with uid = 701.
changing bb of uid 520
  from 57 to 56
deferring rescan insn with uid = 523.
deferring rescan insn with uid = 523.
deferring rescan insn with uid = 702.
changing bb of uid 523
  from 57 to 56
deferring rescan insn with uid = 530.
deferring rescan insn with uid = 524.
deferring rescan insn with uid = 538.
deferring rescan insn with uid = 538.
deferring rescan insn with uid = 703.
changing bb of uid 538
  from 59 to 56
deferring rescan insn with uid = 704.
deferring deletion of insn with uid = 542.
deferring rescan insn with uid = 549.
deferring rescan insn with uid = 543.
deferring rescan insn with uid = 557.
deferring rescan insn with uid = 557.
deferring rescan insn with uid = 705.
changing bb of uid 557
  from 62 to 56
starting the processing of deferred insns
deleting insn with uid = 542.
rescanning insn with uid = 496.
deleting insn with uid = 496.
rescanning insn with uid = 497.
deleting insn with uid = 497.
rescanning insn with uid = 502.
deleting insn with uid = 502.
rescanning insn with uid = 503.
deleting insn with uid = 503.
rescanning insn with uid = 517.
deleting insn with uid = 517.
rescanning insn with uid = 518.
deleting insn with uid = 518.
rescanning insn with uid = 520.
deleting insn with uid = 520.
rescanning insn with uid = 523.
deleting insn with uid = 523.
rescanning insn with uid = 524.
deleting insn with uid = 524.
rescanning insn with uid = 530.
deleting insn with uid = 530.
rescanning insn with uid = 538.
deleting insn with uid = 538.
rescanning insn with uid = 543.
deleting insn with uid = 543.
rescanning insn with uid = 549.
deleting insn with uid = 549.
rescanning insn with uid = 557.
deleting insn with uid = 557.
rescanning insn with uid = 565.
deleting insn with uid = 565.
rescanning insn with uid = 567.
deleting insn with uid = 567.
rescanning insn with uid = 569.
deleting insn with uid = 569.
rescanning insn with uid = 696.
deleting insn with uid = 696.
rescanning insn with uid = 697.
deleting insn with uid = 697.
rescanning insn with uid = 698.
deleting insn with uid = 698.
rescanning insn with uid = 699.
deleting insn with uid = 699.
rescanning insn with uid = 700.
deleting insn with uid = 700.
rescanning insn with uid = 701.
deleting insn with uid = 701.
rescanning insn with uid = 702.
deleting insn with uid = 702.
rescanning insn with uid = 703.
deleting insn with uid = 703.
rescanning insn with uid = 704.
deleting insn with uid = 704.
rescanning insn with uid = 705.
deleting insn with uid = 705.
ending the processing of deferred insns
setting blocks to analyze 47, 49, 50
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 5 (0.061)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 5 (0.061)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 7 (0.085)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 6, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} 
;;    total ref usage 5130{4312d,803u,15e} in 416{382 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 147[2,1] 279[3,1] 280[4,1] 282[5,1] 

( 50 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 147
;; live  gen 	 24 [cc] 279 280
;; live  kill	
;; rd  in  	(5)
1, 2, 3, 4, 5
;; rd  gen 	(3)
0, 3, 4
;; rd  kill	(4)
0, 1, 3, 4
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
0, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { d2(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { d3(bb 47 insn 386) }
;;      reg 280 { d4(bb 47 insn 387) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d0(bb 47 insn 388) }

( 47 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 147
;; live  gen 	 147
;; live  kill	
;; rd  in  	(5)
0, 2, 3, 4, 5
;; rd  gen 	(1)
2
;; rd  kill	(1)
2
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
0, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { d2(bb 49 insn 398) }

( 53 49 )->[50]->( 47 78 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 282
;; live  in  	 147
;; live  gen 	 24 [cc] 282
;; live  kill	
;; rd  in  	(5)
0, 2, 3, 4, 5
;; rd  gen 	(2)
1, 5
;; rd  kill	(3)
0, 1, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
1, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { d2(bb 49 insn 398) }
;;      reg 282 { d5(bb 50 insn 401) }
;;   eq_note reg 147 { d2(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { d1(bb 50 insn 402) }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 6, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} 
;;    total ref usage 5130{4312d,803u,15e} in 416{382 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 147[2,1] 279[3,1] 280[4,1] 282[5,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 261
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { }
;;      reg 261 { }
;;   eq_note reg 166 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 378 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 360 363 43 137 "" [1 uses])

(note 363 378 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 274))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { }
;;      reg 275 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 369 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 369 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 276 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 147
;; live  gen 	 24 [cc] 279 280
;; live  kill	
;; rd  in  	(5)
1, 2, 3, 4, 5
;; rd  gen 	(3)
0, 3, 4
;; rd  kill	(4)
0, 1, 3, 4

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
0, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { d2(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { d3(bb 47 insn 386) }
;;      reg 280 { d4(bb 47 insn 387) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d0(bb 47 insn 388) }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 147
;; live  gen 	 147
;; live  kill	
;; rd  in  	(5)
0, 2, 3, 4, 5
;; rd  gen 	(1)
2
;; rd  kill	(1)
2

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
0, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { d2(bb 49 insn 398) }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 282
;; live  in  	 147
;; live  gen 	 24 [cc] 282
;; live  kill	
;; rd  in  	(5)
0, 2, 3, 4, 5
;; rd  gen 	(2)
1, 5
;; rd  kill	(3)
0, 1, 5

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 401 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 401 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 402 401 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 282))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; live  out 	 147
;; rd  out 	(5)
1, 2, 3, 4, 5
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { d2(bb 49 insn 398) }
;;      reg 282 { d5(bb 50 insn 401) }
;;   eq_note reg 147 { d2(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { d1(bb 50 insn 402) }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 694 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 413 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 147
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 418 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 418 417 422 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 418 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 565 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 565 492 496 56 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 395)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 496 565 497 56 arch/arm/kernel/setup.c:549 (set (reg:SI 396)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 502 56 arch/arm/kernel/setup.c:549 (set (reg:SI 397)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 502 497 517 56 arch/arm/kernel/setup.c:550 (set (reg/f:SI 398)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 517 502 520 56 arch/arm/kernel/setup.c:553 (set (reg:SI 399)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 520 517 523 56 arch/arm/kernel/setup.c:555 (set (reg:SI 400)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 523 520 538 56 arch/arm/kernel/setup.c:557 (set (reg/f:SI 401)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 538 523 557 56 arch/arm/kernel/setup.c:559 (set (reg:SI 402)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (nil))

(insn 557 538 564 56 arch/arm/kernel/setup.c:562 (set (reg:SI 403)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 396 397 398 399 400 401
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 557 495 57 147 "" [1 uses])

(note 495 564 697 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 697 495 698 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (reg:SI 396)) -1 (nil))

(insn 698 697 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (reg:SI 397)) -1 (nil))

(insn 498 698 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 699 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 699 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (reg/f:SI 398)) -1 (nil))

(insn 503 699 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 398)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 700 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 700 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (reg:SI 399)) -1 (nil))

(insn 518 700 701 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 399)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 701 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (reg:SI 400)) -1 (nil))

(insn 521 701 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 702 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 702 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (reg/f:SI 401)) -1 (nil))

(insn 524 702 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 697
;;      reg 396 { }
;;   UD chains for insn luid 1 uid 698
;;      reg 397 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 699
;;      reg 398 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 398 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 20 uid 700
;;      reg 399 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 399 { }
;;   UD chains for insn luid 22 uid 701
;;      reg 400 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 25 uid 702
;;      reg 401 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 401 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 402
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 703 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 703 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (reg:SI 402)) -1 (nil))

(call_insn 539 703 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 703
;;      reg 402 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 704 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 704 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (reg/f:SI 401)) -1 (nil))

(insn 543 704 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 704
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 401 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 705 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 705 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (reg:SI 403)) -1 (nil))

(call_insn 558 705 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 705
;;      reg 403 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 395
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 696 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 696 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (reg/f:SI 395)) -1 (nil))

(insn 567 696 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 696
;;      reg 395 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 395 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 395 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 668 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 668 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)
        (nil)))

(insn 669 668 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 401 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 401.
deferring rescan insn with uid = 401.
deferring rescan insn with uid = 706.
changing bb of uid 401
  from 50 to 53
deferring rescan insn with uid = 402.
starting the processing of deferred insns
rescanning insn with uid = 401.
deleting insn with uid = 401.
rescanning insn with uid = 402.
deleting insn with uid = 402.
rescanning insn with uid = 706.
deleting insn with uid = 706.
ending the processing of deferred insns
setting blocks to analyze 47, 48, 49, 50, 51, 53, 78, 80
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 14 ( 0.17)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 22 ( 0.27)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 23 ( 0.28)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 251, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d,2u} 
;;    total ref usage 5132{4313d,804u,15e} in 417{383 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
0[0,4] 1[4,3] 2[7,2] 3[9,2] 12[11,2] 14[13,2] 15[15,2] 16[17,2] 17[19,2] 18[21,2] 19[23,2] 20[25,2] 21[27,2] 22[29,2] 23[31,2] 24[33,5] 27[38,2] 28[40,2] 29[42,2] 30[44,2] 31[46,2] 32[48,2] 33[50,2] 34[52,2] 35[54,2] 36[56,2] 37[58,2] 38[60,2] 39[62,2] 40[64,2] 41[66,2] 42[68,2] 43[70,2] 44[72,2] 45[74,2] 46[76,2] 47[78,2] 48[80,2] 49[82,2] 50[84,2] 51[86,2] 52[88,2] 53[90,2] 54[92,2] 55[94,2] 56[96,2] 57[98,2] 58[100,2] 59[102,2] 60[104,2] 61[106,2] 62[108,2] 63[110,2] 64[112,2] 65[114,2] 66[116,2] 67[118,2] 68[120,2] 69[122,2] 70[124,2] 71[126,2] 72[128,2] 73[130,2] 74[132,2] 75[134,2] 76[136,2] 77[138,2] 78[140,2] 79[142,2] 80[144,2] 81[146,2] 82[148,2] 83[150,2] 84[152,2] 85[154,2] 86[156,2] 87[158,2] 88[160,2] 89[162,2] 90[164,2] 91[166,2] 92[168,2] 93[170,2] 94[172,2] 95[174,2] 96[176,2] 97[178,2] 98[180,2] 99[182,2] 100[184,2] 101[186,2] 102[188,2] 103[190,2] 104[192,2] 105[194,2] 106[196,2] 107[198,2] 108[200,2] 109[202,2] 110[204,2] 111[206,2] 112[208,2] 113[210,2] 114[212,2] 115[214,2] 116[216,2] 117[218,2] 118[220,2] 119[222,2] 120[224,2] 121[226,2] 122[228,2] 123[230,2] 124[232,2] 125[234,2] 126[236,2] 127[238,2] 136[240,1] 147[241,2] 148[243,1] 279[244,1] 280[245,1] 281[246,1] 282[247,1] 283[248,1] 284[249,1] 404[250,1] 

( 50 )->[47]->( 48 49 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 279 280
;; live  kill	
;; rd  in  	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(3)
33, 244, 245
;; rd  kill	(7)
33, 34, 35, 36, 37, 244, 245
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { d244(bb 47 insn 386) }
;;      reg 280 { d245(bb 47 insn 387) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d33(bb 47 insn 388) }

( 47 )->[48]->( 51 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 136 147
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]
;; rd  in  	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
1, 246
;; rd  kill	(7)
0, 1, 2, 3, 13, 14, 246
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
1, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { d0(bb 48 insn 392) }
;;      reg 281 { d246(bb 48 insn 391) }

( 47 )->[49]->( 50 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 136 147 404
;; live  gen 	 147
;; live  kill	
;; rd  in  	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(1)
241
;; rd  kill	(2)
241, 242
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(13)
1, 3, 33, 240, 241, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }

( 53 49 )->[50]->( 47 78 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 404
;; lr  def 	 24 [cc] 282
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 282
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
35, 247
;; rd  kill	(6)
33, 34, 35, 36, 37, 247
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 706
;;      reg 404 { d250(bb 53 insn 401) }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;      reg 404 { d250(bb 53 insn 401) }
;;   eq_note reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { d35(bb 50 insn 402) }

( 48 78 )->[51]->( 80 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 136
;; live  gen 	 136 148 283
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(3)
240, 243, 248
;; rd  kill	(3)
240, 243, 248
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { d248(bb 51 insn 409) }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { d240(bb 51 insn 411) }
;;      reg 148 { d243(bb 51 insn 410) }

( 80 )->[53]->( 50 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147 404
;; live  in  	 136
;; live  gen 	 147 404
;; live  kill	
;; rd  in  	(14)
1, 3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
242, 250
;; rd  kill	(3)
241, 242, 250
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(13)
1, 3, 37, 240, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }

( 50 )->[78]->( 51 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(1)
3
;; rd  kill	(6)
0, 1, 2, 3, 13, 14
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { d2(bb 78 insn 668) }
;;      reg 1 { d5(bb 78 insn 669) }

( 52 51 )->[80]->( 53 54 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	 136
;; live  gen 	 24 [cc] 284
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
37, 249
;; rd  kill	(6)
33, 34, 35, 36, 37, 249
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(14)
1, 3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { d249(bb 80 insn 414) }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { d37(bb 80 insn 415) }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 251, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d,2u} 
;;    total ref usage 5132{4313d,804u,15e} in 417{383 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239
0[0,4] 1[4,3] 2[7,2] 3[9,2] 12[11,2] 14[13,2] 15[15,2] 16[17,2] 17[19,2] 18[21,2] 19[23,2] 20[25,2] 21[27,2] 22[29,2] 23[31,2] 24[33,5] 27[38,2] 28[40,2] 29[42,2] 30[44,2] 31[46,2] 32[48,2] 33[50,2] 34[52,2] 35[54,2] 36[56,2] 37[58,2] 38[60,2] 39[62,2] 40[64,2] 41[66,2] 42[68,2] 43[70,2] 44[72,2] 45[74,2] 46[76,2] 47[78,2] 48[80,2] 49[82,2] 50[84,2] 51[86,2] 52[88,2] 53[90,2] 54[92,2] 55[94,2] 56[96,2] 57[98,2] 58[100,2] 59[102,2] 60[104,2] 61[106,2] 62[108,2] 63[110,2] 64[112,2] 65[114,2] 66[116,2] 67[118,2] 68[120,2] 69[122,2] 70[124,2] 71[126,2] 72[128,2] 73[130,2] 74[132,2] 75[134,2] 76[136,2] 77[138,2] 78[140,2] 79[142,2] 80[144,2] 81[146,2] 82[148,2] 83[150,2] 84[152,2] 85[154,2] 86[156,2] 87[158,2] 88[160,2] 89[162,2] 90[164,2] 91[166,2] 92[168,2] 93[170,2] 94[172,2] 95[174,2] 96[176,2] 97[178,2] 98[180,2] 99[182,2] 100[184,2] 101[186,2] 102[188,2] 103[190,2] 104[192,2] 105[194,2] 106[196,2] 107[198,2] 108[200,2] 109[202,2] 110[204,2] 111[206,2] 112[208,2] 113[210,2] 114[212,2] 115[214,2] 116[216,2] 117[218,2] 118[220,2] 119[222,2] 120[224,2] 121[226,2] 122[228,2] 123[230,2] 124[232,2] 125[234,2] 126[236,2] 127[238,2] 136[240,1] 147[241,2] 148[243,1] 279[244,1] 280[245,1] 281[246,1] 282[247,1] 283[248,1] 284[249,1] 404[250,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 261
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { }
;;      reg 261 { }
;;   eq_note reg 166 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 378 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 360 363 43 137 "" [1 uses])

(note 363 378 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 274))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { }
;;      reg 275 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 369 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 369 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 276 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 279 280
;; live  kill	
;; rd  in  	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(3)
33, 244, 245
;; rd  kill	(7)
33, 34, 35, 36, 37, 244, 245

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { d244(bb 47 insn 386) }
;;      reg 280 { d245(bb 47 insn 387) }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { d33(bb 47 insn 388) }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 136 147
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]
;; rd  in  	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
1, 246
;; rd  kill	(7)
0, 1, 2, 3, 13, 14, 246

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
1, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { d0(bb 48 insn 392) }
;;      reg 281 { d246(bb 48 insn 391) }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 136 147 404
;; live  gen 	 147
;; live  kill	
;; rd  in  	(14)
1, 3, 33, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(1)
241
;; rd  kill	(2)
241, 242

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(13)
1, 3, 33, 240, 241, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 404
;; lr  def 	 24 [cc] 282
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 282
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
35, 247
;; rd  kill	(6)
33, 34, 35, 36, 37, 247

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 706 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 706 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (reg/f:SI 404)) -1 (nil))

(insn 402 706 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 404))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 706
;;      reg 404 { d250(bb 53 insn 401) }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;      reg 404 { d250(bb 53 insn 401) }
;;   eq_note reg 147 { d242(bb 53 insn 418) d241(bb 49 insn 398) }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { d35(bb 50 insn 402) }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 136
;; live  gen 	 136 148 283
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(3)
240, 243, 248
;; rd  kill	(3)
240, 243, 248

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { d248(bb 51 insn 409) }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { d240(bb 51 insn 411) }
;;      reg 148 { d243(bb 51 insn 410) }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 694 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	 136
;; live  gen 	 24 [cc] 284
;; live  kill	
;; rd  in  	(15)
1, 3, 33, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
37, 249
;; rd  kill	(6)
33, 34, 35, 36, 37, 249

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 413 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(14)
1, 3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { d249(bb 80 insn 414) }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { d37(bb 80 insn 415) }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147 404
;; live  in  	 136
;; live  gen 	 147 404
;; live  kill	
;; rd  in  	(14)
1, 3, 37, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(2)
242, 250
;; rd  kill	(3)
241, 242, 250

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 418 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 418 417 401 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 401 418 422 53 arch/arm/kernel/setup.c:693 (set (reg/f:SI 404)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;; rd  out 	(13)
1, 3, 37, 240, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 401 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 565 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 565 492 496 56 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 395)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 496 565 497 56 arch/arm/kernel/setup.c:549 (set (reg:SI 396)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 502 56 arch/arm/kernel/setup.c:549 (set (reg:SI 397)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 502 497 517 56 arch/arm/kernel/setup.c:550 (set (reg/f:SI 398)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 517 502 520 56 arch/arm/kernel/setup.c:553 (set (reg:SI 399)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 520 517 523 56 arch/arm/kernel/setup.c:555 (set (reg:SI 400)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 523 520 538 56 arch/arm/kernel/setup.c:557 (set (reg/f:SI 401)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 538 523 557 56 arch/arm/kernel/setup.c:559 (set (reg:SI 402)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (nil))

(insn 557 538 564 56 arch/arm/kernel/setup.c:562 (set (reg:SI 403)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 396 397 398 399 400 401
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 557 495 57 147 "" [1 uses])

(note 495 564 697 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 697 495 698 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (reg:SI 396)) -1 (nil))

(insn 698 697 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (reg:SI 397)) -1 (nil))

(insn 498 698 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 699 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 699 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (reg/f:SI 398)) -1 (nil))

(insn 503 699 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 398)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 700 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 700 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (reg:SI 399)) -1 (nil))

(insn 518 700 701 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 399)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 701 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (reg:SI 400)) -1 (nil))

(insn 521 701 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 702 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 702 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (reg/f:SI 401)) -1 (nil))

(insn 524 702 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 697
;;      reg 396 { }
;;   UD chains for insn luid 1 uid 698
;;      reg 397 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 699
;;      reg 398 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 398 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 20 uid 700
;;      reg 399 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 399 { }
;;   UD chains for insn luid 22 uid 701
;;      reg 400 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 25 uid 702
;;      reg 401 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 401 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 402
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 703 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 703 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (reg:SI 402)) -1 (nil))

(call_insn 539 703 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 703
;;      reg 402 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 704 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 704 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (reg/f:SI 401)) -1 (nil))

(insn 543 704 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 704
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 401 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 705 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 705 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (reg:SI 403)) -1 (nil))

(call_insn 558 705 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 705
;;      reg 403 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 395
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 696 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 696 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (reg/f:SI 395)) -1 (nil))

(insn 567 696 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 696
;;      reg 395 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 395 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 395 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]
;; rd  in  	(14)
1, 3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;; rd  gen 	(1)
3
;; rd  kill	(6)
0, 1, 2, 3, 13, 14

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 668 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 668 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)
        (nil)))

(insn 669 668 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;; rd  out 	(13)
3, 35, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { d240(bb 51 insn 411) }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { d2(bb 78 insn 668) }
;;      reg 1 { d5(bb 78 insn 669) }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 418 is invariant (0), cost 24, depends on 
Set in insn 401 is invariant (1), cost 24, depends on 
Set in insn 706 is invariant (2), cost 16, depends on 1
Set in insn 668 is invariant (3), cost 8, depends on 
Decided to move invariant 2
Decided to move invariant 1
Decided to move invariant 0
Decided to move invariant 3
deferring rescan insn with uid = 418.
deferring rescan insn with uid = 418.
deferring rescan insn with uid = 707.
changing bb of uid 418
  from 53 to 52
deferring rescan insn with uid = 401.
deferring rescan insn with uid = 401.
deferring rescan insn with uid = 708.
changing bb of uid 401
  from 53 to 52
deferring rescan insn with uid = 402.
deferring rescan insn with uid = 706.
deferring rescan insn with uid = 706.
deferring rescan insn with uid = 706.
deferring rescan insn with uid = 709.
changing bb of uid 706
  from 50 to 52
deferring rescan insn with uid = 668.
deferring rescan insn with uid = 668.
deferring rescan insn with uid = 710.
changing bb of uid 668
  from 78 to 52
starting the processing of deferred insns
rescanning insn with uid = 401.
deleting insn with uid = 401.
rescanning insn with uid = 402.
deleting insn with uid = 402.
rescanning insn with uid = 418.
deleting insn with uid = 418.
rescanning insn with uid = 668.
deleting insn with uid = 668.
rescanning insn with uid = 706.
deleting insn with uid = 706.
rescanning insn with uid = 707.
deleting insn with uid = 707.
rescanning insn with uid = 708.
deleting insn with uid = 708.
rescanning insn with uid = 709.
deleting insn with uid = 709.
rescanning insn with uid = 710.
deleting insn with uid = 710.
ending the processing of deferred insns
setting blocks to analyze 43, 44, 45, 46
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 4 (0.049)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 8 (0.098)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 10 ( 0.12)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 9, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d} r405={1d,1u} r406={1d,3u} r407={1d,1u} r408={1d,1u} 
;;    total ref usage 5140{4317d,808u,15e} in 421{387 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 135[2,1] 146[3,1] 274[4,1] 275[5,1] 276[6,1] 277[7,1] 278[8,1] 

( 46 )->[43]->( 44 45 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 135
;; live  gen 	 24 [cc] 274 275
;; live  kill	
;; rd  in  	(8)
1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
0, 4, 5
;; rd  kill	(4)
0, 1, 4, 5
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { d4(bb 43 insn 364) }
;;      reg 275 { d5(bb 43 insn 365) }
;;   eq_note reg 275 { d5(bb 43 insn 365) }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { d0(bb 43 insn 366) }

( 43 )->[44]->( 45 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 135
;; live  gen 	 276
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(1)
6
;; rd  kill	(1)
6
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { d2(bb 45 insn 375) }
;;      reg 276 { d6(bb 44 insn 369) }

( 43 44 )->[45]->( 46 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 135
;; live  gen 	 135 146 277
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
2, 3, 7
;; rd  kill	(3)
2, 3, 7
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { d7(bb 45 insn 373) }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { d2(bb 45 insn 375) }
;;      reg 146 { d3(bb 45 insn 374) }

( 42 45 )->[46]->( 43 52 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 135
;; live  gen 	 24 [cc] 278
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
1, 8
;; rd  kill	(3)
0, 1, 8
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
1, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { d8(bb 46 insn 379) }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { d1(bb 46 insn 380) }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 9, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d,1u} r275={1d,1u,1d} r276={1d,1u} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d} r405={1d,1u} r406={1d,3u} r407={1d,1u} r408={1d,1u} 
;;    total ref usage 5140{4317d,808u,15e} in 421{387 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 135[2,1] 146[3,1] 274[4,1] 275[5,1] 276[6,1] 277[7,1] 278[8,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 259
;; live  kill	

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 166
;; live  kill	

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 24 [cc] 261
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { }
;;      reg 261 { }
;;   eq_note reg 166 { }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 378 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 274 275
;; live  in  	 135
;; live  gen 	 24 [cc] 274 275
;; live  kill	
;; rd  in  	(8)
1, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
0, 4, 5
;; rd  kill	(4)
0, 1, 4, 5

;; Pred edge  46 [91.0%] 
(code_label 378 360 363 43 137 "" [1 uses])

(note 363 378 364 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 364 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 365 364 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 274))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 2 uid 366
;;      reg 274 { d4(bb 43 insn 364) }
;;      reg 275 { d5(bb 43 insn 365) }
;;   eq_note reg 275 { d5(bb 43 insn 365) }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { d0(bb 43 insn 366) }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 276
;; live  in  	 135
;; live  gen 	 276
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(1)
6
;; rd  kill	(1)
6

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 369 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 369 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 370 369 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 276)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { d2(bb 45 insn 375) }
;;      reg 276 { d6(bb 44 insn 369) }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 135
;; live  gen 	 135 146 277
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(3)
2, 3, 7
;; rd  kill	(3)
2, 3, 7

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
0, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { d7(bb 45 insn 373) }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { d2(bb 45 insn 375) }
;;      reg 146 { d3(bb 45 insn 374) }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 135
;; live  gen 	 24 [cc] 278
;; live  kill	
;; rd  in  	(8)
0, 2, 3, 4, 5, 6, 7, 8
;; rd  gen 	(2)
1, 8
;; rd  kill	(3)
0, 1, 8

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;; rd  out 	(8)
1, 2, 3, 4, 5, 6, 7, 8
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { d2(bb 45 insn 375) }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { d8(bb 46 insn 379) }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { d1(bb 46 insn 380) }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 279 280
;; live  kill	

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { }
;;      reg 280 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 136 147
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 136 147 404
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 406 407
;; lr  def 	 24 [cc] 282
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 282
;; live  kill	

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 709 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 709 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (reg/f:SI 407)) -1 (nil))

(insn 402 709 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 406))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 709
;;      reg 407 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { }
;;      reg 406 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 136
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 405 406 407 408
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 405 406 407 408
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 418 413 401 52 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/f:SI 405 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 401 418 706 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 406)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 706 401 668 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 407)
        (reg/f:SI 406)) 167 {*arm_movsi_insn} (nil))

(insn 668 706 694 52 arch/arm/kernel/setup.c:710 (set (reg:SI 408)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 706
;;      reg 406 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	 136
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 668 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 405 406
;; lr  def 	 147 404
;; live  in  	 136
;; live  gen 	 147 404
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 707 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 707 417 708 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (reg/f:SI 405 [ t ])) -1 (nil))

(insn 708 707 422 53 arch/arm/kernel/setup.c:693 (set (reg/f:SI 404)
        (reg/f:SI 406)) -1 (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 707
;;      reg 405 { }
;;   UD chains for insn luid 1 uid 708
;;      reg 406 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 708 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 565 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 565 492 496 56 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 395)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 496 565 497 56 arch/arm/kernel/setup.c:549 (set (reg:SI 396)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 502 56 arch/arm/kernel/setup.c:549 (set (reg:SI 397)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 502 497 517 56 arch/arm/kernel/setup.c:550 (set (reg/f:SI 398)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 517 502 520 56 arch/arm/kernel/setup.c:553 (set (reg:SI 399)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 520 517 523 56 arch/arm/kernel/setup.c:555 (set (reg:SI 400)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 523 520 538 56 arch/arm/kernel/setup.c:557 (set (reg/f:SI 401)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 538 523 557 56 arch/arm/kernel/setup.c:559 (set (reg:SI 402)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (nil))

(insn 557 538 564 56 arch/arm/kernel/setup.c:562 (set (reg:SI 403)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 396 397 398 399 400 401
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 557 495 57 147 "" [1 uses])

(note 495 564 697 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 697 495 698 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (reg:SI 396)) -1 (nil))

(insn 698 697 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (reg:SI 397)) -1 (nil))

(insn 498 698 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 699 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 699 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (reg/f:SI 398)) -1 (nil))

(insn 503 699 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 398)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 700 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 700 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (reg:SI 399)) -1 (nil))

(insn 518 700 701 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 399)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 701 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (reg:SI 400)) -1 (nil))

(insn 521 701 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 702 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 702 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (reg/f:SI 401)) -1 (nil))

(insn 524 702 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 697
;;      reg 396 { }
;;   UD chains for insn luid 1 uid 698
;;      reg 397 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 699
;;      reg 398 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 398 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 20 uid 700
;;      reg 399 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 399 { }
;;   UD chains for insn luid 22 uid 701
;;      reg 400 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 25 uid 702
;;      reg 401 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 401 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 402
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 703 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 703 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (reg:SI 402)) -1 (nil))

(call_insn 539 703 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 703
;;      reg 402 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 704 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 704 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (reg/f:SI 401)) -1 (nil))

(insn 543 704 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 704
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 401 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 705 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 705 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (reg:SI 403)) -1 (nil))

(call_insn 558 705 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 705
;;      reg 403 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 395
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 696 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 696 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (reg/f:SI 395)) -1 (nil))

(insn 567 696 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 696
;;      reg 395 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 395 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 395 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 408
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 710 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 710 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (reg:SI 408)) -1 (nil))

(insn 669 710 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 710
;;      reg 408 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 364 is invariant (0), cost 24, depends on 
Set in insn 369 is invariant (1), cost 20, depends on 
Decided to move invariant 0
Decided to move invariant 1
deferring rescan insn with uid = 364.
deferring rescan insn with uid = 364.
deferring rescan insn with uid = 711.
changing bb of uid 364
  from 43 to 42
deferring rescan insn with uid = 366.
deferring rescan insn with uid = 369.
deferring rescan insn with uid = 369.
deferring rescan insn with uid = 712.
changing bb of uid 369
  from 44 to 42
deferring rescan insn with uid = 370.
starting the processing of deferred insns
rescanning insn with uid = 364.
deleting insn with uid = 364.
rescanning insn with uid = 366.
deleting insn with uid = 366.
rescanning insn with uid = 369.
deleting insn with uid = 369.
rescanning insn with uid = 370.
deleting insn with uid = 370.
rescanning insn with uid = 711.
deleting insn with uid = 711.
rescanning insn with uid = 712.
deleting insn with uid = 712.
ending the processing of deferred insns
setting blocks to analyze 26, 28, 29
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 5 (0.061)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 5 (0.061)
df_worklist_dataflow_doublequeue:n_basic_blocks 82 n_edges 118 count 7 (0.085)


starting region dump


setup_arch

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d} r275={1d,1u,1d} r276={1d} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d} r405={1d,1u} r406={1d,3u} r407={1d,1u} r408={1d,1u} r409={1d,2u} r410={1d,2u} 
;;    total ref usage 5144{4319d,810u,15e} in 423{389 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 166[2,1] 259[3,1] 261[4,1] 

( 29 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 166
;; live  gen 	 24 [cc] 259
;; live  kill	
;; rd  in  	(4)
1, 2, 3, 4
;; rd  gen 	(2)
0, 3
;; rd  kill	(3)
0, 1, 3
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { d3(bb 26 insn 260) }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { d0(bb 26 insn 261) }

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 166
;; live  gen 	 166
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(1)
2
;; rd  kill	(1)
2
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { d2(bb 28 insn 277) }

( 25 28 )->[29]->( 26 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 166
;; live  gen 	 24 [cc] 261
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(2)
1, 4
;; rd  kill	(3)
0, 1, 4
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
1, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { d2(bb 28 insn 277) }
;;      reg 261 { d4(bb 29 insn 281) }
;;   eq_note reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { d1(bb 29 insn 282) }

*****starting processing of loop  ******


setup_arch

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d} r275={1d,1u,1d} r276={1d} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d} r405={1d,1u} r406={1d,3u} r407={1d,1u} r408={1d,1u} r409={1d,2u} r410={1d,2u} 
;;    total ref usage 5144{4319d,810u,15e} in 423{389 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 166[2,1] 259[3,1] 261[4,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 280 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 166
;; live  gen 	 24 [cc] 259
;; live  kill	
;; rd  in  	(4)
1, 2, 3, 4
;; rd  gen 	(2)
0, 3
;; rd  kill	(3)
0, 1, 3

;; Pred edge  29 [95.5%] 
(code_label 280 256 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { d3(bb 26 insn 260) }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { d0(bb 26 insn 261) }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 166
;; live  gen 	 166
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(1)
2
;; rd  kill	(1)
2

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { d2(bb 28 insn 277) }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 166
;; live  gen 	 24 [cc] 261
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(2)
1, 4
;; rd  kill	(3)
0, 1, 4

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 281 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))

(insn 282 281 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 261))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
1, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { d2(bb 28 insn 277) }
;;      reg 261 { d4(bb 29 insn 281) }
;;   eq_note reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { d1(bb 29 insn 282) }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135 409 410
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135 409 410
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 364 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 364 360 369 42 arch/arm/kernel/setup.c:793 (set (reg:SI 409)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 369 364 378 42 arch/arm/kernel/setup.c:794 (set (reg:SI 410)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 409
;; lr  def 	 24 [cc] 274 275
;; live  in  	 135
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 369 363 43 137 "" [1 uses])

(note 363 378 711 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 711 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (reg:SI 409)) -1 (nil))

(insn 365 711 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 409))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 711
;;      reg 409 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 275 { }
;;      reg 409 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 410
;; lr  def 	 276
;; live  in  	 135
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 712 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 712 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (reg:SI 410)) -1 (nil))

(insn 370 712 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 410)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 712
;;      reg 410 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 410 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 135
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 135
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 279 280
;; live  kill	

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { }
;;      reg 280 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 136 147
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 136 147 404
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 406 407
;; lr  def 	 24 [cc] 282
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 282
;; live  kill	

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 709 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 709 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (reg/f:SI 407)) -1 (nil))

(insn 402 709 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 406))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 709
;;      reg 407 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { }
;;      reg 406 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 136
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 405 406 407 408
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 405 406 407 408
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 418 413 401 52 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/f:SI 405 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 401 418 706 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 406)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 706 401 668 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 407)
        (reg/f:SI 406)) 167 {*arm_movsi_insn} (nil))

(insn 668 706 694 52 arch/arm/kernel/setup.c:710 (set (reg:SI 408)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 706
;;      reg 406 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	 136
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 668 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 405 406
;; lr  def 	 147 404
;; live  in  	 136
;; live  gen 	 147 404
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 707 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 707 417 708 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (reg/f:SI 405 [ t ])) -1 (nil))

(insn 708 707 422 53 arch/arm/kernel/setup.c:693 (set (reg/f:SI 404)
        (reg/f:SI 406)) -1 (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 707
;;      reg 405 { }
;;   UD chains for insn luid 1 uid 708
;;      reg 406 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 708 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 565 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 565 492 496 56 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 395)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 496 565 497 56 arch/arm/kernel/setup.c:549 (set (reg:SI 396)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 502 56 arch/arm/kernel/setup.c:549 (set (reg:SI 397)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 502 497 517 56 arch/arm/kernel/setup.c:550 (set (reg/f:SI 398)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 517 502 520 56 arch/arm/kernel/setup.c:553 (set (reg:SI 399)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 520 517 523 56 arch/arm/kernel/setup.c:555 (set (reg:SI 400)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 523 520 538 56 arch/arm/kernel/setup.c:557 (set (reg/f:SI 401)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 538 523 557 56 arch/arm/kernel/setup.c:559 (set (reg:SI 402)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (nil))

(insn 557 538 564 56 arch/arm/kernel/setup.c:562 (set (reg:SI 403)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 396 397 398 399 400 401
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 557 495 57 147 "" [1 uses])

(note 495 564 697 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 697 495 698 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (reg:SI 396)) -1 (nil))

(insn 698 697 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (reg:SI 397)) -1 (nil))

(insn 498 698 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 699 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 699 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (reg/f:SI 398)) -1 (nil))

(insn 503 699 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 398)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 700 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 700 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (reg:SI 399)) -1 (nil))

(insn 518 700 701 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 399)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 701 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (reg:SI 400)) -1 (nil))

(insn 521 701 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 702 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 702 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (reg/f:SI 401)) -1 (nil))

(insn 524 702 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 697
;;      reg 396 { }
;;   UD chains for insn luid 1 uid 698
;;      reg 397 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 699
;;      reg 398 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 398 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 20 uid 700
;;      reg 399 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 399 { }
;;   UD chains for insn luid 22 uid 701
;;      reg 400 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 25 uid 702
;;      reg 401 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 401 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 402
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 703 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 703 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (reg:SI 402)) -1 (nil))

(call_insn 539 703 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 703
;;      reg 402 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 704 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 704 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (reg/f:SI 401)) -1 (nil))

(insn 543 704 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 704
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 401 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 705 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 705 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (reg:SI 403)) -1 (nil))

(call_insn 558 705 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 705
;;      reg 403 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 395
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 696 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 696 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (reg/f:SI 395)) -1 (nil))

(insn 567 696 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 696
;;      reg 395 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 395 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 395 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 408
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 710 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 710 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (reg:SI 408)) -1 (nil))

(insn 669 710 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 710
;;      reg 408 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

*****ending processing of loop  ******
Set in insn 281 is invariant (0), cost 24, depends on 
Decided to move invariant 0
deferring rescan insn with uid = 281.
deferring rescan insn with uid = 281.
deferring rescan insn with uid = 713.
changing bb of uid 281
  from 29 to 25
deferring rescan insn with uid = 282.


setup_arch

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 894
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={65d,34u} r1={61d,26u} r2={46d,11u} r3={41d,6u} r11={1d,81u} r12={35d} r13={1d,117u} r14={35d,1u} r15={34d} r16={34d} r17={34d} r18={34d} r19={34d} r20={34d} r21={34d} r22={34d} r23={34d} r24={81d,41u} r25={1d,84u,1d} r26={1d,80u} r27={34d} r28={34d} r29={34d} r30={34d} r31={34d} r32={34d} r33={34d} r34={34d} r35={34d} r36={34d} r37={34d} r38={34d} r39={34d} r40={34d} r41={34d} r42={34d} r43={34d} r44={34d} r45={34d} r46={34d} r47={34d} r48={34d} r49={34d} r50={34d} r51={34d} r52={34d} r53={34d} r54={34d} r55={34d} r56={34d} r57={34d} r58={34d} r59={34d} r60={34d} r61={34d} r62={34d} r63={34d} r64={34d} r65={34d} r66={34d} r67={34d} r68={34d} r69={34d} r70={34d} r71={34d} r72={34d} r73={34d} r74={34d} r75={34d} r76={34d} r77={34d} r78={34d} r79={34d} r80={34d} r81={34d} r82={34d} r83={34d} r84={34d} r85={34d} r86={34d} r87={34d} r88={34d} r89={34d} r90={34d} r91={34d} r92={34d} r93={34d} r94={34d} r95={34d} r96={34d} r97={34d} r98={34d} r99={34d} r100={34d} r101={34d} r102={34d} r103={34d} r104={34d} r105={34d} r106={34d} r107={34d} r108={34d} r109={34d} r110={34d} r111={34d} r112={34d} r113={34d} r114={34d} r115={34d} r116={34d} r117={34d} r118={34d} r119={34d} r120={34d} r121={34d} r122={34d} r123={34d} r124={34d} r125={34d} r126={34d} r127={34d} r135={2d,5u} r136={6d,11u} r139={1d,2u} r140={2d,5u} r141={1d,11u} r142={1d,2u} r143={1d,4u,1d} r144={1d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,1u} r149={1d,2u} r150={1d,2u} r151={1d,8u} r152={1d,7u,1d} r158={1d,4u} r159={1d,3u} r160={2d,1u} r161={1d,2u} r162={1d,1u} r163={1d,3u} r164={3d,1u} r165={1d,1u} r166={3d,19u,1d} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,1u} r172={1d,2u} r173={1d,2u} r174={1d,5u} r175={1d,3u} r176={1d,3u} r179={1d,2u} r180={1d,2u} r183={1d,5u} r184={3d,12u} r185={2d,7u} r188={1d,1u} r189={1d,1u} r191={1d,1u,1d} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r199={1d,2u} r200={1d,1u} r201={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u,1d} r211={1d,1u} r212={1d,1u,1d} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,2u} r222={1d,1u} r223={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r230={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u,1d} r234={1d,1u} r235={1d,1u} r236={1d,1u,1d} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r242={1d,2u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r252={1d,1u} r253={1d,2u} r256={1d,1u} r258={1d,1u} r259={1d,1u} r261={1d,1u} r263={1d,1u} r264={1d,1u} r266={1d,2u} r267={1d,2u,1d} r268={1d,1u} r270={1d,1u} r271={1d,1u,1d} r272={1d,1u} r273={1d,1u} r274={1d} r275={1d,1u,1d} r276={1d} r277={1d,1u} r278={1d,1u} r279={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d} r283={1d,1u} r284={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r295={1d,4u} r297={1d,1u} r299={1d,1u} r301={1d,1u} r303={1d,2u} r310={1d,4u} r311={1d,1u} r313={1d,1u} r315={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d} r320={1d,1u} r321={1d,1u,1d} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d} r333={1d} r334={1d,1u} r335={1d,1u} r337={1d,1u} r338={1d,1u} r341={1d} r342={1d,1u} r343={1d,1u} r345={1d,1u} r346={1d,1u} r349={1d} r351={1d,1u} r352={1d,1u} r353={1d,1u} r354={1d,1u} r355={1d,3u} r357={1d,1u} r361={1d,1u} r362={1d,1u} r363={1d,1u} r364={1d,1u} r369={1d,1u} r370={1d,1u} r371={1d,1u} r372={1d,1u} r378={1d,1u} r379={1d,1u} r380={1d,1u} r381={1d,1u} r386={1d,1u} r387={1d,1u} r389={1d,2u} r390={1d,1u} r391={1d,1u} r392={1d,1u} r393={1d,1u} r394={1d,1u} r395={1d,3u} r396={1d,1u} r397={1d,1u} r398={1d,2u} r399={1d,2u} r400={1d,1u} r401={1d,6u} r402={1d,1u} r403={1d,1u} r404={1d} r405={1d,1u} r406={1d,3u} r407={1d,1u} r408={1d,1u} r409={1d,2u} r410={1d,2u} 
;;    total ref usage 5144{4319d,810u,15e} in 424{390 regular + 34 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1
24[0,2] 166[2,1] 259[3,1] 261[4,1] 
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 152 170
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 151 152 170
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 arch/arm/kernel/setup.c:881 (set (reg/v/f:SI 170 [ cmdline_p ])
        (reg:SI 0 r0 [ cmdline_p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ cmdline_p ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 7 4 8 2 arch/arm/kernel/setup.c:884 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unwind_init") [flags 0x41] <function_decl 0x115a7a00 unwind_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:60 (parallel [
            (set (reg/v:SI 152 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 0") ("=r") 0 []
                     [] 8199339))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/setup.c:409 (set (reg:SI 0 r0)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/setup.c:409 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("lookup_processor_type") [flags 0x41] <function_decl 0x115c3180 lookup_processor_type>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/setup.c:409 (set (reg/v/f:SI 151 [ list ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/setup.c:410 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 151 [ list ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 arch/arm/kernel/setup.c:410 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 3
;;      reg 0 { }
;;   UD chains for insn luid 1 uid 7
;;      reg 13 { }
;;   UD chains for insn luid 3 uid 9
;;      reg 152 { }
;;   UD chains for insn luid 4 uid 10
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 11
;;      reg 0 { }
;;   UD chains for insn luid 6 uid 12
;;      reg 151 { }
;;   UD chains for insn luid 7 uid 13
;;      reg 24 { }


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%]  (fallthru)
(note 14 13 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 14 18 3 arch/arm/kernel/setup.c:411 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x1120c8a0>)
        (nil)))

(insn 18 17 19 3 arch/arm/kernel/setup.c:411 (set (reg:SI 1 r1)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(call_insn 19 18 21 3 arch/arm/kernel/setup.c:411 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 18
;;      reg 152 { }
;;   UD chains for insn luid 2 uid 19
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 81 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  81 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 21 19 20 4 108 "" [0 uses])

(note 20 21 695 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 81)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  81 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 4) -> 81
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
(note 695 20 24 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 81 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 152 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 149 150 172 173 174 175 176 179 180 183 184 185 188 189 191 192 194 195 196 199 200 201 206 207 209 211
;; live  kill	 14 [lr]

;; Pred edge  2
(code_label 24 695 25 5 107 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/setup.c:416 (set (reg/f:SI 173 [ <variable>.cpu_name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 32 [0x20])) [0 <variable>.cpu_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/setup.c:416 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 172)
                (const_int 12 [0xc])) [0 cpu_name+0 S4 A32])
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(insn 29 28 30 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 175 [ <variable>.tlb ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 40 [0x28])) [0 <variable>.tlb+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 33 5 arch/arm/kernel/setup.c:422 (set (reg/f:SI 176)
        (plus:SI (reg/f:SI 174)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 33 31 34 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 175 [ <variable>.tlb ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 175 [ <variable>.tlb ])
                        (const_int 8 [0x8])) [0 S4 A32]))
        ]) 189 {*ldmsi3} (expr_list:REG_DEAD (reg/f:SI 175 [ <variable>.tlb ])
        (nil)))

(insn 34 33 36 5 arch/arm/kernel/setup.c:422 (parallel [
            (set (mem/s/c:SI (reg/f:SI 176) [0 cpu_tlb+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 4 [0x4])) [0 cpu_tlb+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 176)
                        (const_int 8 [0x8])) [0 cpu_tlb+8 S4 A32])
                (reg:SI 2 r2))
        ]) 196 {*stmsi3} (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 36 34 37 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 179 [ <variable>.user ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 44 [0x2c])) [0 <variable>.user+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 5 arch/arm/kernel/setup.c:425 (set (reg/f:SI 180)
        (plus:SI (reg/f:SI 174)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 39 37 40 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 179 [ <variable>.user ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 179 [ <variable>.user ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 179 [ <variable>.user ])
        (nil)))

(insn 40 39 42 5 arch/arm/kernel/setup.c:425 (parallel [
            (set (mem/s/c:SI (reg/f:SI 180) [0 cpu_user+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg/f:SI 180)
                        (const_int 4 [0x4])) [0 cpu_user+4 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(insn 42 40 43 5 arch/arm/kernel/setup.c:428 (set (reg/f:SI 183 [ <variable>.cache ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 48 [0x30])) [0 <variable>.cache+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 5 arch/arm/kernel/setup.c:428 (set (reg:SI 184)
        (plus:SI (reg/f:SI 174)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                (const_int 24 [0x18])))
        (nil)))

(insn 45 43 46 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 183 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 183 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (expr_list:REG_DEAD (reg/f:SI 183 [ <variable>.cache ])
        (nil)))

(insn 46 45 47 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+0 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+4 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+8 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+12 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 47 46 48 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg/f:SI 185 [ <variable>.cache ])
                (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                    (const_int 16 [0x10])))
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
            (set (reg:SI 2 r2)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 8 [0x8])) [0 S4 A32]))
            (set (reg:SI 3 r3)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 12 [0xc])) [0 S4 A32]))
        ]) 184 {*ldmsi_postinc4} (nil))

(insn 48 47 49 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg:SI 184)
                    (const_int 16 [0x10])))
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+16 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+20 S4 A32])
                (reg:SI 1 r1))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 8 [0x8])) [0 cpu_cache+24 S4 A32])
                (reg:SI 2 r2))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 12 [0xc])) [0 cpu_cache+28 S4 A32])
                (reg:SI 3 r3))
        ]) 191 {*stmsi_postinc4} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil))))))

(insn 49 48 50 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (reg:SI 0 r0)
                (mem/s:SI (reg/f:SI 185 [ <variable>.cache ]) [0 S4 A32]))
            (set (reg:SI 1 r1)
                (mem/s:SI (plus:SI (reg/f:SI 185 [ <variable>.cache ])
                        (const_int 4 [0x4])) [0 S4 A32]))
        ]) 190 {*ldmsi2} (expr_list:REG_DEAD (reg/f:SI 185 [ <variable>.cache ])
        (nil)))

(insn 50 49 53 5 arch/arm/kernel/setup.c:428 (parallel [
            (set (mem/s/c:SI (reg:SI 184) [0 cpu_cache+32 S4 A32])
                (reg:SI 0 r0))
            (set (mem/s/c:SI (plus:SI (reg:SI 184)
                        (const_int 4 [0x4])) [0 cpu_cache+36 S4 A32])
                (reg:SI 1 r1))
        ]) 197 {*stmsi2} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil)))))

(call_insn/u 53 50 54 5 arch/arm/kernel/setup.c:433 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cpu_architecture") [flags 0x3] <function_decl 0x512d9700 cpu_architecture>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 54 53 57 5 arch/arm/kernel/setup.c:433 (set (reg:SI 149 [ D.26287 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 57 54 58 5 arch/arm/kernel/setup.c:431 (set (reg:SI 188)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int 15 [0xf]))) 67 {*arm_andsi3_insn} (nil))

(insn 58 57 60 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 60 58 61 5 arch/arm/kernel/setup.c:431 (set (reg:SI 191)
        (ashift:SI (reg:SI 149 [ D.26287 ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 61 60 63 5 arch/arm/kernel/setup.c:431 (set (reg:SI 192)
        (plus:SI (reg/f:SI 189)
            (reg:SI 191))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (plus:SI (reg:SI 191)
                    (symbol_ref:SI ("*.LANCHOR4") [flags 0x182]))
                (nil)))))

(insn 63 61 64 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 194)
        (mem/s/u/f/j:SI (plus:SI (reg:SI 192)
                (const_int 80 [0x50])) [0 proc_arch S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(insn 64 63 65 5 arch/arm/kernel/setup.c:431 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 194)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(insn 65 64 66 5 arch/arm/kernel/setup.c:431 (set (reg/f:SI 195)
        (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 arch/arm/kernel/setup.c:431 (set (reg:SI 196 [ cr_alignment ])
        (mem/c/i:SI (reg/f:SI 195) [0 cr_alignment+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 195)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("cr_alignment") [flags 0xc0] <var_decl 0x512cff60 cr_alignment>) [0 cr_alignment+0 S4 A32])
            (nil))))

(insn 67 66 68 5 arch/arm/kernel/setup.c:431 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 196 [ cr_alignment ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196 [ cr_alignment ])
        (nil)))

(insn 68 67 69 5 arch/arm/kernel/setup.c:431 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11679cd0>)
        (nil)))

(insn 69 68 70 5 arch/arm/kernel/setup.c:431 (set (reg:SI 1 r1)
        (reg/f:SI 173 [ <variable>.cpu_name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 173 [ <variable>.cpu_name ])
        (nil)))

(insn 70 69 71 5 arch/arm/kernel/setup.c:431 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ __val ])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 arch/arm/kernel/setup.c:431 (set (reg:SI 3 r3)
        (reg:SI 188)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 72 71 75 5 arch/arm/kernel/setup.c:431 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 75 72 76 5 arch/arm/kernel/setup.c:435 (set (reg/f:SI 199)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 arch/arm/kernel/setup.c:435 (set (reg:SI 200 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
        (nil)))

(insn 77 76 78 5 arch/arm/kernel/setup.c:435 (set (reg:SI 201 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 200 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 200 [ endian_test.l ])
        (nil)))

(insn 78 77 79 5 arch/arm/kernel/setup.c:435 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("init_uts_ns") [flags 0xc0] <var_decl 0x1101bcc0 init_uts_ns>)
                (const_int 264 [0x108])))
        (nil)))

(insn 79 78 80 5 arch/arm/kernel/setup.c:435 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 80 79 81 5 arch/arm/kernel/setup.c:435 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 20 [0x14])) [0 <variable>.arch_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 5 arch/arm/kernel/setup.c:435 (set (reg:SI 3 r3)
        (reg:SI 201 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ endian_test.l ])
        (nil)))

(call_insn 82 81 87 5 arch/arm/kernel/setup.c:435 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 87 82 88 5 arch/arm/kernel/setup.c:436 (set (reg:SI 206 [ endian_test.l ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 199)
                (const_int 1032 [0x408])) [0 endian_test.l+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 199)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1032 [0x408]))) [0 endian_test.l+0 S4 A32])
            (nil))))

(insn 88 87 89 5 arch/arm/kernel/setup.c:436 (set (reg:SI 207 [ endian_test.l ])
        (zero_extend:SI (subreg:QI (reg:SI 206 [ endian_test.l ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 206 [ endian_test.l ])
        (nil)))

(insn 89 88 90 5 arch/arm/kernel/setup.c:436 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 172)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 16 [0x10])))
        (nil)))

(insn 90 89 91 5 arch/arm/kernel/setup.c:436 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x1171b100>)
        (nil)))

(insn 91 90 92 5 arch/arm/kernel/setup.c:436 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 24 [0x18])) [0 <variable>.elf_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 5 arch/arm/kernel/setup.c:436 (set (reg:SI 3 r3)
        (reg:SI 207 [ endian_test.l ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207 [ endian_test.l ])
        (nil)))

(call_insn 93 92 94 5 arch/arm/kernel/setup.c:436 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 94 93 96 5 arch/arm/kernel/setup.c:437 (set (reg:SI 150 [ elf_hwcap.351 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 151 [ list ])
                (const_int 28 [0x1c])) [0 <variable>.elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 151 [ list ])
        (nil)))

(insn 96 94 99 5 arch/arm/kernel/setup.c:437 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 150 [ elf_hwcap.351 ])) 167 {*arm_movsi_insn} (nil))

(insn 99 96 100 5 arch/arm/kernel/setup.c:336 (set (reg:SI 209)
        (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 152 [ __val ])
            (const_int -15794176 [0xffffffffff0f0000]))
        (nil)))

(insn 100 99 101 5 arch/arm/kernel/setup.c:336 (set (reg:SI 211)
        (const_int 1090977792 [0x41070000])) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 5 arch/arm/kernel/setup.c:336 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 209)
            (reg:SI 211))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_DEAD (reg:SI 209)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 209)
                    (const_int 1090977792 [0x41070000]))
                (nil)))))

(jump_insn 102 101 103 5 arch/arm/kernel/setup.c:336 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 9 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 27
;;      reg 151 { }
;;   UD chains for insn luid 2 uid 28
;;      reg 172 { }
;;      reg 173 { }
;;   UD chains for insn luid 4 uid 30
;;      reg 151 { }
;;   UD chains for insn luid 5 uid 31
;;      reg 174 { }
;;   UD chains for insn luid 6 uid 33
;;      reg 175 { }
;;      reg 175 { }
;;      reg 175 { }
;;   UD chains for insn luid 7 uid 34
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 176 { }
;;      reg 176 { }
;;      reg 176 { }
;;   UD chains for insn luid 8 uid 36
;;      reg 151 { }
;;   UD chains for insn luid 9 uid 37
;;      reg 174 { }
;;   UD chains for insn luid 10 uid 39
;;      reg 179 { }
;;      reg 179 { }
;;   UD chains for insn luid 11 uid 40
;;      reg 0 { }
;;      reg 1 { }
;;      reg 180 { }
;;      reg 180 { }
;;   UD chains for insn luid 12 uid 42
;;      reg 151 { }
;;   UD chains for insn luid 13 uid 43
;;      reg 174 { }
;;   UD chains for insn luid 14 uid 45
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;      reg 183 { }
;;   UD chains for insn luid 15 uid 46
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 16 uid 47
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 17 uid 48
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 18 uid 49
;;      reg 185 { }
;;      reg 185 { }
;;   UD chains for insn luid 19 uid 50
;;      reg 0 { }
;;      reg 1 { }
;;      reg 184 { }
;;      reg 184 { }
;;   UD chains for insn luid 20 uid 53
;;      reg 13 { }
;;   UD chains for insn luid 21 uid 54
;;      reg 0 { }
;;   UD chains for insn luid 22 uid 57
;;      reg 152 { }
;;   UD chains for insn luid 24 uid 60
;;      reg 149 { }
;;   UD chains for insn luid 25 uid 61
;;      reg 189 { }
;;      reg 191 { }
;;   eq_note reg 191 { }
;;   UD chains for insn luid 26 uid 63
;;      reg 192 { }
;;   UD chains for insn luid 27 uid 64
;;      reg 13 { }
;;      reg 194 { }
;;   UD chains for insn luid 29 uid 66
;;      reg 195 { }
;;   UD chains for insn luid 30 uid 67
;;      reg 13 { }
;;      reg 196 { }
;;   UD chains for insn luid 32 uid 69
;;      reg 173 { }
;;   UD chains for insn luid 33 uid 70
;;      reg 152 { }
;;   UD chains for insn luid 34 uid 71
;;      reg 188 { }
;;   UD chains for insn luid 35 uid 72
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 37 uid 76
;;      reg 199 { }
;;   UD chains for insn luid 38 uid 77
;;      reg 200 { }
;;   UD chains for insn luid 41 uid 80
;;      reg 151 { }
;;   UD chains for insn luid 42 uid 81
;;      reg 201 { }
;;   UD chains for insn luid 43 uid 82
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 44 uid 87
;;      reg 199 { }
;;   UD chains for insn luid 45 uid 88
;;      reg 206 { }
;;   UD chains for insn luid 46 uid 89
;;      reg 172 { }
;;   UD chains for insn luid 48 uid 91
;;      reg 151 { }
;;   UD chains for insn luid 49 uid 92
;;      reg 207 { }
;;   UD chains for insn luid 50 uid 93
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;   UD chains for insn luid 51 uid 94
;;      reg 151 { }
;;   UD chains for insn luid 52 uid 96
;;      reg 150 { }
;;      reg 174 { }
;;   UD chains for insn luid 53 uid 99
;;      reg 152 { }
;;   eq_note reg 152 { }
;;   UD chains for insn luid 55 uid 101
;;      reg 209 { }
;;      reg 211 { }
;;   eq_note reg 209 { }
;;   UD chains for insn luid 56 uid 102
;;      reg 24 { }


;; Succ edge  9 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 212 213 214 215
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 212 213 214 215
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 103 102 105 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 6 arch/arm/kernel/setup.c:343 (set (reg:SI 212)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (nil))

(insn 106 105 107 6 arch/arm/kernel/setup.c:343 (set (reg:SI 214)
        (ashift:SI (reg:SI 212)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 107 106 108 6 arch/arm/kernel/setup.c:343 (set (reg:SI 213)
        (lshiftrt:SI (reg:SI 214)
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 214)
        (expr_list:REG_EQUAL (and:SI (reg:SI 212)
                (const_int 4095 [0xfff]))
            (nil))))

(insn 108 107 109 6 arch/arm/kernel/setup.c:343 (set (reg:SI 215)
        (const_int 2870 [0xb36])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 6 arch/arm/kernel/setup.c:343 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 213)
            (reg:SI 215))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_DEAD (reg:SI 213)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 213)
                    (const_int 2870 [0xb36]))
                (nil)))))

(jump_insn 110 109 111 6 arch/arm/kernel/setup.c:343 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 105
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 106
;;      reg 212 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 214 { }
;;   eq_note reg 212 { }
;;   UD chains for insn luid 4 uid 109
;;      reg 213 { }
;;      reg 215 { }
;;   eq_note reg 213 { }
;;   UD chains for insn luid 5 uid 110
;;      reg 24 { }


;; Succ edge  7 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u166(11){ }u167(13){ }u168(25){ }u169(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 216 217
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 152 170 174
;; live  gen 	 24 [cc] 216 217
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 111 110 112 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 216)
        (ashiftrt:SI (reg/v:SI 152 [ __val ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 152 [ __val ])
        (nil)))

(insn 113 112 114 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:SI 217)
        (and:SI (reg:SI 216)
            (const_int 3 [0x3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (nil)))

(insn 114 113 115 7 arch/arm/kernel/setup.c:343 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 217)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 115 114 116 7 arch/arm/kernel/setup.c:343 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 120)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 112
;;      reg 152 { }
;;   UD chains for insn luid 1 uid 113
;;      reg 216 { }
;;   UD chains for insn luid 2 uid 114
;;      reg 217 { }
;;   UD chains for insn luid 3 uid 115
;;      reg 24 { }


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u174(11){ }u175(13){ }u176(25){ }u177(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 174
;; lr  def 	 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150 170 174
;; live  gen 	 219
;; live  kill	

;; Pred edge  7 [50.0%]  (fallthru)
(note 116 115 118 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 118 116 119 8 arch/arm/kernel/setup.c:344 (set (reg:SI 219)
        (and:SI (reg:SI 150 [ elf_hwcap.351 ])
            (const_int -32769 [0xffffffffffff7fff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ elf_hwcap.351 ])
        (nil)))

(insn 119 118 120 8 arch/arm/kernel/setup.c:344 (set (mem/c/i:SI (reg/f:SI 174) [0 elf_hwcap+0 S4 A32])
        (reg:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 118
;;      reg 150 { }
;;   UD chains for insn luid 1 uid 119
;;      reg 174 { }
;;      reg 219 { }


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u182(11){ }u183(13){ }u184(25){ }u185(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 170
;; live  gen 	 24 [cc] 163
;; live  kill	 24 [cc]

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 120 119 121 9 109 "" [3 uses])

(note 121 120 122 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 122 121 123 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 163 [ cachetype ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 123 122 124 9 arch/arm/kernel/setup.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 149 [ D.26287 ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.26287 ])
        (nil)))

(jump_insn 124 123 125 9 arch/arm/kernel/setup.c:278 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 123
;;      reg 149 { }
;;   UD chains for insn luid 2 uid 124
;;      reg 24 { }


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  19 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u188(11){ }u189(13){ }u190(25){ }u191(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 125 124 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 10 arch/arm/kernel/setup.c:281 (set (reg:SI 220)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int -536870912 [0xffffffffe0000000]))) 67 {*arm_andsi3_insn} (nil))

(insn 127 126 128 10 arch/arm/kernel/setup.c:281 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 220)
            (const_int -2147483648 [0xffffffff80000000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 128 127 129 10 arch/arm/kernel/setup.c:281 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 142)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 126
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 127
;;      reg 220 { }
;;   UD chains for insn luid 2 uid 128
;;      reg 24 { }


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 221 222 223
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 221 222 223
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 129 128 130 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 11 arch/arm/kernel/setup.c:284 (set (reg/f:SI 221)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 11 arch/arm/kernel/setup.c:284 (set (reg:SI 222)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 132 131 133 11 arch/arm/kernel/setup.c:284 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 222)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 222)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 133 132 134 11 arch/arm/kernel/setup.c:285 (set (reg:SI 223)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 49152 [0xc000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 134 133 135 11 arch/arm/kernel/setup.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 223)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 223)
        (nil)))

(jump_insn 135 134 136 11 arch/arm/kernel/setup.c:285 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 160)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 132
;;      reg 221 { }
;;      reg 222 { }
;;   UD chains for insn luid 3 uid 133
;;      reg 163 { }
;;   UD chains for insn luid 4 uid 134
;;      reg 223 { }
;;   UD chains for insn luid 5 uid 135
;;      reg 24 { }


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 221
;; lr  def 	 225
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 221
;; live  gen 	 225
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 136 135 138 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 12 arch/arm/kernel/setup.c:286 (set (reg:SI 225)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 142 12 arch/arm/kernel/setup.c:286 (set (mem/c/i:SI (plus:SI (reg/f:SI 221)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 225)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 225)
        (expr_list:REG_DEAD (reg/f:SI 221)
            (expr_list:REG_EQUAL (const_int 10 [0xa])
                (nil)))))
;; End of basic block 12 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 139
;;      reg 221 { }
;;      reg 225 { }


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163
;; lr  def 	 24 [cc] 226 389
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 170
;; live  gen 	 24 [cc] 226 389
;; live  kill	

;; Pred edge  10 [72.0%] 
(code_label 142 139 143 13 111 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/setup.c:289 (set (reg:SI 226)
        (and:SI (reg/v:SI 163 [ cachetype ])
            (const_int 8388608 [0x800000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ cachetype ])
        (nil)))

(insn 145 144 681 13 arch/arm/kernel/setup.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 226)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 226)
        (nil)))

(insn 681 145 146 13 (set (reg/f:SI 389)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) -1 (nil))

(jump_insn 146 681 147 13 arch/arm/kernel/setup.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 153)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 144
;;      reg 163 { }
;;   UD chains for insn luid 1 uid 145
;;      reg 226 { }
;;   UD chains for insn luid 3 uid 146
;;      reg 24 { }


;; Succ edge  14 [50.0%]  (fallthru)
;; Succ edge  15 [50.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 228
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 228
;; live  kill	

;; Pred edge  13 [50.0%]  (fallthru)
(note 147 146 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 149 147 150 14 arch/arm/kernel/setup.c:290 (set (reg:SI 228)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 153 14 arch/arm/kernel/setup.c:290 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 228)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))
;; End of basic block 14 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 150
;;      reg 228 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u224(11){ }u225(13){ }u226(25){ }u227(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 389
;; lr  def 	 230
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170 389
;; live  gen 	 230
;; live  kill	

;; Pred edge  13 [50.0%] 
(code_label 153 150 154 15 113 "" [1 uses])

(note 154 153 156 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 156 154 157 15 arch/arm/kernel/setup.c:292 (set (reg:SI 230)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 160 15 arch/arm/kernel/setup.c:292 (set (mem/c/i:SI (plus:SI (reg/f:SI 389)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 389)
        (expr_list:REG_DEAD (reg:SI 230)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))
;; End of basic block 15 -> ( 77)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 157
;;      reg 230 { }
;;      reg 389 { }


;; Succ edge  77 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u230(11){ }u231(13){ }u232(25){ }u233(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 160 161 231 232 233 234 235 236 237 238 239 240
;; live  kill	

;; Pred edge  11 [72.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 160 157 161 16 112 "" [1 uses])

(note 161 160 162 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 16 arch/arm/kernel/setup.c:254 (set (reg:SI 231)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 163 162 164 16 arch/arm/kernel/setup.c:254 (asm_operands/v ("mcr	p15, 2, %0, c0, c0, 0 @ set CSSELR") ("") 0 [
            (reg:SI 231)
        ]
         [
            (asm_input:SI ("r") 0)
        ] 10430696) -1 (expr_list:REG_DEAD (reg:SI 231)
        (nil)))

(insn 164 163 165 16 arch/arm/kernel/setup.c:257 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 10431080)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 165 164 166 16 arch/arm/kernel/setup.c:258 (set (reg/v:SI 161 [ id_reg ])
        (asm_operands:SI ("mrc	p15, 1, %0, c0, c0, 0 @ read CCSIDR") ("=r") 0 []
             [] 10431208)) -1 (nil))

(insn 166 165 167 16 arch/arm/kernel/setup.c:262 (set (reg:SI 232)
        (and:SI (reg/v:SI 161 [ id_reg ])
            (const_int 7 [0x7]))) 67 {*arm_andsi3_insn} (nil))

(insn 167 166 168 16 arch/arm/kernel/setup.c:262 (set (reg:SI 233)
        (plus:SI (reg:SI 232)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(insn 168 167 169 16 arch/arm/kernel/setup.c:262 (set (reg:SI 235)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 16 arch/arm/kernel/setup.c:262 (set (reg:SI 234)
        (ashift:SI (reg:SI 235)
            (reg:SI 233))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 235)
        (expr_list:REG_DEAD (reg:SI 233)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 233))
                (nil)))))

(insn 170 169 171 16 arch/arm/kernel/setup.c:262 (set (reg:SI 236)
        (lshiftrt:SI (reg/v:SI 161 [ id_reg ])
            (const_int 13 [0xd]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg/v:SI 161 [ id_reg ])
        (nil)))

(insn 171 170 172 16 arch/arm/kernel/setup.c:262 (set (reg:SI 238)
        (ashift:SI (reg:SI 236)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 236)
        (nil)))

(insn 172 171 173 16 arch/arm/kernel/setup.c:262 (set (reg:SI 237)
        (lshiftrt:SI (reg:SI 238)
            (const_int 17 [0x11]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 238)
        (expr_list:REG_EQUAL (and:SI (reg:SI 236)
                (const_int 32767 [0x7fff]))
            (nil))))

(insn 173 172 174 16 arch/arm/kernel/setup.c:262 (set (reg:SI 239)
        (plus:SI (reg:SI 237)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 174 173 175 16 arch/arm/kernel/setup.c:262 (set (reg:SI 240)
        (mult:SI (reg:SI 239)
            (reg:SI 234))) 32 {*arm_mulsi3_v6} (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 234)
            (nil))))

(insn 175 174 176 16 arch/arm/kernel/setup.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 240)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 176 175 662 16 arch/arm/kernel/setup.c:262 (set (reg/v:SI 160 [ aliasing_icache ])
        (gtu:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 163
;;      reg 231 { }
;;   UD chains for insn luid 4 uid 166
;;      reg 161 { }
;;   UD chains for insn luid 5 uid 167
;;      reg 232 { }
;;   UD chains for insn luid 7 uid 169
;;      reg 233 { }
;;      reg 235 { }
;;   eq_note reg 233 { }
;;   UD chains for insn luid 8 uid 170
;;      reg 161 { }
;;   UD chains for insn luid 9 uid 171
;;      reg 236 { }
;;   UD chains for insn luid 10 uid 172
;;      reg 238 { }
;;   eq_note reg 236 { }
;;   UD chains for insn luid 11 uid 173
;;      reg 237 { }
;;   UD chains for insn luid 12 uid 174
;;      reg 234 { }
;;      reg 239 { }
;;   UD chains for insn luid 13 uid 175
;;      reg 240 { }
;;   UD chains for insn luid 14 uid 176
;;      reg 24 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 77 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  77 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 662 176 178 17 154 "" [0 uses])

(note 178 662 179 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 179 178 180 17 arch/arm/kernel/setup.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 160 [ aliasing_icache ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 160 [ aliasing_icache ])
        (nil)))

(jump_insn 180 179 181 17 arch/arm/kernel/setup.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 194)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 179
;;      reg 160 { }
;;   UD chains for insn luid 1 uid 180
;;      reg 24 { }


;; Succ edge  18 [50.0%]  (fallthru)
;; Succ edge  20 [50.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u255(11){ }u256(13){ }u257(25){ }u258(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 242 244 245
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 242 244 245
;; live  kill	

;; Pred edge  17 [50.0%]  (fallthru)
(note 181 180 182 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 184 18 arch/arm/kernel/setup.c:295 (set (reg/f:SI 242)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 184 182 185 18 arch/arm/kernel/setup.c:295 (set (reg:SI 244 [ cacheid ])
        (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                    (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
        (nil)))

(insn 185 184 186 18 arch/arm/kernel/setup.c:295 (set (reg:SI 245)
        (ior:SI (reg:SI 244 [ cacheid ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 244 [ cacheid ])
        (nil)))

(insn 186 185 189 18 arch/arm/kernel/setup.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 242)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 245)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg/f:SI 242)
            (nil))))
;; End of basic block 18 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 184
;;      reg 242 { }
;;   UD chains for insn luid 2 uid 185
;;      reg 244 { }
;;   UD chains for insn luid 3 uid 186
;;      reg 242 { }
;;      reg 245 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 246 247
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 246 247
;; live  kill	

;; Pred edge  9 [50.0%] 
(code_label 189 186 190 19 110 "" [1 uses])

(note 190 189 191 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 191 190 192 19 arch/arm/kernel/setup.c:297 (set (reg/f:SI 246)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 192 191 193 19 arch/arm/kernel/setup.c:297 (set (reg:SI 247)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 19 arch/arm/kernel/setup.c:297 (set (mem/c/i:SI (plus:SI (reg/f:SI 246)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])
        (reg:SI 247)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg/f:SI 246)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 193
;;      reg 246 { }
;;      reg 247 { }


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 17 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159 165 248 249 390 391
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 24 [cc] 158 159 165 248 249 390 391
;; live  kill	

;; Pred edge  17 [50.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 194 193 195 20 115 "" [1 uses])

(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 248)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 159 [ cacheid.308 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 248)
                (const_int 64 [0x40])) [0 cacheid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 64 [0x40]))) [0 cacheid+0 S4 A32])
            (nil))))

(insn 198 197 199 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 158 [ D.26256 ])
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (nil))

(insn 199 198 683 20 arch/arm/kernel/setup.c:300 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 683 199 684 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 390)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 684 683 685 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:SI 391)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 685 684 686 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 686 685 210 20 arch/arm/kernel/setup.c:300 discrim 6 (set (reg/f:SI 165 [ iftmp.338 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 390)
            (reg:SI 391))) 240 {*movsicc_insn} (nil))

(insn 210 686 211 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 249)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (nil))

(insn 211 210 212 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 249)
        (nil)))

(jump_insn 212 211 213 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20 -> ( 22 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 197
;;      reg 248 { }
;;   UD chains for insn luid 2 uid 198
;;      reg 159 { }
;;   UD chains for insn luid 3 uid 199
;;      reg 158 { }
;;   UD chains for insn luid 6 uid 685
;;      reg 158 { }
;;   UD chains for insn luid 7 uid 686
;;      reg 24 { }
;;      reg 390 { }
;;      reg 391 { }
;;   UD chains for insn luid 8 uid 210
;;      reg 159 { }
;;   UD chains for insn luid 9 uid 211
;;      reg 249 { }
;;   UD chains for insn luid 10 uid 212
;;      reg 24 { }


;; Succ edge  22 [50.0%] 
;; Succ edge  21 [50.0%]  (fallthru)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u293(11){ }u294(13){ }u295(25){ }u296(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  20 [50.0%]  (fallthru)
(note 213 212 214 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 217 21 arch/arm/kernel/setup.c:300 discrim 13 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x117229f0>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 21 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 159 165 170
;; live  gen 	 24 [cc] 250
;; live  kill	

;; Pred edge  20 [50.0%] 
(code_label 217 214 218 22 118 "" [1 uses])

(note 218 217 219 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 250)
        (and:SI (reg:SI 159 [ cacheid.308 ])
            (const_int 16 [0x10]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ cacheid.308 ])
        (nil)))

(insn 220 219 221 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 250)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (nil)))

(jump_insn 221 220 222 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 22 -> ( 24 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 219
;;      reg 159 { }
;;   UD chains for insn luid 1 uid 220
;;      reg 250 { }
;;   UD chains for insn luid 2 uid 221
;;      reg 24 { }


;; Succ edge  24 [50.0%] 
;; Succ edge  23 [50.0%]  (fallthru)

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u304(11){ }u305(13){ }u306(25){ }u307(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 170
;; live  gen 	 164
;; live  kill	

;; Pred edge  22 [50.0%]  (fallthru)
(note 222 221 223 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 226 23 arch/arm/kernel/setup.c:300 discrim 15 (set (reg/f:SI 164 [ iftmp.342 ])
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11722c00>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u308(11){ }u309(13){ }u310(25){ }u311(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158
;; lr  def 	 24 [cc] 164 392 393
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 158 165 170
;; live  gen 	 24 [cc] 164 392 393
;; live  kill	

;; Pred edge  22 [50.0%] 
(code_label 226 223 227 24 120 "" [1 uses])

(note 227 226 228 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 228 227 687 24 arch/arm/kernel/setup.c:300 discrim 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 158 [ D.26256 ])
        (nil)))

(insn 687 228 688 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 392)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11722870>)) 167 {*arm_movsi_insn} (nil))

(insn 688 687 689 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:SI 393)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11722750>)) 167 {*arm_movsi_insn} (nil))

(insn 689 688 690 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158 [ D.26256 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 690 689 237 24 arch/arm/kernel/setup.c:300 discrim 17 (set (reg/f:SI 164 [ iftmp.342 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 392)
            (reg:SI 393))) 240 {*movsicc_insn} (nil))
;; End of basic block 24 -> ( 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 228
;;      reg 158 { }
;;   UD chains for insn luid 3 uid 689
;;      reg 158 { }
;;   UD chains for insn luid 4 uid 690
;;      reg 24 { }
;;      reg 392 { }
;;      reg 393 { }


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 23 21 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u322(11){ }u323(13){ }u324(25){ }u325(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 252 253 256 258
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 165 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 166 169 252 253 256 258
;; live  kill	 14 [lr]

;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 237 690 238 25 119 "" [0 uses])

(note 238 237 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11679d20>)
        (nil)))

(insn 241 240 242 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 1 r1)
        (reg/f:SI 165 [ iftmp.338 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ iftmp.338 ])
        (nil)))

(insn 242 241 243 25 arch/arm/kernel/setup.c:300 discrim 21 (set (reg:SI 2 r2)
        (reg/f:SI 164 [ iftmp.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 164 [ iftmp.342 ])
        (nil)))

(call_insn 243 242 244 25 arch/arm/kernel/setup.c:300 discrim 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(call_insn 244 243 245 25 arch/arm/kernel/setup.c:445 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_init") [flags 0x3] <function_decl 0x512d9780 cpu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 245 244 246 25 arch/arm/kernel/setup.c:889 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 25 arch/arm/kernel/setup.c:889 (set (reg:SI 169 [ __machine_arch_type.365 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 68 [0x44])) [0 __machine_arch_type+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
                        (const_int 68 [0x44]))) [0 __machine_arch_type+0 S4 A32])
            (nil))))

(insn 247 246 251 25 arch/arm/kernel/setup.c:799 (set (reg/f:SI 253)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 251 247 252 25 arch/arm/kernel/setup.c:801 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 253)
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 252 251 254 25 arch/arm/kernel/setup.c:801 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 256)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 254 252 255 25 arch/arm/kernel/setup.c:803 (set (reg:SI 258)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 255 254 256 25 arch/arm/kernel/setup.c:803 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 253)
                (const_int 1068 [0x42c])) [0 init_tags.mem.start+0 S4 A32])
        (reg:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 258)
        (expr_list:REG_DEAD (reg/f:SI 253)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 256 255 281 25 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (symbol_ref:SI ("__arch_info_begin") [flags 0xc0] <var_decl 0x114add80 __arch_info_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 281 256 280 25 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 411)
        (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 25 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 241
;;      reg 165 { }
;;   UD chains for insn luid 2 uid 242
;;      reg 164 { }
;;   UD chains for insn luid 3 uid 243
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 244
;;      reg 13 { }
;;   UD chains for insn luid 6 uid 246
;;      reg 252 { }
;;   UD chains for insn luid 8 uid 251
;;      reg 253 { }
;;   UD chains for insn luid 9 uid 252
;;      reg 25 { }
;;      reg 256 { }
;;   UD chains for insn luid 11 uid 255
;;      reg 253 { }
;;      reg 258 { }


;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u344(11){ }u345(13){ }u346(25){ }u347(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  def 	 24 [cc] 259
;; live  in  	 166
;; live  gen 	 24 [cc] 259
;; live  kill	
;; rd  in  	(4)
1, 2, 3, 4
;; rd  gen 	(2)
0, 3
;; rd  kill	(3)
0, 1, 3

;; Pred edge  29 [95.5%] 
(code_label 280 281 259 26 126 "" [1 uses])

(note 259 280 260 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 26 arch/arm/kernel/setup.c:809 (set (reg:SI 259 [ <variable>.nr ])
        (mem/s/j:SI (reg/v/f:SI 166 [ mdesc ]) [0 <variable>.nr+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 261 260 262 26 arch/arm/kernel/setup.c:809 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 169 [ __machine_arch_type.365 ])
            (reg:SI 259 [ <variable>.nr ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 259 [ <variable>.nr ])
        (nil)))

(jump_insn 262 261 263 26 arch/arm/kernel/setup.c:809 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 275)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 26 -> ( 27 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 260
;;      reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 1 uid 261
;;      reg 169 { }
;;      reg 259 { d3(bb 26 insn 260) }
;;   UD chains for insn luid 2 uid 262
;;      reg 24 { d0(bb 26 insn 261) }


;; Succ edge  27 [0.0%]  (fallthru,loop_exit)
;; Succ edge  28 [100.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u352(11){ }u353(13){ }u354(25){ }u355(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  26 [0.0%]  (fallthru,loop_exit)
(note 263 262 267 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 267 263 268 27 arch/arm/kernel/setup.c:810 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x117240f0>)
        (nil)))

(insn 268 267 269 27 arch/arm/kernel/setup.c:810 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 269 268 270 27 arch/arm/kernel/setup.c:810 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 270 269 271 27 arch/arm/kernel/setup.c:815 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 271 270 275 27 arch/arm/kernel/setup.c:815 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 284)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 27 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 268
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 269
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 270
;;      reg 166 { }
;;   UD chains for insn luid 4 uid 271
;;      reg 24 { }


;; Succ edge  30 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 26) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u365(11){ }u366(13){ }u367(25){ }u368(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 166
;; live  in  	 166
;; live  gen 	 166
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(1)
2
;; rd  kill	(1)
2

;; Pred edge  26 [100.0%] 
(code_label 275 271 276 28 123 "" [1 uses])

(note 276 275 277 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 277 276 278 28 arch/arm/kernel/setup.c:808 (set (reg/v/f:SI 166 [ mdesc ])
        (plus:SI (reg/v/f:SI 166 [ mdesc ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
0, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 277
;;      reg 166 { d2(bb 28 insn 277) }


;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 25 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u370(11){ }u371(13){ }u372(25){ }u373(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 261
;; live  in  	 166
;; live  gen 	 24 [cc] 261
;; live  kill	
;; rd  in  	(4)
0, 2, 3, 4
;; rd  gen 	(2)
1, 4
;; rd  kill	(3)
0, 1, 4

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 278 277 279 29 122 "" [0 uses])

(note 279 278 713 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 713 279 282 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg/f:SI 261)
        (reg/f:SI 411)) -1 (nil))

(insn 282 713 283 29 arch/arm/kernel/setup.c:808 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 166 [ mdesc ])
            (reg/f:SI 411))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 261)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 166 [ mdesc ])
                (symbol_ref:SI ("__arch_info_end") [flags 0xc0] <var_decl 0x114adde0 __arch_info_end>))
            (nil))))

(jump_insn 283 282 284 29 arch/arm/kernel/setup.c:808 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 280)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 29 -> ( 26 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 169
;; live  out 	 166
;; rd  out 	(4)
1, 2, 3, 4
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 282
;;      reg 166 { d2(bb 28 insn 277) }
;;      reg 261 { d4(bb 25 insn 281) }
;;   eq_note reg 166 { d2(bb 28 insn 277) }
;;   UD chains for insn luid 2 uid 283
;;      reg 24 { d1(bb 29 insn 282) }


;; Succ edge  26 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 27 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u377(11){ }u378(13){ }u379(25){ }u380(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 169 170
;; live  gen 	 0 [r0] 1 [r1] 166
;; live  kill	 14 [lr]

;; Pred edge  27 [0.0%] 
;; Pred edge  29 [4.5%]  (fallthru,loop_exit)
(code_label 284 283 285 30 124 "" [1 uses])

(note 285 284 287 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 287 285 288 30 arch/arm/kernel/setup.c:816 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x1120ca80>)
        (nil)))

(insn 288 287 289 30 arch/arm/kernel/setup.c:816 (set (reg:SI 1 r1)
        (reg:SI 169 [ __machine_arch_type.365 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169 [ __machine_arch_type.365 ])
        (nil)))

(call_insn 289 288 290 30 arch/arm/kernel/setup.c:816 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_print") [flags 0x3] <function_decl 0x113ee700 early_print>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 290 289 291 30 arch/arm/kernel/setup.c:818 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_machine_table") [flags 0x3] <function_decl 0x113ee780 dump_machine_table>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 291 290 292 30 arch/arm/kernel/setup.c:818 (set (reg/v/f:SI 166 [ mdesc ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 288
;;      reg 169 { }
;;   UD chains for insn luid 2 uid 289
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 3 uid 290
;;      reg 13 { }


;; Succ edge  31 [100.0%]  (fallthru)

;; Start of basic block ( 30 27) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u387(11){ }u388(13){ }u389(25){ }u390(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 263
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 142 263
;; live  kill	

;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 292 291 293 31 125 "" [0 uses])

(note 293 292 294 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 294 293 295 31 arch/arm/kernel/setup.c:821 (set (reg/f:SI 263)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 295 294 296 31 arch/arm/kernel/setup.c:821 (set (reg:SI 142 [ __atags_pointer.361 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 263)
                (const_int 1080 [0x438])) [0 __atags_pointer+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 263)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1080 [0x438]))) [0 __atags_pointer+0 S4 A32])
            (nil))))

(insn 296 295 297 31 arch/arm/kernel/setup.c:821 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ __atags_pointer.361 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 297 296 298 31 arch/arm/kernel/setup.c:821 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 302)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 31 -> ( 32 33)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 295
;;      reg 263 { }
;;   UD chains for insn luid 2 uid 296
;;      reg 142 { }
;;   UD chains for insn luid 3 uid 297
;;      reg 24 { }


;; Succ edge  32 [50.0%]  (fallthru)
;; Succ edge  33 [50.0%] 

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u394(11){ }u395(13){ }u396(25){ }u397(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  31 [50.0%]  (fallthru)
(note 298 297 299 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 299 298 302 32 arch/arm/kernel/setup.c:822 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 142 [ __atags_pointer.361 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ __atags_pointer.361 ])
        (nil)))
;; End of basic block 32 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 299
;;      reg 142 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 31) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u399(11){ }u400(13){ }u401(25){ }u402(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  31 [50.0%] 
(code_label 302 299 303 33 127 "" [1 uses])

(note 303 302 304 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 304 303 305 33 arch/arm/kernel/setup.c:823 (set (reg:SI 143 [ D.26325 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 8 [0x8])) [0 <variable>.boot_params+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 305 304 306 33 arch/arm/kernel/setup.c:823 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 306 305 307 33 arch/arm/kernel/setup.c:823 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 311)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 33 -> ( 35 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 304
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 305
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 306
;;      reg 24 { }


;; Succ edge  35 [50.0%] 
;; Succ edge  34 [50.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u406(11){ }u407(13){ }u408(25){ }u409(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  33 [50.0%]  (fallthru)
(note 307 306 308 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 308 307 311 34 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 34 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u411(11){ }u412(13){ }u413(25){ }u414(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 24 [cc] 264
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 24 [cc] 264
;; live  kill	

;; Pred edge  33 [50.0%] 
(code_label 311 308 312 35 129 "" [1 uses])

(note 312 311 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 313 312 314 35 arch/arm/kernel/setup.c:831 (set (reg:SI 264)
        (const_int 1048575 [0xfffff])) 167 {*arm_movsi_insn} (nil))

(insn 314 313 315 35 arch/arm/kernel/setup.c:831 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143 [ D.26325 ])
            (reg:SI 264))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 264)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 143 [ D.26325 ])
                (const_int 1048575 [0xfffff]))
            (nil))))

(jump_insn 315 314 316 35 arch/arm/kernel/setup.c:831 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 324)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 35 -> ( 36 37)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 314
;;      reg 143 { }
;;      reg 264 { }
;;   eq_note reg 143 { }
;;   UD chains for insn luid 2 uid 315
;;      reg 24 { }


;; Succ edge  36 [0.0%]  (fallthru)
;; Succ edge  37 [100.0%] 

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u418(11){ }u419(13){ }u420(25){ }u421(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 0 [r0] 1 [r1] 136
;; live  kill	 14 [lr]

;; Pred edge  35 [0.0%]  (fallthru)
(note 316 315 318 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 36 arch/arm/kernel/setup.c:833 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1120cc60>)
        (nil)))

(insn 319 318 320 36 arch/arm/kernel/setup.c:833 (set (reg:SI 1 r1)
        (reg:SI 143 [ D.26325 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))

(call_insn 320 319 321 36 arch/arm/kernel/setup.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 321 320 324 36 arch/arm/kernel/setup.c:799 (set (reg/v/f:SI 136 [ tags.955 ])
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 36 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 319
;;      reg 143 { }
;;   UD chains for insn luid 2 uid 320
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 35) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u428(11){ }u429(13){ }u430(25){ }u431(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 166 170
;; live  gen 	 136
;; live  kill	

;; Pred edge  35 [100.0%] 
(code_label 324 321 325 37 130 "" [1 uses])

(note 325 324 326 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 326 325 327 37 arch/arm/kernel/setup.c:839 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg:SI 143 [ D.26325 ])
            (const_int -1073741824 [0xffffffffc0000000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ D.26325 ])
        (nil)))
;; End of basic block 37 -> ( 38)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 326
;;      reg 143 { }


;; Succ edge  38 [100.0%]  (fallthru)

;; Start of basic block ( 32 34 36 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u433(11){ }u434(13){ }u435(25){ }u436(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166
;; lr  def 	 24 [cc] 136 144 266 267 394
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 136 144 266 267 394
;; live  kill	

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
;; Pred edge  36 [100.0%]  (fallthru)
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 327 326 328 38 128 "" [0 uses])

(note 328 327 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 329 328 330 38 arch/arm/kernel/setup.c:852 (set (reg:SI 266)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 330 329 331 38 arch/arm/kernel/setup.c:852 (set (reg:SI 267 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 331 330 691 38 arch/arm/kernel/setup.c:852 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 267 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 266)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(insn 691 331 692 38 arch/arm/kernel/setup.c:860 (set (reg:SI 394)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1036 [0x40c])))) 167 {*arm_movsi_insn} (nil))

(insn 692 691 693 38 arch/arm/kernel/setup.c:860 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 267 [ <variable>.hdr.tag ])
            (reg:SI 266))) 219 {*arm_cmpsi_insn} (nil))

(insn 693 692 337 38 arch/arm/kernel/setup.c:860 (set (reg/v/f:SI 136 [ tags.955 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 394))) 240 {*movsicc_insn} (nil))

(insn 337 693 338 38 arch/arm/kernel/setup.c:863 (set (reg/f:SI 144 [ D.26323 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 32 [0x20])) [0 <variable>.fixup+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 338 337 339 38 arch/arm/kernel/setup.c:863 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.26323 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 339 338 340 38 arch/arm/kernel/setup.c:863 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 348)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 38 -> ( 39 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 330
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 331
;;      reg 266 { }
;;      reg 267 { }
;;   eq_note reg 267 { }
;;   UD chains for insn luid 4 uid 692
;;      reg 266 { }
;;      reg 267 { }
;;   UD chains for insn luid 5 uid 693
;;      reg 24 { }
;;      reg 136 { }
;;      reg 394 { }
;;   UD chains for insn luid 6 uid 337
;;      reg 166 { }
;;   UD chains for insn luid 7 uid 338
;;      reg 144 { }
;;   UD chains for insn luid 8 uid 339
;;      reg 24 { }


;; Succ edge  39 [69.8%]  (fallthru)
;; Succ edge  40 [30.2%] 

;; Start of basic block ( 38) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u453(11){ }u454(13){ }u455(25){ }u456(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 268
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 144 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 268
;; live  kill	 14 [lr]

;; Pred edge  38 [69.8%]  (fallthru)
(note 340 339 341 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 341 340 343 39 arch/arm/kernel/setup.c:864 (set (reg/f:SI 268)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 343 341 344 39 arch/arm/kernel/setup.c:864 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(insn 344 343 345 39 arch/arm/kernel/setup.c:864 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 345 344 346 39 arch/arm/kernel/setup.c:864 (set (reg:SI 2 r2)
        (reg/f:SI 268)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 268)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))

(insn 346 345 347 39 arch/arm/kernel/setup.c:864 (set (reg:SI 3 r3)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(call_insn 347 346 348 39 arch/arm/kernel/setup.c:864 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.26323 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.26323 ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (expr_list:REG_DEAD (reg:SI 0 r0)
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 39 -> ( 40)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 341
;;      reg 25 { }
;;   UD chains for insn luid 1 uid 343
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 344
;;      reg 136 { }
;;   UD chains for insn luid 3 uid 345
;;      reg 268 { }
;;   eq_note reg 25 { }
;;   UD chains for insn luid 5 uid 347
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;      reg 3 { }
;;      reg 144 { }


;; Succ edge  40 [100.0%]  (fallthru)

;; Start of basic block ( 38 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u469(11){ }u470(13){ }u471(25){ }u472(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 270 271
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 270 271
;; live  kill	

;; Pred edge  38 [30.2%] 
;; Pred edge  39 [100.0%]  (fallthru)
(code_label 348 347 349 40 132 "" [1 uses])

(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 40 arch/arm/kernel/setup.c:866 (set (reg:SI 270)
        (const_int 1413545985 [0x54410001])) 167 {*arm_movsi_insn} (nil))

(insn 351 350 352 40 arch/arm/kernel/setup.c:866 (set (reg:SI 271 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 352 351 353 40 arch/arm/kernel/setup.c:866 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
            (reg:SI 270))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 271 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 270)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 271 [ <variable>.hdr.tag ])
                    (const_int 1413545985 [0x54410001]))
                (nil)))))

(jump_insn 353 352 354 40 arch/arm/kernel/setup.c:866 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 40 -> ( 41 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 351
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 352
;;      reg 270 { }
;;      reg 271 { }
;;   eq_note reg 271 { }
;;   UD chains for insn luid 3 uid 353
;;      reg 24 { }


;; Succ edge  41 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%] 

;; Start of basic block ( 40) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u477(11){ }u478(13){ }u479(25){ }u480(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 272 273
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 24 [cc] 272 273
;; live  kill	

;; Pred edge  40 [0.0%]  (fallthru)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 355 354 356 41 arch/arm/kernel/setup.c:867 (set (reg/f:SI 272)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (nil))

(insn 356 355 357 41 arch/arm/kernel/setup.c:867 (set (reg:SI 273 [ meminfo.nr_banks ])
        (mem/s/j/c:SI (reg/f:SI 272) [0 meminfo.nr_banks+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 272)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>) [0 meminfo.nr_banks+0 S4 A32])
            (nil))))

(insn 357 356 358 41 arch/arm/kernel/setup.c:867 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 273 [ meminfo.nr_banks ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 273 [ meminfo.nr_banks ])
        (nil)))

(jump_insn 358 357 359 41 arch/arm/kernel/setup.c:867 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 412)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 41 -> ( 42 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 356
;;      reg 272 { }
;;   UD chains for insn luid 2 uid 357
;;      reg 273 { }
;;   UD chains for insn luid 3 uid 358
;;      reg 24 { }


;; Succ edge  42 [0.0%]  (fallthru)
;; Succ edge  52 [100.0%] 

;; Start of basic block ( 41) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u484(11){ }u485(13){ }u486(25){ }u487(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 135 409 410
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 135 409 410
;; live  kill	

;; Pred edge  41 [0.0%]  (fallthru)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 360 359 364 42 arch/arm/kernel/setup.c:867 (set (reg/v/f:SI 135 [ tags.957 ])
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(insn 364 360 369 42 arch/arm/kernel/setup.c:793 (set (reg:SI 409)
        (const_int 1413545986 [0x54410002])) 167 {*arm_movsi_insn} (nil))

(insn 369 364 378 42 arch/arm/kernel/setup.c:794 (set (reg:SI 410)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 42 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 360
;;      reg 136 { }


;; Succ edge  46 [100.0%]  (fallthru)

;; Start of basic block ( 46) -> 43
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u489(11){ }u490(13){ }u491(25){ }u492(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 409
;; lr  def 	 24 [cc] 274 275
;; live  in  	 135
;; live  gen 	 24 [cc] 274 275
;; live  kill	

;; Pred edge  46 [91.0%] 
(code_label 378 369 363 43 137 "" [1 uses])

(note 363 378 711 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 711 363 365 43 arch/arm/kernel/setup.c:793 (set (reg:SI 274)
        (reg:SI 409)) -1 (nil))

(insn 365 711 366 43 arch/arm/kernel/setup.c:793 (set (reg:SI 275 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 366 365 367 43 arch/arm/kernel/setup.c:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
            (reg:SI 409))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 275 [ <variable>.hdr.tag ])
        (expr_list:REG_DEAD (reg:SI 274)
            (expr_list:REG_EQUAL (compare:CC (reg:SI 275 [ <variable>.hdr.tag ])
                    (const_int 1413545986 [0x54410002]))
                (nil)))))

(jump_insn 367 366 368 43 arch/arm/kernel/setup.c:793 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 371)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 43 -> ( 44 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 711
;;      reg 409 { }
;;   UD chains for insn luid 1 uid 365
;;      reg 135 { }
;;   UD chains for insn luid 2 uid 366
;;      reg 275 { }
;;      reg 409 { }
;;   eq_note reg 275 { }
;;   UD chains for insn luid 3 uid 367
;;      reg 24 { }


;; Succ edge  44 [28.0%]  (fallthru)
;; Succ edge  45 [72.0%] 

;; Start of basic block ( 43) -> 44
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u497(11){ }u498(13){ }u499(25){ }u500(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 410
;; lr  def 	 276
;; live  in  	 135
;; live  gen 	 276
;; live  kill	

;; Pred edge  43 [28.0%]  (fallthru)
(note 368 367 712 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 712 368 370 44 arch/arm/kernel/setup.c:794 (set (reg:SI 276)
        (reg:SI 410)) -1 (nil))

(insn 370 712 371 44 arch/arm/kernel/setup.c:794 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ tags.957 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])
        (reg:SI 410)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 276)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 44 -> ( 45)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 712
;;      reg 410 { }
;;   UD chains for insn luid 1 uid 370
;;      reg 135 { }
;;      reg 410 { }


;; Succ edge  45 [100.0%]  (fallthru)

;; Start of basic block ( 43 44) -> 45
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u503(11){ }u504(13){ }u505(25){ }u506(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135 146 277
;; live  in  	 135
;; live  gen 	 135 146 277
;; live  kill	

;; Pred edge  43 [72.0%] 
;; Pred edge  44 [100.0%]  (fallthru)
(code_label 371 370 372 45 136 "" [1 uses])

(note 372 371 373 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 373 372 374 45 arch/arm/kernel/setup.c:792 (set (reg:SI 277 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 374 373 375 45 arch/arm/kernel/setup.c:792 (set (reg:SI 146 [ D.26316 ])
        (ashift:SI (reg:SI 277 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 277 [ <variable>.hdr.size ])
        (nil)))

(insn 375 374 376 45 arch/arm/kernel/setup.c:792 (set (reg/v/f:SI 135 [ tags.957 ])
        (plus:SI (reg/v/f:SI 135 [ tags.957 ])
            (reg:SI 146 [ D.26316 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146 [ D.26316 ])
        (nil)))
;; End of basic block 45 -> ( 46)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 373
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 374
;;      reg 277 { }
;;   UD chains for insn luid 2 uid 375
;;      reg 135 { }
;;      reg 146 { }


;; Succ edge  46 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 42 45) -> 46
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u511(11){ }u512(13){ }u513(25){ }u514(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 278
;; live  in  	 135
;; live  gen 	 24 [cc] 278
;; live  kill	

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  45 [100.0%]  (fallthru,dfs_back)
(code_label 376 375 377 46 135 "" [0 uses])

(note 377 376 379 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 379 377 380 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:SI 278 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 135 [ tags.957 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 380 379 381 46 arch/arm/kernel/setup.c:792 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 278 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 278 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 381 380 400 46 arch/arm/kernel/setup.c:792 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 378)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 46 -> ( 43 52)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 135
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 379
;;      reg 135 { }
;;   UD chains for insn luid 1 uid 380
;;      reg 278 { }
;;   UD chains for insn luid 2 uid 381
;;      reg 24 { }


;; Succ edge  43 [91.0%] 
;; Succ edge  52 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 50) -> 47
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u518(11){ }u519(13){ }u520(25){ }u521(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 24 [cc] 279 280
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 279 280
;; live  kill	

;; Pred edge  50 [95.5%] 
(code_label 400 381 385 47 140 "" [1 uses])

(note 385 400 386 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 386 385 387 47 arch/arm/kernel/setup.c:694 (set (reg:SI 279 [ <variable>.hdr.tag ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 387 386 388 47 arch/arm/kernel/setup.c:694 (set (reg:SI 280 [ <variable>.tag ])
        (mem/s/j:SI (reg/v/f:SI 147 [ t ]) [0 <variable>.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 388 387 389 47 arch/arm/kernel/setup.c:694 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 279 [ <variable>.hdr.tag ])
            (reg:SI 280 [ <variable>.tag ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 280 [ <variable>.tag ])
        (expr_list:REG_DEAD (reg:SI 279 [ <variable>.hdr.tag ])
            (nil))))

(jump_insn 389 388 390 47 arch/arm/kernel/setup.c:694 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 396)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 47 -> ( 48 49)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 386
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 387
;;      reg 147 { }
;;   UD chains for insn luid 2 uid 388
;;      reg 279 { }
;;      reg 280 { }
;;   UD chains for insn luid 3 uid 389
;;      reg 24 { }


;; Succ edge  48 [4.5%]  (fallthru,loop_exit)
;; Succ edge  49 [95.5%] 

;; Start of basic block ( 47) -> 48
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u527(11){ }u528(13){ }u529(25){ }u530(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 281
;; live  in  	 136 147
;; live  gen 	 0 [r0] 281
;; live  kill	 14 [lr]

;; Pred edge  47 [4.5%]  (fallthru,loop_exit)
(note 390 389 391 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 391 390 392 48 arch/arm/kernel/setup.c:695 (set (reg/f:SI 281 [ <variable>.parse ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ t ])
                (const_int 4 [0x4])) [0 <variable>.parse+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ t ])
        (nil)))

(insn 392 391 393 48 arch/arm/kernel/setup.c:695 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ tags.955 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 393 392 396 48 arch/arm/kernel/setup.c:695 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 281 [ <variable>.parse ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 281 [ <variable>.parse ])
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 48 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 391
;;      reg 147 { }
;;   UD chains for insn luid 1 uid 392
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 393
;;      reg 13 { }
;;      reg 0 { }
;;      reg 281 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 47) -> 49
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u536(11){ }u537(13){ }u538(25){ }u539(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 147
;; live  in  	 136 147 404
;; live  gen 	 147
;; live  kill	

;; Pred edge  47 [95.5%] 
(code_label 396 393 397 49 138 "" [1 uses])

(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 398 397 419 49 arch/arm/kernel/setup.c:693 (set (reg/v/f:SI 147 [ t ])
        (plus:SI (reg/v/f:SI 147 [ t ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 49 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 398
;;      reg 147 { }


;; Succ edge  50 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 53 49) -> 50
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u541(11){ }u542(13){ }u543(25){ }u544(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 406 407
;; lr  def 	 24 [cc] 282
;; live  in  	 136 147 404
;; live  gen 	 24 [cc] 282
;; live  kill	

;; Pred edge  53 [100.0%]  (fallthru)
;; Pred edge  49 [100.0%]  (fallthru,dfs_back)
(code_label 419 398 399 50 142 "" [0 uses])

(note 399 419 709 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 709 399 402 50 arch/arm/kernel/setup.c:693 (set (reg/f:SI 282)
        (reg/f:SI 407)) -1 (nil))

(insn 402 709 403 50 arch/arm/kernel/setup.c:693 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 147 [ t ])
            (reg/f:SI 406))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 282)
        (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 147 [ t ])
                (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>))
            (nil))))

(jump_insn 403 402 407 50 arch/arm/kernel/setup.c:693 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 400)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 50 -> ( 47 78)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 709
;;      reg 407 { }
;;   UD chains for insn luid 1 uid 402
;;      reg 147 { }
;;      reg 406 { }
;;   eq_note reg 147 { }
;;   UD chains for insn luid 2 uid 403
;;      reg 24 { }


;; Succ edge  47 [95.5%] 
;; Succ edge  78 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 48 78) -> 51
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u548(11){ }u549(13){ }u550(25){ }u551(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 136 148 283
;; live  in  	 136
;; live  gen 	 136 148 283
;; live  kill	

;; Pred edge  48 [100.0%]  (fallthru)
;; Pred edge  78 [100.0%]  (fallthru)
(code_label 407 403 408 51 139 "" [0 uses])

(note 408 407 409 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 409 408 410 51 arch/arm/kernel/setup.c:708 (set (reg:SI 283 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 410 409 411 51 arch/arm/kernel/setup.c:708 (set (reg:SI 148 [ D.26310 ])
        (ashift:SI (reg:SI 283 [ <variable>.hdr.size ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 283 [ <variable>.hdr.size ])
        (nil)))

(insn 411 410 412 51 arch/arm/kernel/setup.c:708 (set (reg/v/f:SI 136 [ tags.955 ])
        (plus:SI (reg/v/f:SI 136 [ tags.955 ])
            (reg:SI 148 [ D.26310 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ D.26310 ])
        (nil)))
;; End of basic block 51 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 409
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 410
;;      reg 283 { }
;;   UD chains for insn luid 2 uid 411
;;      reg 136 { }
;;      reg 148 { }


;; Succ edge  80 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 41 46) -> 52
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u556(11){ }u557(13){ }u558(25){ }u559(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 405 406 407 408
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  gen 	 405 406 407 408
;; live  kill	

;; Pred edge  41 [100.0%] 
;; Pred edge  46 [9.0%]  (fallthru,loop_exit)
(code_label 412 411 413 52 134 "" [1 uses])

(note 413 412 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 418 413 401 52 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/f:SI 405 [ t ])
        (symbol_ref:SI ("__tagtable_begin") [flags 0xc0] <var_decl 0x115eed80 __tagtable_begin>)) 167 {*arm_movsi_insn} (nil))

(insn 401 418 706 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 406)
        (symbol_ref:SI ("__tagtable_end") [flags 0xc0] <var_decl 0x115eede0 __tagtable_end>)) 167 {*arm_movsi_insn} (nil))

(insn 706 401 668 52 arch/arm/kernel/setup.c:693 (set (reg/f:SI 407)
        (reg/f:SI 406)) 167 {*arm_movsi_insn} (nil))

(insn 668 706 694 52 arch/arm/kernel/setup.c:710 (set (reg:SI 408)
        (symbol_ref/v/f:SI ("*.LC37") [flags 0x82] <string_cst 0x11728100>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 52 -> ( 80)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 706
;;      reg 406 { }


;; Succ edge  80 [100.0%]  (fallthru)

;; Start of basic block ( 52 51) -> 80
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 284
;; live  in  	 136
;; live  gen 	 24 [cc] 284
;; live  kill	

;; Pred edge  52 [100.0%]  (fallthru)
;; Pred edge  51 [100.0%]  (fallthru,dfs_back)
(note 694 668 414 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 414 694 415 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:SI 284 [ <variable>.hdr.size ])
        (mem/s/j:SI (reg/v/f:SI 136 [ tags.955 ]) [0 <variable>.hdr.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 415 414 416 80 arch/arm/kernel/setup.c:708 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 284 [ <variable>.hdr.size ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 284 [ <variable>.hdr.size ])
        (nil)))

(jump_insn 416 415 417 80 arch/arm/kernel/setup.c:708 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 422)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 80 -> ( 53 54)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 414
;;      reg 136 { }
;;   UD chains for insn luid 1 uid 415
;;      reg 284 { }
;;   UD chains for insn luid 2 uid 416
;;      reg 24 { }


;; Succ edge  53 [0.0%]  (fallthru)
;; Succ edge  54 [100.0%]  (loop_exit)

;; Start of basic block ( 80) -> 53
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u563(11){ }u564(13){ }u565(25){ }u566(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 405 406
;; lr  def 	 147 404
;; live  in  	 136
;; live  gen 	 147 404
;; live  kill	

;; Pred edge  80 [0.0%]  (fallthru)
(note 417 416 707 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 707 417 708 53 arch/arm/kernel/setup.c:708 discrim 1 (set (reg/v/f:SI 147 [ t ])
        (reg/f:SI 405 [ t ])) -1 (nil))

(insn 708 707 422 53 arch/arm/kernel/setup.c:693 (set (reg/f:SI 404)
        (reg/f:SI 406)) -1 (nil))
;; End of basic block 53 -> ( 50)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 147 404
;; live  out 	 136 147 404
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 707
;;      reg 405 { }
;;   UD chains for insn luid 1 uid 708
;;      reg 406 { }


;; Succ edge  50 [100.0%]  (fallthru)

;; Start of basic block ( 40 80) -> 54
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u567(11){ }u568(13){ }u569(25){ }u570(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 286 287 288 290 291 292 293
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 286 287 288 290 291 292 293
;; live  kill	 14 [lr]

;; Pred edge  40 [100.0%] 
;; Pred edge  80 [100.0%]  (loop_exit)
(code_label 422 708 423 54 133 "" [2 uses])

(note 423 422 425 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 425 423 426 54 arch/arm/kernel/setup.c:874 (set (reg:SI 0 r0)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 426 425 427 54 arch/arm/kernel/setup.c:874 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 from+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 427 426 428 54 arch/arm/kernel/setup.c:874 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 428 427 429 54 arch/arm/kernel/setup.c:874 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 429 428 430 54 arch/arm/kernel/setup.c:890 (set (reg/f:SI 286)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 430 429 431 54 arch/arm/kernel/setup.c:890 (set (mem/f/c/i:SI (reg/f:SI 286) [0 machine_desc+0 S4 A32])
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 286)
        (nil)))

(insn 431 430 432 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 287)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 432 431 433 54 arch/arm/kernel/setup.c:891 (set (reg/f:SI 288 [ <variable>.name ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 4 [0x4])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 433 432 434 54 arch/arm/kernel/setup.c:891 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 287)
                (const_int 24 [0x18])) [0 machine_name+0 S4 A32])
        (reg/f:SI 288 [ <variable>.name ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 288 [ <variable>.name ])
        (expr_list:REG_DEAD (reg/f:SI 287)
            (nil))))

(insn 434 433 436 54 arch/arm/kernel/setup.c:899 (set (reg:SI 290)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 436 434 437 54 arch/arm/kernel/setup.c:899 (set (reg:SI 291)
        (and:SI (reg:SI 290)
            (const_int 8 [0x8]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 290)
        (nil)))

(insn 437 436 438 54 arch/arm/kernel/setup.c:899 (set (reg:QI 292)
        (subreg:QI (reg:SI 291) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 291)
        (nil)))

(insn 438 437 439 54 arch/arm/kernel/setup.c:899 (set (reg:SI 293)
        (zero_extend:SI (reg:QI 292))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 292)
        (nil)))

(insn 439 438 440 54 arch/arm/kernel/setup.c:899 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 293)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 293)
        (nil)))

(jump_insn 440 439 441 54 arch/arm/kernel/setup.c:899 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 445)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 54 -> ( 55 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 426
;;      reg 25 { }
;;   UD chains for insn luid 3 uid 428
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 5 uid 430
;;      reg 166 { }
;;      reg 286 { }
;;   UD chains for insn luid 7 uid 432
;;      reg 166 { }
;;   UD chains for insn luid 8 uid 433
;;      reg 287 { }
;;      reg 288 { }
;;   UD chains for insn luid 9 uid 434
;;      reg 166 { }
;;   UD chains for insn luid 10 uid 436
;;      reg 290 { }
;;   UD chains for insn luid 11 uid 437
;;      reg 291 { }
;;   UD chains for insn luid 12 uid 438
;;      reg 292 { }
;;   UD chains for insn luid 13 uid 439
;;      reg 293 { }
;;   UD chains for insn luid 14 uid 440
;;      reg 24 { }


;; Succ edge  55 [29.0%]  (fallthru)
;; Succ edge  56 [71.0%] 

;; Start of basic block ( 54) -> 55
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u589(11){ }u590(13){ }u591(25){ }u592(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  54 [29.0%]  (fallthru)
(note 441 440 443 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 443 441 444 55 arch/arm/kernel/setup.c:900 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC35") [flags 0x82] <string_cst 0x11727620>)
        (nil)))

(call_insn 444 443 445 55 arch/arm/kernel/setup.c:900 (parallel [
            (call (mem:SI (symbol_ref:SI ("reboot_setup") [flags 0x41] <function_decl 0x115a7d80 reboot_setup>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 55 -> ( 56)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 444
;;      reg 13 { }
;;      reg 0 { }


;; Succ edge  56 [100.0%]  (fallthru)

;; Start of basic block ( 54 55) -> 56
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u596(11){ }u597(13){ }u598(25){ }u599(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166 170
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140 168 295 297 299 301 303 310 311 313 315 317 318 395 396 397 398 399 400 401 402 403
;; live  kill	 14 [lr]

;; Pred edge  54 [71.0%] 
;; Pred edge  55 [100.0%]  (fallthru)
(code_label 445 444 446 56 143 "" [1 uses])

(note 446 445 447 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 447 446 448 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 168 [ _text.368 ])
        (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)) 167 {*arm_movsi_insn} (nil))

(insn 448 447 449 56 arch/arm/kernel/setup.c:902 (set (reg/f:SI 295)
        (symbol_ref:SI ("init_mm") [flags 0xc0] <var_decl 0x10fe2000 init_mm>)) 167 {*arm_movsi_insn} (nil))

(insn 449 448 451 56 arch/arm/kernel/setup.c:902 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 128 [0x80])) [0 init_mm.start_code+0 S4 A32])
        (reg/f:SI 168 [ _text.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168 [ _text.368 ])
        (expr_list:REG_EQUAL (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
            (nil))))

(insn 451 449 452 56 arch/arm/kernel/setup.c:903 (set (reg/f:SI 297)
        (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)) 167 {*arm_movsi_insn} (nil))

(insn 452 451 454 56 arch/arm/kernel/setup.c:903 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 132 [0x84])) [0 init_mm.end_code+0 S4 A32])
        (reg/f:SI 297)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 297)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
            (nil))))

(insn 454 452 455 56 arch/arm/kernel/setup.c:904 (set (reg/f:SI 299)
        (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)) 167 {*arm_movsi_insn} (nil))

(insn 455 454 457 56 arch/arm/kernel/setup.c:904 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 140 [0x8c])) [0 init_mm.end_data+0 S4 A32])
        (reg/f:SI 299)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 299)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_edata") [flags 0xc0] <var_decl 0x113f3b40 _edata>)
            (nil))))

(insn 457 455 458 56 arch/arm/kernel/setup.c:905 (set (reg/f:SI 301)
        (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)) 167 {*arm_movsi_insn} (nil))

(insn 458 457 461 56 arch/arm/kernel/setup.c:905 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 295)
                (const_int 148 [0x94])) [0 init_mm.brk+0 S4 A32])
        (reg/f:SI 301)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 301)
        (expr_list:REG_DEAD (reg/f:SI 295)
            (expr_list:REG_EQUAL (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (nil)))))

(insn 461 458 463 56 arch/arm/kernel/setup.c:908 (set (reg/f:SI 303)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 463 461 464 56 arch/arm/kernel/setup.c:908 (set (reg:SI 0 r0)
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                (const_int 1084 [0x43c])))
        (nil)))

(insn 464 463 465 56 arch/arm/kernel/setup.c:908 (set (reg:SI 1 r1)
        (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("boot_command_line") [flags 0xc0] <var_decl 0x10a4f9c0 boot_command_line>)
        (nil)))

(insn 465 464 466 56 arch/arm/kernel/setup.c:908 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 466 465 470 56 arch/arm/kernel/setup.c:908 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 470 466 471 56 arch/arm/kernel/setup.c:909 (set (mem/f:SI (reg/v/f:SI 170 [ cmdline_p ]) [0 S4 A32])
        (reg/f:SI 303)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 303)
        (expr_list:REG_DEAD (reg/v/f:SI 170 [ cmdline_p ])
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
                        (const_int 1084 [0x43c])))
                (nil)))))

(call_insn 471 470 472 56 arch/arm/kernel/setup.c:911 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x41] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 472 471 474 56 arch/arm/kernel/setup.c:913 (parallel [
            (call (mem:SI (symbol_ref:SI ("sanity_check_meminfo") [flags 0x41] <function_decl 0x115a7d00 sanity_check_meminfo>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 474 472 475 56 arch/arm/kernel/setup.c:914 (set (reg:SI 0 r0)
        (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("meminfo") [flags 0xc0] <var_decl 0x114015a0 meminfo>)
        (nil)))

(insn 475 474 476 56 arch/arm/kernel/setup.c:914 (set (reg:SI 1 r1)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 476 475 477 56 arch/arm/kernel/setup.c:914 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_memblock_init") [flags 0x41] <function_decl 0x113e4000 arm_memblock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 477 476 478 56 arch/arm/kernel/setup.c:916 (set (reg:SI 0 r0)
        (reg/v/f:SI 166 [ mdesc ])) 167 {*arm_movsi_insn} (nil))

(call_insn 478 477 479 56 arch/arm/kernel/setup.c:916 (parallel [
            (call (mem:SI (symbol_ref:SI ("paging_init") [flags 0x41] <function_decl 0x115a7c80 paging_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 479 478 480 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 310)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 480 479 481 56 arch/arm/kernel/setup.c:543 (set (reg/f:SI 311)
        (plus:SI (reg/f:SI 168 [ _text.368 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                (const_int 1073741824 [0x40000000])))
        (nil)))

(insn 481 480 483 56 arch/arm/kernel/setup.c:543 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 311)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 311)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_text") [flags 0xc0] <var_decl 0x113f3960 _text>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 483 481 484 56 arch/arm/kernel/setup.c:544 (set (reg/f:SI 313)
        (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 484 483 486 56 arch/arm/kernel/setup.c:544 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 313)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 313)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_etext") [flags 0xc0] <var_decl 0x113f3a20 _etext>)
                    (const_int 1073741823 [0x3fffffff])))
            (nil))))

(insn 486 484 487 56 arch/arm/kernel/setup.c:545 (set (reg/f:SI 315)
        (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                (const_int 1073741824 [0x40000000])))) 167 {*arm_movsi_insn} (nil))

(insn 487 486 489 56 arch/arm/kernel/setup.c:545 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])
        (reg/f:SI 315)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 315)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_sdata") [flags 0xc0] <var_decl 0x113f3ae0 _sdata>)
                    (const_int 1073741824 [0x40000000])))
            (nil))))

(insn 489 487 490 56 arch/arm/kernel/setup.c:546 (set (reg/f:SI 317)
        (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                (const_int 1073741823 [0x3fffffff])))) 167 {*arm_movsi_insn} (nil))

(insn 490 489 491 56 arch/arm/kernel/setup.c:546 (set (mem/s/j:SI (plus:SI (reg/f:SI 310)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])
        (reg/f:SI 317)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 317)
        (expr_list:REG_DEAD (reg/f:SI 310)
            (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("_end") [flags 0xc0] <var_decl 0x113f3de0 _end>)
                        (const_int 1073741823 [0x3fffffff])))
                (nil)))))

(insn 491 490 492 56 arch/arm/kernel/setup.c:548 (set (reg/f:SI 318)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 492 491 565 56 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 318)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 318)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 565 492 496 56 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 395)
        (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)) 167 {*arm_movsi_insn} (nil))

(insn 496 565 497 56 arch/arm/kernel/setup.c:549 (set (reg:SI 396)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (nil))

(insn 497 496 502 56 arch/arm/kernel/setup.c:549 (set (reg:SI 397)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 502 497 517 56 arch/arm/kernel/setup.c:550 (set (reg/f:SI 398)
        (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)) 167 {*arm_movsi_insn} (nil))

(insn 517 502 520 56 arch/arm/kernel/setup.c:553 (set (reg:SI 399)
        (const_int -2147483136 [0xffffffff80000200])) 167 {*arm_movsi_insn} (nil))

(insn 520 517 523 56 arch/arm/kernel/setup.c:555 (set (reg:SI 400)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 523 520 538 56 arch/arm/kernel/setup.c:557 (set (reg/f:SI 401)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 538 523 557 56 arch/arm/kernel/setup.c:559 (set (reg:SI 402)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 28 [0x1c])))) 167 {*arm_movsi_insn} (nil))

(insn 557 538 564 56 arch/arm/kernel/setup.c:562 (set (reg:SI 403)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 56 [0x38])))) 167 {*arm_movsi_insn} (nil))
;; End of basic block 56 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 449
;;      reg 168 { }
;;      reg 295 { }
;;   UD chains for insn luid 4 uid 452
;;      reg 295 { }
;;      reg 297 { }
;;   UD chains for insn luid 6 uid 455
;;      reg 295 { }
;;      reg 299 { }
;;   UD chains for insn luid 8 uid 458
;;      reg 295 { }
;;      reg 301 { }
;;   UD chains for insn luid 10 uid 463
;;      reg 303 { }
;;   UD chains for insn luid 13 uid 466
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 14 uid 470
;;      reg 170 { }
;;      reg 303 { }
;;   UD chains for insn luid 15 uid 471
;;      reg 13 { }
;;   UD chains for insn luid 16 uid 472
;;      reg 13 { }
;;   UD chains for insn luid 18 uid 475
;;      reg 166 { }
;;   UD chains for insn luid 19 uid 476
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 20 uid 477
;;      reg 166 { }
;;   UD chains for insn luid 21 uid 478
;;      reg 13 { }
;;      reg 0 { }
;;   UD chains for insn luid 23 uid 480
;;      reg 168 { }
;;   UD chains for insn luid 24 uid 481
;;      reg 310 { }
;;      reg 311 { }
;;   UD chains for insn luid 26 uid 484
;;      reg 310 { }
;;      reg 313 { }
;;   UD chains for insn luid 28 uid 487
;;      reg 310 { }
;;      reg 315 { }
;;   UD chains for insn luid 30 uid 490
;;      reg 310 { }
;;      reg 317 { }
;;   UD chains for insn luid 32 uid 492
;;      reg 318 { }


;; Succ edge  64 [100.0%]  (fallthru)

;; Start of basic block ( 64) -> 57
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u647(11){ }u648(13){ }u649(25){ }u650(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 396 397 398 399 400 401
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  in  	 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 141 319 320 321 322 323 324 325 326 327 328 329 330 331 333 334 335
;; live  kill	 14 [lr]

;; Pred edge  64 [91.0%] 
(code_label 564 557 495 57 147 "" [1 uses])

(note 495 564 697 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 697 495 698 57 arch/arm/kernel/setup.c:549 (set (reg:SI 0 r0)
        (reg:SI 396)) -1 (nil))

(insn 698 697 498 57 arch/arm/kernel/setup.c:549 (set (reg:SI 1 r1)
        (reg:SI 397)) -1 (nil))

(insn 498 698 499 57 arch/arm/kernel/setup.c:549 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 499 498 500 57 arch/arm/kernel/setup.c:549 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem_low") [flags 0x41] <function_decl 0x1103c800 __alloc_bootmem_low>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 500 499 699 57 arch/arm/kernel/setup.c:549 (set (reg/v/f:SI 141 [ res ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 699 500 503 57 arch/arm/kernel/setup.c:550 (set (reg/f:SI 319)
        (reg/f:SI 398)) -1 (nil))

(insn 503 699 504 57 arch/arm/kernel/setup.c:550 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg/f:SI 398)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 319)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC36") [flags 0x82] <string_cst 0x11729f30>)
            (nil))))

(insn 504 503 505 57 arch/arm/kernel/setup.c:551 (set (reg:SI 321 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 505 504 506 57 arch/arm/kernel/setup.c:551 (set (reg:SI 322)
        (plus:SI (reg:SI 321 [ <variable>.base ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 321 [ <variable>.base ])
        (nil)))

(insn 506 505 507 57 arch/arm/kernel/setup.c:551 (set (reg:SI 320)
        (plus:SI (reg:SI 322)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 322)
        (expr_list:REG_EQUAL (plus:SI (reg:SI 321 [ <variable>.base ])
                (const_int 4095 [0xfff]))
            (nil))))

(insn 507 506 508 57 arch/arm/kernel/setup.c:551 (set (reg:SI 323)
        (lshiftrt:SI (reg:SI 320)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 320)
        (nil)))

(insn 508 507 509 57 arch/arm/kernel/setup.c:551 (set (reg:SI 324)
        (ashift:SI (reg:SI 323)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 323)
        (nil)))

(insn 509 508 510 57 arch/arm/kernel/setup.c:551 (set (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 324)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 324)
        (nil)))

(insn 510 509 511 57 arch/arm/kernel/setup.c:552 (set (reg:SI 326 [ <variable>.size ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ region ])
                (const_int 4 [0x4])) [0 <variable>.size+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 511 510 512 57 arch/arm/kernel/setup.c:552 (set (reg:SI 327 [ <variable>.base ])
        (mem/s/j:SI (reg/v/f:SI 140 [ region ]) [0 <variable>.base+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 512 511 513 57 arch/arm/kernel/setup.c:552 (set (reg:SI 325)
        (plus:SI (reg:SI 326 [ <variable>.size ])
            (reg:SI 327 [ <variable>.base ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 327 [ <variable>.base ])
        (expr_list:REG_DEAD (reg:SI 326 [ <variable>.size ])
            (nil))))

(insn 513 512 514 57 arch/arm/kernel/setup.c:552 (set (reg:SI 328)
        (lshiftrt:SI (reg:SI 325)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 325)
        (nil)))

(insn 514 513 515 57 arch/arm/kernel/setup.c:552 (set (reg:SI 329)
        (ashift:SI (reg:SI 328)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 328)
        (nil)))

(insn 515 514 516 57 arch/arm/kernel/setup.c:552 (set (reg:SI 330)
        (plus:SI (reg:SI 329)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 329)
        (nil)))

(insn 516 515 700 57 arch/arm/kernel/setup.c:552 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 330)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 330)
        (nil)))

(insn 700 516 518 57 arch/arm/kernel/setup.c:553 (set (reg:SI 331)
        (reg:SI 399)) -1 (nil))

(insn 518 700 701 57 arch/arm/kernel/setup.c:553 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 399)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 331)
        (expr_list:REG_EQUAL (const_int -2147483136 [0xffffffff80000200])
            (nil))))

(insn 701 518 521 57 arch/arm/kernel/setup.c:555 (set (reg:SI 0 r0)
        (reg:SI 400)) -1 (nil))

(insn 521 701 522 57 arch/arm/kernel/setup.c:555 (set (reg:SI 1 r1)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(call_insn 522 521 702 57 arch/arm/kernel/setup.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 702 522 524 57 arch/arm/kernel/setup.c:557 (set (reg/f:SI 333)
        (reg/f:SI 401)) -1 (nil))

(insn 524 702 525 57 arch/arm/kernel/setup.c:557 (set (reg:SI 334 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 28 [0x1c])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 28 [0x1c]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 525 524 526 57 arch/arm/kernel/setup.c:557 (set (reg:SI 335 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 526 525 527 57 arch/arm/kernel/setup.c:557 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 334 [ <variable>.start ])
            (reg:SI 335 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 335 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 334 [ <variable>.start ])
            (nil))))

(jump_insn 527 526 528 57 arch/arm/kernel/setup.c:557 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 57 -> ( 58 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; live  out 	 140 141 333
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 697
;;      reg 396 { }
;;   UD chains for insn luid 1 uid 698
;;      reg 397 { }
;;   UD chains for insn luid 3 uid 499
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;      reg 2 { }
;;   UD chains for insn luid 4 uid 500
;;      reg 0 { }
;;   UD chains for insn luid 5 uid 699
;;      reg 398 { }
;;   UD chains for insn luid 6 uid 503
;;      reg 141 { }
;;      reg 398 { }
;;   UD chains for insn luid 7 uid 504
;;      reg 140 { }
;;   UD chains for insn luid 8 uid 505
;;      reg 321 { }
;;   UD chains for insn luid 9 uid 506
;;      reg 322 { }
;;   eq_note reg 321 { }
;;   UD chains for insn luid 10 uid 507
;;      reg 320 { }
;;   UD chains for insn luid 11 uid 508
;;      reg 323 { }
;;   UD chains for insn luid 12 uid 509
;;      reg 141 { }
;;      reg 324 { }
;;   UD chains for insn luid 13 uid 510
;;      reg 140 { }
;;   UD chains for insn luid 14 uid 511
;;      reg 140 { }
;;   UD chains for insn luid 15 uid 512
;;      reg 326 { }
;;      reg 327 { }
;;   UD chains for insn luid 16 uid 513
;;      reg 325 { }
;;   UD chains for insn luid 17 uid 514
;;      reg 328 { }
;;   UD chains for insn luid 18 uid 515
;;      reg 329 { }
;;   UD chains for insn luid 19 uid 516
;;      reg 141 { }
;;      reg 330 { }
;;   UD chains for insn luid 20 uid 700
;;      reg 399 { }
;;   UD chains for insn luid 21 uid 518
;;      reg 141 { }
;;      reg 399 { }
;;   UD chains for insn luid 22 uid 701
;;      reg 400 { }
;;   UD chains for insn luid 23 uid 521
;;      reg 141 { }
;;   UD chains for insn luid 24 uid 522
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }
;;   UD chains for insn luid 25 uid 702
;;      reg 401 { }
;;   UD chains for insn luid 26 uid 524
;;      reg 401 { }
;;   UD chains for insn luid 27 uid 525
;;      reg 141 { }
;;   UD chains for insn luid 28 uid 526
;;      reg 334 { }
;;      reg 335 { }
;;   UD chains for insn luid 29 uid 527
;;      reg 24 { }


;; Succ edge  58 [50.0%]  (fallthru)
;; Succ edge  60 [50.0%] 

;; Start of basic block ( 57) -> 58
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u688(11){ }u689(13){ }u690(25){ }u691(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 333
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 337 338
;; live  in  	 140 141 333
;; live  gen 	 24 [cc] 337 338
;; live  kill	

;; Pred edge  57 [50.0%]  (fallthru)
(note 528 527 530 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 530 528 531 58 arch/arm/kernel/setup.c:558 (set (reg:SI 337 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 32 [0x20])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 333)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 32 [0x20]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 531 530 532 58 arch/arm/kernel/setup.c:558 (set (reg:SI 338 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 532 531 533 58 arch/arm/kernel/setup.c:558 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 337 [ <variable>.end ])
            (reg:SI 338 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 338 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 337 [ <variable>.end ])
            (nil))))

(jump_insn 533 532 534 58 arch/arm/kernel/setup.c:558 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 540)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 58 -> ( 59 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 530
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 531
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 532
;;      reg 337 { }
;;      reg 338 { }
;;   UD chains for insn luid 3 uid 533
;;      reg 24 { }


;; Succ edge  59 [29.0%]  (fallthru)
;; Succ edge  60 [71.0%] 

;; Start of basic block ( 58) -> 59
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u698(11){ }u699(13){ }u700(25){ }u701(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 402
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  58 [29.0%]  (fallthru)
(note 534 533 537 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 537 534 703 59 arch/arm/kernel/setup.c:559 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (nil))

(insn 703 537 539 59 arch/arm/kernel/setup.c:559 (set (reg:SI 1 r1)
        (reg:SI 402)) -1 (nil))

(call_insn 539 703 540 59 arch/arm/kernel/setup.c:559 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 59 -> ( 60)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 537
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 703
;;      reg 402 { }
;;   UD chains for insn luid 2 uid 539
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  60 [100.0%]  (fallthru)

;; Start of basic block ( 57 58 59) -> 60
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u709(11){ }u710(13){ }u711(25){ }u712(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 341 342 343
;; live  in  	 140 141
;; live  gen 	 24 [cc] 341 342 343
;; live  kill	

;; Pred edge  57 [50.0%] 
;; Pred edge  58 [71.0%] 
;; Pred edge  59 [100.0%]  (fallthru)
(code_label 540 539 541 60 145 "" [2 uses])

(note 541 540 704 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 704 541 543 60 arch/arm/kernel/setup.c:560 (set (reg/f:SI 341)
        (reg/f:SI 401)) -1 (nil))

(insn 543 704 544 60 arch/arm/kernel/setup.c:560 (set (reg:SI 342 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 56 [0x38])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                    (const_int 56 [0x38]))) [0 <variable>.start+0 S4 A32])
        (nil)))

(insn 544 543 545 60 arch/arm/kernel/setup.c:560 (set (reg:SI 343 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 141 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 545 544 546 60 arch/arm/kernel/setup.c:560 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 342 [ <variable>.start ])
            (reg:SI 343 [ <variable>.start ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 343 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 342 [ <variable>.start ])
            (nil))))

(jump_insn 546 545 547 60 arch/arm/kernel/setup.c:560 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 60 -> ( 61 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; live  out 	 140 141 341
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 704
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 543
;;      reg 401 { }
;;   UD chains for insn luid 2 uid 544
;;      reg 141 { }
;;   UD chains for insn luid 3 uid 545
;;      reg 342 { }
;;      reg 343 { }
;;   UD chains for insn luid 4 uid 546
;;      reg 24 { }


;; Succ edge  61 [50.0%]  (fallthru)
;; Succ edge  63 [50.0%] 

;; Start of basic block ( 60) -> 61
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u718(11){ }u719(13){ }u720(25){ }u721(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141 341
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 401
;; lr  def 	 24 [cc] 345 346
;; live  in  	 140 141 341
;; live  gen 	 24 [cc] 345 346
;; live  kill	

;; Pred edge  60 [50.0%]  (fallthru)
(note 547 546 549 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 549 547 550 61 arch/arm/kernel/setup.c:561 (set (reg:SI 345 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/f:SI 401)
                (const_int 60 [0x3c])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 341)
        (expr_list:REG_EQUAL (mem/s/j:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                        (const_int 60 [0x3c]))) [0 <variable>.end+0 S4 A32])
            (nil))))

(insn 550 549 551 61 arch/arm/kernel/setup.c:561 (set (reg:SI 346 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 551 550 552 61 arch/arm/kernel/setup.c:561 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 345 [ <variable>.end ])
            (reg:SI 346 [ <variable>.end ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 346 [ <variable>.end ])
        (expr_list:REG_DEAD (reg:SI 345 [ <variable>.end ])
            (nil))))

(jump_insn 552 551 553 61 arch/arm/kernel/setup.c:561 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 61 -> ( 62 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; live  out 	 140 141
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 549
;;      reg 401 { }
;;   UD chains for insn luid 1 uid 550
;;      reg 141 { }
;;   UD chains for insn luid 2 uid 551
;;      reg 345 { }
;;      reg 346 { }
;;   UD chains for insn luid 3 uid 552
;;      reg 24 { }


;; Succ edge  62 [29.0%]  (fallthru)
;; Succ edge  63 [71.0%] 

;; Start of basic block ( 61) -> 62
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u728(11){ }u729(13){ }u730(25){ }u731(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 403
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 140 141
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  61 [29.0%]  (fallthru)
(note 553 552 556 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 556 553 705 62 arch/arm/kernel/setup.c:562 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ res ])
        (nil)))

(insn 705 556 558 62 arch/arm/kernel/setup.c:562 (set (reg:SI 1 r1)
        (reg:SI 403)) -1 (nil))

(call_insn 558 705 559 62 arch/arm/kernel/setup.c:562 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 62 -> ( 63)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 556
;;      reg 141 { }
;;   UD chains for insn luid 1 uid 705
;;      reg 403 { }
;;   UD chains for insn luid 2 uid 558
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  63 [100.0%]  (fallthru)

;; Start of basic block ( 60 61 62) -> 63
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u739(11){ }u740(13){ }u741(25){ }u742(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 140
;; live  in  	 140
;; live  gen 	 140
;; live  kill	

;; Pred edge  60 [50.0%] 
;; Pred edge  61 [71.0%] 
;; Pred edge  62 [100.0%]  (fallthru)
(code_label 559 558 560 63 146 "" [2 uses])

(note 560 559 561 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 561 560 562 63 arch/arm/kernel/setup.c:548 (set (reg/v/f:SI 140 [ region ])
        (plus:SI (reg/v/f:SI 140 [ region ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))
;; End of basic block 63 -> ( 64)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 561
;;      reg 140 { }


;; Succ edge  64 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 56 63) -> 64
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u744(11){ }u745(13){ }u746(25){ }u747(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 395
;; lr  def 	 24 [cc] 349 351 352 353 354
;; live  in  	 140
;; live  gen 	 24 [cc] 349 351 352 353 354
;; live  kill	

;; Pred edge  56 [100.0%]  (fallthru)
;; Pred edge  63 [100.0%]  (fallthru,dfs_back)
(code_label 562 561 563 64 144 "" [0 uses])

(note 563 562 696 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 696 563 567 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 349)
        (reg/f:SI 395)) -1 (nil))

(insn 567 696 568 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 352 [ memblock.memory.cnt ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 8 [0x8])) [0 memblock.memory.cnt+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                    (const_int 8 [0x8]))) [0 memblock.memory.cnt+0 S4 A32])
        (nil)))

(insn 568 567 569 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 351)
        (ashift:SI (reg:SI 352 [ memblock.memory.cnt ])
            (const_int 3 [0x3]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 352 [ memblock.memory.cnt ])
        (nil)))

(insn 569 568 570 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg/f:SI 354 [ memblock.memory.regions ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 395)
                (const_int 16 [0x10])) [0 memblock.memory.regions+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 349)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("memblock") [flags 0xc0] <var_decl 0x113e61e0 memblock>)
                        (const_int 16 [0x10]))) [0 memblock.memory.regions+0 S4 A32])
            (nil))))

(insn 570 569 571 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:SI 353)
        (plus:SI (reg/f:SI 354 [ memblock.memory.regions ])
            (reg:SI 351))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 354 [ memblock.memory.regions ])
        (expr_list:REG_DEAD (reg:SI 351)
            (nil))))

(insn 571 570 572 64 arch/arm/kernel/setup.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 140 [ region ])
            (reg:SI 353))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 353)
        (nil)))

(jump_insn 572 571 573 64 arch/arm/kernel/setup.c:548 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 64 -> ( 57 65)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  out 	 140
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 696
;;      reg 395 { }
;;   UD chains for insn luid 1 uid 567
;;      reg 395 { }
;;   UD chains for insn luid 2 uid 568
;;      reg 352 { }
;;   UD chains for insn luid 3 uid 569
;;      reg 395 { }
;;   UD chains for insn luid 4 uid 570
;;      reg 351 { }
;;      reg 354 { }
;;   UD chains for insn luid 5 uid 571
;;      reg 140 { }
;;      reg 353 { }
;;   UD chains for insn luid 6 uid 572
;;      reg 24 { }


;; Succ edge  57 [91.0%] 
;; Succ edge  65 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 64) -> 65
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u757(11){ }u758(13){ }u759(25){ }u760(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 139
;; live  kill	

;; Pred edge  64 [9.0%]  (fallthru,loop_exit)
(note 573 572 574 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 574 573 575 65 arch/arm/kernel/setup.c:565 (set (reg:SI 139 [ D.26354 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 20 [0x14])) [0 <variable>.video_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 575 574 576 65 arch/arm/kernel/setup.c:565 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.26354 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 576 575 577 65 arch/arm/kernel/setup.c:565 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 588)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 65 -> ( 66 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 574
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 575
;;      reg 139 { }
;;   UD chains for insn luid 2 uid 576
;;      reg 24 { }


;; Succ edge  66 [29.0%]  (fallthru)
;; Succ edge  67 [71.0%] 

;; Start of basic block ( 65) -> 66
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u764(11){ }u765(13){ }u766(25){ }u767(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 355 357
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 166
;; live  gen 	 0 [r0] 1 [r1] 355 357
;; live  kill	 14 [lr]

;; Pred edge  65 [29.0%]  (fallthru)
(note 577 576 578 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 578 577 579 66 arch/arm/kernel/setup.c:566 (set (reg/f:SI 355)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 579 578 581 66 arch/arm/kernel/setup.c:566 (set (mem/s/j:SI (reg/f:SI 355) [0 <variable>.start+0 S4 A32])
        (reg:SI 139 [ D.26354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [ D.26354 ])
        (nil)))

(insn 581 579 582 66 arch/arm/kernel/setup.c:567 (set (reg:SI 357 [ <variable>.video_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 24 [0x18])) [0 <variable>.video_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 582 581 585 66 arch/arm/kernel/setup.c:567 (set (mem/s/j:SI (plus:SI (reg/f:SI 355)
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 357 [ <variable>.video_end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 357 [ <variable>.video_end ])
        (expr_list:REG_DEAD (reg/f:SI 355)
            (nil))))

(insn 585 582 586 66 arch/arm/kernel/setup.c:568 (set (reg:SI 0 r0)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e34de0 iomem_resource>)
        (nil)))

(insn 586 585 587 66 arch/arm/kernel/setup.c:568 (set (reg:SI 1 r1)
        (reg/f:SI 355)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))

(call_insn 587 586 588 66 arch/arm/kernel/setup.c:568 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 66 -> ( 67)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 579
;;      reg 139 { }
;;      reg 355 { }
;;   UD chains for insn luid 2 uid 581
;;      reg 166 { }
;;   UD chains for insn luid 3 uid 582
;;      reg 355 { }
;;      reg 357 { }
;;   UD chains for insn luid 5 uid 586
;;      reg 355 { }
;;   UD chains for insn luid 6 uid 587
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  67 [100.0%]  (fallthru)

;; Start of basic block ( 65 66) -> 67
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u780(11){ }u781(13){ }u782(25){ }u783(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 361 362 363 364
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 361 362 363 364
;; live  kill	

;; Pred edge  65 [71.0%] 
;; Pred edge  66 [100.0%]  (fallthru)
(code_label 588 587 589 67 148 "" [1 uses])

(note 589 588 590 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 590 589 592 67 arch/arm/kernel/setup.c:575 (set (reg:SI 361)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 592 590 593 67 arch/arm/kernel/setup.c:575 (set (reg:SI 362)
        (and:SI (reg:SI 361)
            (const_int 1 [0x1]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 361)
        (nil)))

(insn 593 592 594 67 arch/arm/kernel/setup.c:575 (set (reg:QI 363)
        (subreg:QI (reg:SI 362) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 362)
        (nil)))

(insn 594 593 595 67 arch/arm/kernel/setup.c:575 (set (reg:SI 364)
        (zero_extend:SI (reg:QI 363))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 363)
        (nil)))

(insn 595 594 596 67 arch/arm/kernel/setup.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 364)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 364)
        (nil)))

(jump_insn 596 595 597 67 arch/arm/kernel/setup.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 604)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 67 -> ( 68 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 590
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 592
;;      reg 361 { }
;;   UD chains for insn luid 2 uid 593
;;      reg 362 { }
;;   UD chains for insn luid 3 uid 594
;;      reg 363 { }
;;   UD chains for insn luid 4 uid 595
;;      reg 364 { }
;;   UD chains for insn luid 5 uid 596
;;      reg 24 { }


;; Succ edge  68 [29.0%]  (fallthru)
;; Succ edge  69 [71.0%] 

;; Start of basic block ( 67) -> 68
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u791(11){ }u792(13){ }u793(25){ }u794(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  67 [29.0%]  (fallthru)
(note 597 596 601 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 601 597 602 68 arch/arm/kernel/setup.c:576 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 602 601 603 68 arch/arm/kernel/setup.c:576 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 84 [0x54])))
        (nil)))

(call_insn 603 602 604 68 arch/arm/kernel/setup.c:576 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 68 -> ( 69)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 603
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  69 [100.0%]  (fallthru)

;; Start of basic block ( 67 68) -> 69
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u801(11){ }u802(13){ }u803(25){ }u804(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 369 370 371 372
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 369 370 371 372
;; live  kill	

;; Pred edge  67 [71.0%] 
;; Pred edge  68 [100.0%]  (fallthru)
(code_label 604 603 605 69 149 "" [1 uses])

(note 605 604 606 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 606 605 608 69 arch/arm/kernel/setup.c:577 (set (reg:SI 369)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 608 606 609 69 arch/arm/kernel/setup.c:577 (set (reg:SI 370)
        (and:SI (reg:SI 369)
            (const_int 2 [0x2]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 369)
        (nil)))

(insn 609 608 610 69 arch/arm/kernel/setup.c:577 (set (reg:QI 371)
        (subreg:QI (reg:SI 370) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 370)
        (nil)))

(insn 610 609 611 69 arch/arm/kernel/setup.c:577 (set (reg:SI 372)
        (zero_extend:SI (reg:QI 371))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 371)
        (nil)))

(insn 611 610 612 69 arch/arm/kernel/setup.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 372)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 372)
        (nil)))

(jump_insn 612 611 613 69 arch/arm/kernel/setup.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 621)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 69 -> ( 70 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 606
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 608
;;      reg 369 { }
;;   UD chains for insn luid 2 uid 609
;;      reg 370 { }
;;   UD chains for insn luid 3 uid 610
;;      reg 371 { }
;;   UD chains for insn luid 4 uid 611
;;      reg 372 { }
;;   UD chains for insn luid 5 uid 612
;;      reg 24 { }


;; Succ edge  70 [29.0%]  (fallthru)
;; Succ edge  71 [71.0%] 

;; Start of basic block ( 69) -> 70
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u812(11){ }u813(13){ }u814(25){ }u815(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  69 [29.0%]  (fallthru)
(note 613 612 618 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 618 613 619 70 arch/arm/kernel/setup.c:578 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 619 618 620 70 arch/arm/kernel/setup.c:578 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 112 [0x70])))) 167 {*arm_movsi_insn} (nil))

(call_insn 620 619 621 70 arch/arm/kernel/setup.c:578 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 70 -> ( 71)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 620
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  71 [100.0%]  (fallthru)

;; Start of basic block ( 69 70) -> 71
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u823(11){ }u824(13){ }u825(25){ }u826(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 24 [cc] 378 379 380 381
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 378 379 380 381
;; live  kill	

;; Pred edge  69 [71.0%] 
;; Pred edge  70 [100.0%]  (fallthru)
(code_label 621 620 622 71 150 "" [1 uses])

(note 622 621 623 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 623 622 625 71 arch/arm/kernel/setup.c:579 (set (reg:SI 378)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                    (const_int 28 [0x1c])) [0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 625 623 626 71 arch/arm/kernel/setup.c:579 (set (reg:SI 379)
        (and:SI (reg:SI 378)
            (const_int 4 [0x4]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 378)
        (nil)))

(insn 626 625 627 71 arch/arm/kernel/setup.c:579 (set (reg:QI 380)
        (subreg:QI (reg:SI 379) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 379)
        (nil)))

(insn 627 626 628 71 arch/arm/kernel/setup.c:579 (set (reg:SI 381)
        (zero_extend:SI (reg:QI 380))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:QI 380)
        (nil)))

(insn 628 627 629 71 arch/arm/kernel/setup.c:579 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 381)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 381)
        (nil)))

(jump_insn 629 628 630 71 arch/arm/kernel/setup.c:579 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 638)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 71 -> ( 72 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 623
;;      reg 166 { }
;;   UD chains for insn luid 1 uid 625
;;      reg 378 { }
;;   UD chains for insn luid 2 uid 626
;;      reg 379 { }
;;   UD chains for insn luid 3 uid 627
;;      reg 380 { }
;;   UD chains for insn luid 4 uid 628
;;      reg 381 { }
;;   UD chains for insn luid 5 uid 629
;;      reg 24 { }


;; Succ edge  72 [29.0%]  (fallthru)
;; Succ edge  73 [71.0%] 

;; Start of basic block ( 71) -> 72
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u834(11){ }u835(13){ }u836(25){ }u837(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  71 [29.0%]  (fallthru)
(note 630 629 635 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 635 630 636 72 arch/arm/kernel/setup.c:580 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e34d80 ioport_resource>)
        (nil)))

(insn 636 635 637 72 arch/arm/kernel/setup.c:580 (set (reg:SI 1 r1)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
                (const_int 140 [0x8c])))) 167 {*arm_movsi_insn} (nil))

(call_insn 637 636 638 72 arch/arm/kernel/setup.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("request_resource") [flags 0x41] <function_decl 0x10e39880 request_resource>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 72 -> ( 73)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 2 uid 637
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  73 [100.0%]  (fallthru)

;; Start of basic block ( 71 72) -> 73
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u845(11){ }u846(13){ }u847(25){ }u848(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 386 387
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 386 387
;; live  kill	

;; Pred edge  71 [71.0%] 
;; Pred edge  72 [100.0%]  (fallthru)
(code_label 638 637 639 73 151 "" [1 uses])

(note 639 638 640 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 640 639 641 73 arch/arm/kernel/setup.c:922 (set (reg/f:SI 386)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 641 640 642 73 arch/arm/kernel/setup.c:922 (set (reg:SI 387 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 386) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 386)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x11401660 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 642 641 643 73 arch/arm/kernel/setup.c:922 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 387 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 387 [ smp_on_up ])
        (nil)))

(jump_insn 643 642 644 73 arch/arm/kernel/setup.c:922 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 646)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 73 -> ( 74 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 641
;;      reg 386 { }
;;   UD chains for insn luid 2 uid 642
;;      reg 387 { }
;;   UD chains for insn luid 3 uid 643
;;      reg 24 { }


;; Succ edge  74 [29.0%]  (fallthru)
;; Succ edge  75 [71.0%] 

;; Start of basic block ( 73) -> 74
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u852(11){ }u853(13){ }u854(25){ }u855(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  73 [29.0%]  (fallthru)
(note 644 643 645 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(call_insn 645 644 646 74 arch/arm/kernel/setup.c:923 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init_cpus") [flags 0x41] <function_decl 0x10c8ef80 smp_init_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 74 -> ( 75)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 645
;;      reg 13 { }


;; Succ edge  75 [100.0%]  (fallthru)

;; Start of basic block ( 73 74) -> 75
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u857(11){ }u858(13){ }u859(25){ }u860(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; live  gen 	 24 [cc] 167
;; live  kill	 14 [lr]

;; Pred edge  73 [71.0%] 
;; Pred edge  74 [100.0%]  (fallthru)
(code_label 646 645 647 75 152 "" [1 uses])

(note 647 646 648 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(call_insn 648 647 649 75 arch/arm/kernel/setup.c:940 (parallel [
            (call (mem:SI (symbol_ref:SI ("early_trap_init") [flags 0x41] <function_decl 0x115a7700 early_trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 649 648 650 75 arch/arm/kernel/setup.c:942 (set (reg/f:SI 167 [ D.25817 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 166 [ mdesc ])
                (const_int 44 [0x2c])) [0 <variable>.init_early+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 166 [ mdesc ])
        (nil)))

(insn 650 649 651 75 arch/arm/kernel/setup.c:942 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 167 [ D.25817 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 651 650 652 75 arch/arm/kernel/setup.c:942 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 676)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 75 -> ( 76 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 648
;;      reg 13 { }
;;   UD chains for insn luid 1 uid 649
;;      reg 166 { }
;;   UD chains for insn luid 2 uid 650
;;      reg 167 { }
;;   UD chains for insn luid 3 uid 651
;;      reg 24 { }


;; Succ edge  76 [78.3%]  (fallthru)
;; Succ edge  79 [21.6%] 

;; Start of basic block ( 75) -> 76
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u865(11){ }u866(13){ }u867(25){ }u868(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  75 [78.3%]  (fallthru)
(note 652 651 653 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(call_insn 653 652 658 76 arch/arm/kernel/setup.c:943 (parallel [
            (call (mem:SI (reg/f:SI 167 [ D.25817 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 167 [ D.25817 ])
        (nil))
    (nil))
;; End of basic block 76 -> ( 79)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 653
;;      reg 13 { }
;;      reg 167 { }


;; Succ edge  79 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 77
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u871(11){ }u872(13){ }u873(25){ }u874(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 170
;; live  gen 	 160 162
;; live  kill	 24 [cc]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 658 653 659 77 114 "" [0 uses])

(note 659 658 660 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 660 659 661 77 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cputype.h:65 (parallel [
            (set (reg/v:SI 162 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c0, 1") ("=r") 0 []
                     [] 8199979))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 661 660 666 77 arch/arm/kernel/setup.c:265 (set (reg/v:SI 160 [ aliasing_icache ])
        (and:SI (reg/v:SI 162 [ __val ])
            (const_int 2048 [0x800]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 162 [ __val ])
        (nil)))
;; End of basic block 77 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 170
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 1 uid 661
;;      reg 162 { }


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 50) -> 78
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u876(11){ }u877(13){ }u878(25){ }u879(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 408
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 136
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  50 [4.5%]  (fallthru,loop_exit)
(note 666 661 710 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 710 666 669 78 arch/arm/kernel/setup.c:710 (set (reg:SI 0 r0)
        (reg:SI 408)) -1 (nil))

(insn 669 710 670 78 arch/arm/kernel/setup.c:710 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ tags.955 ])
                (const_int 4 [0x4])) [0 <variable>.hdr.tag+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 670 669 676 78 arch/arm/kernel/setup.c:710 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 78 -> ( 51)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  out 	 136
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }
;;   UD chains for insn luid 0 uid 710
;;      reg 408 { }
;;   UD chains for insn luid 1 uid 669
;;      reg 136 { }
;;   UD chains for insn luid 2 uid 670
;;      reg 13 { }
;;      reg 0 { }
;;      reg 1 { }


;; Succ edge  51 [100.0%]  (fallthru)

;; Start of basic block ( 76 75) -> 79
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u885(11){ }u886(13){ }u887(25){ }u888(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  76 [100.0%]  (fallthru)
;; Pred edge  75 [21.6%] 
(code_label 676 670 679 79 155 "" [1 uses])

(note 679 676 0 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 79 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  UD chains for artificial uses
;;   reg 11 { }
;;   reg 13 { }
;;   reg 25 { }
;;   reg 26 { }


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 281.
deleting insn with uid = 281.
rescanning insn with uid = 282.
deleting insn with uid = 282.
rescanning insn with uid = 713.
deleting insn with uid = 713.
ending the processing of deferred insns
