#include "vmon/config.h"

#ifdef WITH_TESTCODE

.global testcode
.global testcode_RV32I
.global testcode_RV64I
.global testcode_RVM
.global testcode_RVA
.global testcode_RVF
.global testcode_RVD
.global testcode_RVQ
.global testcode_RVC
.global testcode_RVV
.global testcode_RVZicsr
.global testcode_RVZifencei
.global testcode_RVPRIV
.global testcode_PSEUDO


.text


testcode:

#ifdef WITH_TESTCODE_RV32I
.option push
.option norvc
testcode_RV32I:
    ret
    nop
    ecall
    ebreak  
    fence   i, i   
    fence   o, o   
    fence   r, r   
    fence   w, w   
    fence   io, io
    fence   rw, rw   
    fence   iorw, iorw
    fence.tso
    add     x0, x0, x0
    add     x31, x31, x31
    sub     x0, x0, x0
    sub     x31, x31, x31
    xor     x0, x0, x0
    xor     x31, x31, x31
    or      x0, x0, x0
    or      x31, x31, x31
    and     x0, x0, x0
    and     x31, x31, x31
    sll     x0, x0, x0
    sll     x31, x31, x31
    srl     x0, x0, x0
    srl     x31, x31, x31
    sra     x0, x0, x0
    sra     x31, x31, x31
    slt     x0, x0, x0
    slt     x31, x31, x31
    sltu    x0, x0, x0
    sltu    x31, x31, x31
    addi    x0, x0, 0
    addi    x31, x31, 0
    addi    x0, x0, 2047
    addi    x31, x31, 2047
    addi    x0, x0, -2048
    addi    x31, x31, -2048
    xori    x0, x0, 0
    xori    x31, x31, 0
    xori    x0, x0, 2047
    xori    x31, x31, 2047
    xori    x0, x0, -2048
    xori    x31, x31, -2048
    ori     x0, x0, 0
    ori     x31, x31, 0
    ori     x0, x0, 2047
    ori     x31, x31, 2047
    ori     x0, x0, -2048
    ori     x31, x31, -2048
    andi    x0, x0, 0
    andi    x31, x31, 0
    andi    x0, x0, 2047
    andi    x31, x31, 2047
    andi    x0, x0, -2048
    andi    x31, x31, -2048
    slli    x0, x0, 0x0
    slli    x31, x31, 0x0
    slli    x0, x0, 0x1f
    slli    x31, x31, 0x1f
    srli    x0, x0, 0x0
    srli    x31, x31, 0x0
    srli    x0, x0, 0x1f
    srli    x31, x31, 0x1f
    srai    x0, x0, 0x0
    srai    x31, x31, 0x0
    srai    x0, x0, 0x1f
    srai    x31, x31, 0x1f
    slti    x0, x0, 0x0
    slti    x31, x31, 0x0
    slti    x0, x0, 0x1f
    slti    x31, x31, 0x1f
    slti    x0, x0, 0x3f
    slti    x31, x31, 0x3f
    sltiu   x0, x0, 0x0
    sltiu   x31, x31, 0x0
    sltiu   x0, x0, 0x1f
    sltiu   x31, x31, 0x1f
    sltiu   x0, x0, 0x3f
    sltiu   x31, x31, 0x3f
    lb      x0, 0(x0) #0x0
    lb      x0, 2047(x0) #0x7ff
    lb      x0, -2048(x0) #0xfffffffffffff800   
    lh      x31, 0(x31)
    lh      x31, 2047(x31)
    lh      x31, -2048(x31)
    lw      x0, 0(x0)
    lw      x0, 2047(x0)
    lw      x0, -2048(x0)
    lbu     x31, 0(x31)
    lbu     x31, 2047(x31)
    lbu     x31, -2048(x31)
    lhu     x31, 0(x31)
    lhu     x31, 2047(x31)
    lhu     x31, -2048(x31)
    sb      x0, 0(x0)
    sb      x0, 2047(x0)
    sb      x0, -2048(x0)
    sh      x31, 0(x31)
    sh      x31, 2047(x31)
    sh      x31, -2048(x31)
    sw      x0, 0(x0)
    sw      x0, 2047(x0)
    sw      x0, -2048(x0)
testcode_branch_backward:
    beq     zero, zero, testcode_branch_backward
    beq     zero, zero, testcode_branch_forward
    bne     zero, zero, testcode_branch_backward
    bne     zero, zero, testcode_branch_forward
    blt     zero, zero, testcode_branch_backward
    blt     zero, zero, testcode_branch_forward
    bge     zero, zero, testcode_branch_backward
    bge     zero, zero, testcode_branch_forward
    bltu    zero, zero, testcode_branch_backward
    bltu    zero, zero, testcode_branch_forward
    bgeu    zero, zero, testcode_branch_backward
    bgeu    zero, zero, testcode_branch_forward
testcode_branch_forward: 
testcode_jal_backward:
    jal     x0, testcode_jal_backward
    jal     x0, testcode_jal_forward
    jal     x31, testcode_jal_backward
    jal     x31, testcode_jal_forward
    jalr    x0, 2047
    jalr    x0, -2048
    jalr    x31, 2047
    jalr    x31, -2048
testcode_jal_forward:
    lui     x0, 0
    lui     x0, 31
    lui     x0, 1048575
    auipc   x0, 0
    auipc   x0, 31
    auipc   x0, 1048575
.option pop /* norvc */
.size testcode_RV32I, .-testcode_RV32I
#endif /* WITH_TESTCODE_RV32I */


# RV64I
#if defined(WITH_TESTCODE_RV64I) && (XLEN >= 64)
.option push
.option norvc
testcode_RV64I:
    lwu     x0, 0(x0)
    lwu     x0, 2047(x0)
    lwu     x0, -2048(x0)
    lwu     x31, 0(x0)
    lwu     x31, 2047(x0)
    lwu     x31, -2048(x0)
    ld      x0, 0(x0)
    ld      x0, 2047(x0)
    ld      x0, -2048(x0)
    ld      x31, 0(x0)
    ld      x31, 2047(x0)
    ld      x31, -2048(x0)
    sd      x0, 0(x0)
    sd      x0, 2047(x0)
    sd      x0, -2048(x0)
    sd      x31, 0(x0)
    sd      x31, 2047(x0)
    sd      x31, -2048(x0)
    addiw   x0, x0, 0
    addiw   x31, x31, 0
    addiw   x0, x0, 31
    addiw   x31, x31, 31
    addiw   x0, x0, 63
    addiw   x31, x31, 63
    srliw   x0, x0, 0
    srliw   x31, x31, 0
    srliw   x0, x0, 31
    srliw   x31, x31, 31
    srli    x0, x0, 0x3f
    srli    x31, x31, 0x3f
    slliw   x0, x0, 0
    slliw   x31, x31, 0
    slliw   x0, x0, 31
    slliw   x31, x31, 31
    slli    x0, x0, 0x3f
    slli    x31, x31, 0x3f
    sraiw   x0, x0, 0
    sraiw   x31, x31, 0
    sraiw   x0, x0, 31
    sraiw   x31, x31, 31
    srai    x0, x0, 0x3f
    srai    x31, x31, 0x3f
    addw    x0, x0, 0
    addw    x31, x31, 0
    addw    x0, x0, 31
    addw    x31, x31, 31
    subw    x0, x0, x0
    subw    x0, x0, x31
    subw    x31, x31, x0
    subw    x31, x31, x31
    srlw    x0, x0, 0
    srlw    x31, x31, 0
    srlw    x0, x0, 31
    srlw    x31, x31, 31
    sllw    x0, x0, 0
    sllw    x31, x31, 0
    sllw    x0, x0, 31
    sllw    x31, x31, 31
    sraw    x0, x0, 0
    sraw    x31, x31, 0
    sraw    x0, x0, 31
    sraw    x31, x31, 31
.option pop /* norvc */
.size testcode_RV64I, .-testcode_RV64I
#endif /* WITH_TESTCODE_RV32I */


#ifdef WITH_TESTCODE_RVM
.option push
.option norvc
testcode_RVM:
    # RV32M
    mul     x0, x1, x2
    mul     x29, x30, x31
    mulh    x0, x1, x2
    mulh    x29, x30, x31
    mulhu   x0, x1, x2
    mulhu   x29, x30, x31
    mulhsu  x0, x1, x2
    mulhsu  x29, x30, x31
    div     x0, x1, x2
    div     x29, x30, x31
    divu    x0, x1, x2
    divu    x29, x30, x31
    rem     x0, x1, x2
    rem     x29, x30, x31
    remu    x0, x1, x2
    remu    x29, x30, x31
    # RV64M
    #if XLEN >= 64 
        mulw     x0, x1, x2
        mulw     x29, x30, x31
        divw     x0, x1, x2
        divw     x29, x30, x31
        remw     x0, x1, x2
        remw     x29, x30, x31
        remuw    x0, x1, x2
        remuw    x29, x30, x31
    #endif
.option pop /* norvc */
.size testcode_RVM, .-testcode_RVM
#endif /* WITH_TESTCODE_RVM */


#ifdef WITH_TESTCODE_RVA
.option push
.option norvc
testcode_RVA:
    # RV32A
    lr.w            x0, (x1)
    lr.w            x30, (x31)
    lr.w.aq         x0, (x1)
    lr.w.aq         x30, (x31)
    lr.w.rl         x0, (x1)
    lr.w.rl         x30, (x31)
    lr.w.aqrl       x0, (x1)
    lr.w.aqrl       x30, (x31)
    sc.w            x0, x1, (x2)
    sc.w            x29, x30, (x31)
    sc.w.aq         x0, x0, (x0)
    sc.w.aq         x31, x31, (x31)
    sc.w.rl         x0, x0, (x0)
    sc.w.rl         x31, x31, (x31)
    sc.w.aqrl       x0, x0, (x0)
    sc.w.aqrl       x31, x31, (x31)
    amoswap.w       x0, x0, (x0)
    amoswap.w       x31, x31, (x31)
    amoswap.w.aq    x0, x0, (x0)
    amoswap.w.aq    x31, x31, (x31)
    amoswap.w.rl    x0, x0, (x0)
    amoswap.w.rl    x31, x31, (x31)
    amoswap.w.aqrl  x0, x0, (x0)
    amoswap.w.aqrl  x31, x31, (x31)
    amoadd.w        x0, x0, (x0)
    amoadd.w        x31, x31, (x31)
    amoadd.w.aq     x0, x0, (x0)
    amoadd.w.aq     x31, x31, (x31)
    amoadd.w.rl     x0, x0, (x0)
    amoadd.w.rl     x31, x31, (x31)
    amoadd.w.aqrl   x0, x0, (x0)
    amoadd.w.aqrl   x31, x31, (x31)
    amoxor.w        x0, x0, (x0)
    amoxor.w        x31, x31, (x31)
    amoxor.w.aq     x0, x0, (x0)
    amoxor.w.aq     x31, x31, (x31)
    amoxor.w.rl     x0, x0, (x0)
    amoxor.w.rl     x31, x31, (x31)
    amoxor.w.aqrl   x0, x0, (x0)
    amoxor.w.aqrl   x31, x31, (x31)
    amoand.w        x0, x0, (x0)
    amoand.w        x31, x31, (x31)
    amoand.w.aq     x0, x0, (x0)
    amoand.w.aq     x31, x31, (x31)
    amoand.w.rl     x0, x0, (x0)
    amoand.w.rl     x31, x31, (x31)
    amoand.w.aqrl   x0, x0, (x0)
    amoand.w.aqrl   x31, x31, (x31)
    amoor.w         x0, x0, (x0)
    amoor.w         x31, x31, (x31)
    amoor.w.aq      x0, x0, (x0)
    amoor.w.aq      x31, x31, (x31)
    amoor.w.rl      x0, x0, (x0)
    amoor.w.rl      x31, x31, (x31)
    amoor.w.aqrl    x0, x0, (x0)
    amoor.w.aqrl    x31, x31, (x31)
    amomin.w        x0, x0, (x0)
    amomin.w        x31, x31, (x31)
    amomin.w.aq     x0, x0, (x0)
    amomin.w.aq     x31, x31, (x31)
    amomin.w.rl     x0, x0, (x0)
    amomin.w.rl     x31, x31, (x31)
    amomin.w.aqrl   x0, x0, (x0)
    amomin.w.aqrl   x31, x31, (x31)
    amomax.w        x0, x0, (x0)
    amomax.w        x31, x31, (x31)
    amomax.w.aq     x0, x0, (x0)
    amomax.w.aq     x31, x31, (x31)
    amomax.w.rl     x0, x0, (x0)
    amomax.w.rl     x31, x31, (x31)
    amomax.w.aqrl   x0, x0, (x0)
    amomax.w.aqrl   x31, x31, (x31)
    amominu.w       x0, x0, (x0)
    amominu.w       x31, x31, (x31)
    amominu.w.aq    x0, x0, (x0)
    amominu.w.aq    x31, x31, (x31)
    amominu.w.rl    x0, x0, (x0)
    amominu.w.rl    x31, x31, (x31)
    amominu.w.aqrl  x0, x0, (x0)
    amominu.w.aqrl  x31, x31, (x31)
    amomaxu.w       x0, x0, (x0)
    amomaxu.w       x31, x31, (x31)
    amomaxu.w.aq    x0, x0, (x0)
    amomaxu.w.aq    x31, x31, (x31)
    amomaxu.w.rl    x0, x0, (x0)
    amomaxu.w.rl    x31, x31, (x31)
    amomaxu.w.aqrl  x0, x0, (x0)
    amomaxu.w.aqrl  x31, x31, (x31)
    # RV64A
    #if XLEN >= 64
        lr.d            x0, (x1)
        lr.d            x30, (x31)
        lr.d.aq         x0, (x1)
        lr.d.aq         x30, (x31)
        lr.d.rl         x0, (x1)
        lr.d.rl         x30, (x31)
        lr.d.aqrl       x0, (x1)
        lr.d.aqrl       x30, (x31)
        sc.d            x0, x0, (x0)
        sc.d            x31, x31, (x31)
        sc.d.aq         x0, x0, (x0)
        sc.d.aq         x31, x31, (x31)
        sc.d.rl         x0, x0, (x0)
        sc.d.rl         x31, x31, (x31)
        sc.d.aqrl       x0, x0, (x0)
        sc.d.aqrl       x31, x31, (x31)
        amoswap.d       x0, x0, (x0)
        amoswap.d       x31, x31, (x31)
        amoswap.d.aq    x0, x0, (x0)
        amoswap.d.aq    x31, x31, (x31)
        amoswap.d.rl    x0, x0, (x0)
        amoswap.d.rl    x31, x31, (x31)
        amoswap.d.aqrl  x0, x0, (x0)
        amoswap.d.aqrl  x31, x31, (x31)
        amoadd.d        x0, x0, (x0)
        amoadd.d        x31, x31, (x31)
        amoadd.d.aq     x0, x0, (x0)
        amoadd.d.aq     x31, x31, (x31)
        amoadd.d.rl     x0, x0, (x0)
        amoadd.d.rl     x31, x31, (x31)
        amoadd.d.aqrl   x0, x0, (x0)
        amoadd.d.aqrl   x31, x31, (x31)
        amoxor.d        x0, x0, (x0)
        amoxor.d        x31, x31, (x31)
        amoxor.d.aq     x0, x0, (x0)
        amoxor.d.aq     x31, x31, (x31)
        amoxor.d.rl     x0, x0, (x0)
        amoxor.d.rl     x31, x31, (x31)
        amoxor.d.aqrl   x0, x0, (x0)
        amoxor.d.aqrl   x31, x31, (x31)
        amoand.d        x0, x0, (x0)
        amoand.d        x31, x31, (x31)
        amoand.d.aq     x0, x0, (x0)
        amoand.d.aq     x31, x31, (x31)
        amoand.d.rl     x0, x0, (x0)
        amoand.d.rl     x31, x31, (x31)
        amoand.d.aqrl   x0, x0, (x0)
        amoand.d.aqrl   x31, x31, (x31)
        amoor.d         x0, x0, (x0)
        amoor.d         x31, x31, (x31)
        amoor.d.aq      x0, x0, (x0)
        amoor.d.aq      x31, x31, (x31)
        amoor.d.rl      x0, x0, (x0)
        amoor.d.rl      x31, x31, (x31)
        amoor.d.aqrl    x0, x0, (x0)
        amoor.d.aqrl    x31, x31, (x31)
        amomin.d        x0, x0, (x0)
        amomin.d        x31, x31, (x31)
        amomin.d.aq     x0, x0, (x0)
        amomin.d.aq     x31, x31, (x31)
        amomin.d.rl     x0, x0, (x0)
        amomin.d.rl     x31, x31, (x31)
        amomin.d.aqrl   x0, x0, (x0)
        amomin.d.aqrl   x31, x31, (x31)
        amomax.d        x0, x0, (x0)
        amomax.d        x31, x31, (x31)
        amomax.d.aq     x0, x0, (x0)
        amomax.d.aq     x31, x31, (x31)
        amomax.d.rl     x0, x0, (x0)
        amomax.d.rl     x31, x31, (x31)
        amomax.d.aqrl   x0, x0, (x0)
        amomax.d.aqrl   x31, x31, (x31)
        amominu.d       x0, x0, (x0)
        amominu.d       x31, x31, (x31)
        amominu.d.aq    x0, x0, (x0)
        amominu.d.aq    x31, x31, (x31)
        amominu.d.rl    x0, x0, (x0)
        amominu.d.rl    x31, x31, (x31)
        amominu.d.aqrl  x0, x0, (x0)
        amominu.d.aqrl  x31, x31, (x31)
        amomaxu.d       x0, x0, (x0)
        amomaxu.d       x31, x31, (x31)
        amomaxu.d.aq    x0, x0, (x0)
        amomaxu.d.aq    x31, x31, (x31)
        amomaxu.d.rl    x0, x0, (x0)
        amomaxu.d.rl    x31, x31, (x31)
        amomaxu.d.aqrl  x0, x0, (x0)
        amomaxu.d.aqrl  x31, x31, (x31)
    #endif
.option pop /* norvc */
.size testcode_RVA, .-testcode_RVA
#endif /* WITH_TESTCODE_RVA */


#ifdef WITH_TESTCODE_RVF
testcode_RVF:
.option push
.option norvc
    flw         f0, 0(x0)
    flw         f31, 0(x31)
    flw         f0, 2047(x0)
    flw         f31, -2048(x31)
    fsw         f0, 0(x0)
    fsw         f31, 0(x31)
    fsw         f0, 2047(x0)
    fsw         f31, -2048(x31)
    fmadd.s     f0, f1, f2, f3
    fmadd.s     f28, f29, f30, f31
    fmsub.s     f0, f1, f2, f3
    fmsub.s     f28, f29, f30, f31
    fnmadd.s    f0, f1, f2, f3
    fnmadd.s    f28, f29, f30, f31
    fnmsub.s    f0, f1, f2, f3
    fnmsub.s    f28, f29, f30, f31
    fadd.s      f0, f1, f2
    fadd.s      f29, f30, f31
    fsub.s      f0, f1, f2
    fsub.s      f29, f30, f31
    fmul.s      f0, f1, f2
    fmul.s      f29, f30, f31
    fdiv.s      f0, f1, f2
    fdiv.s      f29, f30, f31
    fsqrt.s     f0, f0    
    fsqrt.s     f31, f31
    fsgnj.s     f0, f1, f2 
    fsgnj.s     f29, f30, f31 
    fsgnjn.s    f0, f1, f2 
    fsgnjn.s    f29, f30, f31 
    fsgnjx.s    f0, f1, f2 
    fsgnjx.s    f29, f30, f31
    fmin.s      f0, f1, f2 
    fmin.s      f29, f30, f31 
    fmax.s      f0, f1, f2 
    fmax.s      f29, f30, f31 
    fcvt.s.w    f0, x0 
    fcvt.s.w    f31, x31 
    fcvt.s.wu   f0, x0 
    fcvt.s.wu   f31, x31 
    fcvt.w.s    x0, f0
    fcvt.w.s    x31, f31 
    fcvt.wu.s   x0, f0 
    fcvt.wu.s   x31, f31 
    fmv.x.w     x0, f0 
    fmv.x.w     x31, f31 
    fmv.w.x     f0, x0 
    fmv.w.x     f31, x31 
    feq.s       x0, f1, f2     
    feq.s       x31, f30, f31     
    flt.s       x0, f1, f2     
    flt.s       x31, f30, f31     
    fle.s       x0, f1, f2     
    fle.s       x31, f30, f31     
    fclass.s    x0, f0   
    fclass.s    x31, f31   
.option pop /* norvc */
.size testcode_RVF, .-testcode_RVF
#endif /* WITH_TESTCODE_RVF */


#if defined (WITH_TESTCODE_RVD) && XLEN >= 64
testcode_RVD:
.option push
.option norvc
    fld         f0, 0(x0)
    fld         f31, 0(x31)
    fld         f0, 2047(x0)
    fld         f31, -2048(x31)
    fsd         f0, 0(x0)
    fsd         f31, 0(x31)
    fsd         f0, 2047(x0)
    fsd         f31, -2048(x31)
    fmadd.d     f0, f1, f2, f3
    fmadd.d     f28, f29, f30, f31
    fmsub.d     f0, f1, f2, f3
    fmsub.d     f28, f29, f30, f31
    fnmadd.d    f0, f1, f2, f3
    fnmadd.d    f28, f29, f30, f31
    fnmsub.d    f0, f1, f2, f3
    fnmsub.d    f28, f29, f30, f31
    fadd.d      f0, f1, f2
    fadd.d      f29, f30, f31
    fsub.d      f0, f1, f2
    fsub.d      f29, f30, f31
    fmul.d      f0, f1, f2
    fmul.d      f29, f30, f31
    fdiv.d      f0, f1, f2
    fdiv.d      f29, f30, f31
    fsqrt.d     f0, f0    
    fsqrt.d     f31, f31
    fsgnj.d     f0, f1, f2 
    fsgnj.d     f29, f20, f31 
    fsgnjn.d    f0, f1, f2 
    fsgnjn.d    f29, f20, f31 
    fsgnjx.d    f0, f1, f2 
    fsgnjx.d    f29, f20, f31
    fmin.d      f0, f1, f2 
    fmin.d      f29, f20, f31 
    fmax.d      f0, f1, f2 
    fmax.d      f29, f20, f31 
    fcvt.d.w    f0, x0 
    fcvt.d.w    f31, x31 
    fcvt.d.wu   f0, x0 
    fcvt.d.wu   f31, x31 
    fcvt.w.d    x0, f0
    fcvt.w.d    x31, f31 
    fcvt.wu.d   x0, f0 
    fcvt.wu.d   x31, f31 
    fmv.x.d     x0, f0 
    fmv.x.d     x31, f31 
    fmv.d.x     f0, x0 
    fmv.d.x     f31, x31 
    feq.d       x0, f1, f2     
    feq.d       x31, f30, f31     
    flt.d       x0, f1, f2     
    flt.d       x31, f30, f31     
    fle.d       x0, f1, f2     
    fle.d       x31, f30, f31     
    fclass.d    x0, f0   
    fclass.d    x31, f31   
.option pop /* norvc */
.size testcode_RVD, .-testcode_RVD
#endif /* WITH_TESTCODE_RVD */


#if defined (WITH_TESTCODE_RVQ) && XLEN >= 128
testcode_RVQ:
.option push
.option norvc
    flq         f0, 0(x0)
    flq         f31, 0(x31)
    flq         f0, 2047(x0)
    flq         f31, -2048(x31)
    fsq         f0, 0(x0)
    fsq         f31, 0(x31)
    fsq         f0, 2047(x0)
    fsq         f31, -2048(x31)
    fmadd.q     f0, f1, f2, f3
    fmadd.q     f28, f29, f30, f31
    fmsub.q     f0, f1, f2, f3
    fmsub.q     f28, f29, f30, f31
    fnmadd.q    f0, f1, f2, f3
    fnmadd.q    f28, f29, f30, f31
    fnmsub.q    f0, f1, f2, f3
    fnmsub.q    f28, f29, f30, f31
    fadd.q      f0, f1, f2
    fadd.q      f29, f30, f31
    fsub.q      f0, f1, f2
    fsub.q      f29, f30, f31
    fmul.q      f0, f1, f2
    fmul.q      f29, f30, f31
    fdiv.q      f0, f1, f2
    fdiv.q      f29, f30, f31
    fsqrt.q     f0, f0    
    fsqrt.q     f31, f31
    fsgnj.q     f0, f1, f2 
    fsgnj.q     f29, f20, f31 
    fsgnjn.q    f0, f1, f2 
    fsgnjn.q    f29, f20, f31 
    fsgnjx.q    f0, f1, f2 
    fsgnjx.q    f29, f20, f31
    fmin.q      f0, f1, f2 
    fmin.q      f29, f20, f31 
    fmax.q      f0, f1, f2 
    fmax.q      f29, f20, f31 
    fcvt.q.w    f0, x0 
    fcvt.q.w    f31, x31 
    fcvt.q.wu   f0, x0 
    fcvt.q.wu   f31, x31 
    fcvt.w.q    x0, f0
    fcvt.w.q    x31, f31 
    fcvt.wu.q   x0, f0 
    fcvt.wu.q   x31, f31 
    fmv.x.q     x0, f0 
    fmv.x.q     x31, f31 
    fmv.q.x     f0, x0 
    fmv.q.x     f31, x31 
    feq.q       x0, f1, f2     
    feq.q       x31, f30, f31     
    flt.q       x0, f1, f2     
    flt.q       x31, f30, f31     
    fle.q       x0, f1, f2     
    fle.q       x31, f30, f31     
    fclass.q    x0, f0   
    fclass.q    x31, f31   
.option pop /* norvc */
.size testcode_RVQ, .-testcode_RVQ
#endif /* WITH_TESTCODE_RVQ */


#if defined (WITH_TESTCODE_RVC) && defined (ENABLE_RVC)
testcode_RVC:
    # CL_type
    c.lw        x8, 0(x8)
    c.lw        x8, 124(x8)
    c.lw        x15, 124(x15)
    # CS_type
    c.sw        x8, 0(x8)
    c.sw        x8, 124(x8)
    c.sw        x15, 124(x15)
    c.and       x8, x9
    c.or        x8, x9
    c.xor       x14, x15
    c.sub       x14, x15
    # CI_type
    c.lwsp      x8, 0(sp)
    c.lwsp      x15, 252(sp)
    c.li        x1, 0
    c.li        x1, 1
    c.li        x31, 31
    c.li        x31, -32
    c.lui       x1, 1
    c.lui       x1, 31
    c.lui       x31, 1
    c.lui       x31, 31
    c.addi      x1, 0
    c.addi      x1, 1
    c.addi      x31, 31
    c.addi      x31, -32
    c.addi16sp  sp, 16
    c.addi16sp  sp, -16
    c.addi16sp  sp, 496
    c.addi16sp  sp, -512
    c.slli      x0, 1
    c.slli      x31, 1
    c.slli      x0, 31
    c.slli      x31, 31
    c.nop
    # CSS_type
    c.swsp      x8, 0(sp)
    c.swsp      x15, 252(sp)
    # CJ_type
    c.j         testcode_RVC
    # CR_type
    c.jr        x1
    c.jr        x31
    c.jalr      x1
    c.jalr      x31
    c.mv        x1, x1
    c.mv        x31, x31
    c.add       x1, x1
    c.add       x31, x31
    c.ebreak
    # CB_type
testcode_RVC_CB_type_start:
    c.beqz      x8, testcode_RVC_CB_type_start
    c.beqz      x15, testcode_RVC_CB_type_start
    c.bnez      x8, testcode_RVC_CB_type_end
    c.bnez      x15, testcode_RVC_CB_type_end
    c.srli      x8, 1
    c.srli      x15, 31
    c.srai      x8, 1
    c.srai      x15, 31
    c.andi      x8, 0
    c.andi      x15, 31
testcode_RVC_CB_type_end:   
    #ifdef ENABLE_RVF
        #c.flw       f8, 0(f8)
        #c.fsw
        #c.flwsp
        #c.fswsp
        #if XLEN >= 64
            c.fld       f8, 0(x8)
            c.fld       f15, 248(x15)
            c.fsd       f8, 0(x8)
            c.fsd       f15, 248(x15)
            c.fldsp     f8, 0(sp)
            c.fldsp     f15, 504(sp)
            c.fsdsp     f8, 0(sp)
            c.fsdsp     f15, 504(sp)
        #endif
    #endif /* ENABLE_RVF */
    # RV32C only
    #if XLEN == 32
        c.jal       testcode_RVC
    #endif
    # RV64C
    #if XLEN >= 64
        c.ldsp      x8, 0(sp)
        c.ldsp      x15, 496(sp)
        c.sdsp      x8, 0(sp)
        c.sdsp      x15, 496(sp)
        c.ld        x8, 0(x8)
        c.ld        x8, 248(x8)
        c.ld        x15, 248(x15)
        c.sd        x8, 0(x8)
        c.sd        x8, 248(x8)
        c.sd        x15, 248(x15)
        c.addw      x8, x9
        c.subw      x14, x15
        c.addiw     x1, 0
        c.addiw     x1, 1
        c.addiw     x31, 31
        c.addiw     x31, -32
        c.slli      x0, 63
        c.slli      x31, 63
        c.srli      x15, 63
        c.srai      x15, 63
    #endif
.size testcode_RVC, .-testcode_RVC
#endif /* WITH_TESTCODE_RVC */


#ifdef WITH_TESTCODE_RVV
.option push
.option norvc
testcode_RVV:
# TODO
.option pop /* norvc */
.size testcode_RVV, .-testcode_RVV
#endif /* WITH_TESTCODE_RVV */


#ifdef WITH_TESTCODE_RVZicsr
.option push
.option norvc
testcode_RVZicsr:
    csrrw   t1, 1, t2
    csrrs   t3, cycle, t4
    csrrc   t5, cycle, t6
    csrrwi  t1, cycle, 0
    csrrsi  t2, cycle, 0
    csrrci  t3, cycle, 0
    csrrwi  t4, cycle, 31
    csrrsi  t5, cycle, 31
    csrrci  t6, cycle, 31
    csrrw   t1, 1, t2
    csrrs   t3, cycle, t4
    csrrc   t5, cycle, t6
    csrrwi  t1, cycle, 0
    csrrsi  t2, cycle, 0
    csrrci  t3, cycle, 0
    csrrwi  t4, cycle, 31
    csrrsi  t5, cycle, 31
    csrrci  t6, cycle, 31
.option pop /* norvc */
.size testcode_RVZicsr, .-testcode_RVZicsr
#endif /* WITH_TESTCODE_RVZicsr */


#ifdef WITH_TESTCODE_RVZifencei
.option push
.option norvc
testcode_RVZifencei:
    fence.i
.option pop /* norvc */
.size testcode_RVZifencei, .-testcode_RVZifencei
#endif /* WITH_TESTCODE_RVZifencei */


#ifdef WITH_TESTCODE_RVPRIV
.option push
.option norvc
testcode_RVPRIV:
    sret
    mret
    wfi
    sfence.vm
    sfence.vma
.option pop /* norvc */
.size testcode_RVPRIV, .-testcode_RVPRIV
#endif /* WITH_TESTCODE_RVPRIV */


#ifdef WITH_TESTCODE_PSEUDO
.option push
.option norvc
testcode_PSEUDO:
    jalr    x0, x1, 0           # ret
    ret
    addi    x0, x0, 0           # nop
    nop
.option pop /* norvc */
.size testcode_PSEUDO, .-testcode_PSEUDO
#endif /* WITH_TESTCODE_PSEUDO */


.size testcode, .-testcode
#endif /* WITH_TESTCODE */
