# RISC-V Pipeline Visualization Generator

An interactive **HTML visualization framework** for analyzing and debugging **RISC-V processor microarchitectures** using VCD (Value Change Dump) simulation traces.

![Pipeline Visualization](images/Pipiline_Visualization.png)

*Supports pipelined and multi-cycle RISC-V processors, with both animated and static visualization modes.*

---

## ğŸ“Œ Project Description

This project provides a set of **Python-based tools** to convert low-level **hardware simulation traces** into **human-readable, interactive visualizations**.

It is primarily intended for:
- understanding pipeline behavior,
- debugging control and data hazards,
- validating forwarding, stalls, and flush logic,
- and supporting **computer architecture education and research**.

The visualizer processes **VCD files** generated by simulators such as **Verilator** (commonly used with **Chisel**) and produces **self-contained HTML files** that run directly in a web browser.

---

##  Key Capabilities

The generated visualizations allow you to inspect, cycle by cycle:

- **Pipeline Stages:** IF, ID, EX, MEM, WB  
- **Instruction Flow:** Instruction movement across stages over time  
- **Register File Activity:**  
  - Read/write operations  
  - Value changes highlighted per cycle  
- **Data Hazards & Forwarding:**  
  - ğŸ”´ Red arrows visualize data forwarding paths  
- **Control Hazards:**  
  - ğŸŸ¢ Green curved arrows show taken branches and jumps  
- **Pipeline Control Events:**  
  - ğŸ”´ Stalls (bubbles, waiting stages)  
  - âšª Flushes (killed instructions after control redirection)  
- **Memory Operations:**  
  - Load/store activity displayed in tabular form  

---

##  Features

- **Interactive HTML Animation**
  - Play, pause, restart, and step through cycles
- **Static Pipeline Matrix**
  - Compact overview of instruction vs. cycle vs. stage
- **Multi-Cycle Processor Support**
  - Visualization of non-pipelined (FSM-based) processors
- **Configurable Signal Mapping**
  - JSON-based abstraction layer for different VCD signal names
- **Robust Signal Detection**
  - Automatically matches alternative signal names for portability

---

##  Tools Included

### 1ï¸âƒ£ Pipelined Processor Visualizer  
**Script:** `riscv_pipeline_visualizer.py`

Generates a **fully interactive HTML animation** for a 5-stage pipelined RISC-V processor.

```bash
python riscv_pipeline_visualizer.py your_vcd_file.vcd
```

Optional arguments:
```bash
-c, --config   JSON configuration file (default: pipeline_extension)
```

Examples:
```bash
python riscv_pipeline_visualizer.py task5.vcd
python riscv_pipeline_visualizer.py task5.vcd -c pipeline_base
python riscv_pipeline_visualizer.py task5.vcd -c pipeline_universal
```

Output:
- `pipeline_animation.html`

---

### 2ï¸âƒ£ Pipeline Matrix Generator  
**Script:** `generate_pipeline_matrix.py`

Generates a **static HTML table** showing instruction progression across cycles.

```bash
python generate_pipeline_matrix.py your_vcd_file.vcd
```

Output:
- `pipeline_matrix.html`

---

### 3ï¸âƒ£ Multi-Cycle Processor Visualizer  
**Script:** `multicycle_riscv_visualizer.py`

Visualizes **non-pipelined / multi-cycle** RISC-V processors.

```bash
python multicycle_riscv_visualizer.py your_vcd_file.vcd
```

Output:
- `multicycle_animation.html`

![Multi-Cycle Visualization](images/Multistage_Visualization.png)

---

##  Configuration System

The visualization framework uses **JSON configuration files** located in the `configs/` directory to map hardware signal names to internal visualization signals.

- `pipeline.json` â€“ Default mapping  

### Custom Configuration
To support a custom processor or naming scheme:
1. Create a new JSON file in `configs/`
2. Define mappings for pipeline stages, instructions, registers, and control signals
3. Run the visualizer with:
```bash
python riscv_pipeline_visualizer.py your.vcd -c my_custom_config
```

---

##  Requirements

- Python **3.x**
- Required libraries:
  - `vcdvcd`
  - `capstone`
  - `pandas`

Install dependencies:
```bash
pip install vcdvcd capstone pandas
```

---

## ğŸ“‚ Repository Structure

```
.
â”œâ”€â”€ riscv_pipeline_visualizer.py
â”œâ”€â”€ generate_pipeline_matrix.py
â”œâ”€â”€ multicycle_riscv_visualizer.py
â”œâ”€â”€ configs/
â”‚   â”œâ”€â”€ pipeline_extension.json
â”‚   â”œâ”€â”€ pipeline_base.json
â”‚   â””â”€â”€ pipeline_universal.json
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ Pipiline_Visualization.png
â”‚   â””â”€â”€ Multistage_Visualization.png
```

---

## ğŸ“ Academic Context

This project was developed in an **academic setting** to support coursework and experimentation in **computer architecture and digital system design**, with a focus on **RISC-V processors**.

**Author:**  
Joel Agustin Sanchez  

**Supervisor:**  
M. Sc. Tobias Jauch  

**Department:**  
Fachgebiet Entwurf Informationstechnischer Systeme (EIS)

**University:**  
RPTU Kaiserslautern-Landau  


---

##  License

This project is intended for **educational and research purposes**.

---

## ğŸ™Œ Acknowledgements

Inspired by RISC-V teaching laboratories and debugging workflows based on **Chisel**, **Verilator**, and **GTKWave**.
