{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563622893008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563622893018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 20 13:41:32 2019 " "Processing started: Sat Jul 20 13:41:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563622893018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622893018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function -c function " "Command: quartus_map --read_settings_files=on --write_settings_files=off function -c function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622893018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563622894638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563622894638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1_core_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1_core_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1_core_tb " "Found entity 1: sha_1_core_tb" {  } { { "sha_1_core_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core_tb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911738 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "RESET_PERIOD sha_1_core_tb.sv 7 top_level_wrapper_tb.sv(8) " "Verilog HDL macro warning at top_level_wrapper_tb.sv(8): overriding existing definition for macro \"RESET_PERIOD\", which was defined in \"sha_1_core_tb.sv\", line 7" {  } { { "top_level_wrapper_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1563622911742 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "START_PULSE_START_TIME sha_1_core_tb.sv 9 top_level_wrapper_tb.sv(10) " "Verilog HDL macro warning at top_level_wrapper_tb.sv(10): overriding existing definition for macro \"START_PULSE_START_TIME\", which was defined in \"sha_1_core_tb.sv\", line 9" {  } { { "top_level_wrapper_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1563622911742 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION sha_1_core_tb.sv 11 top_level_wrapper_tb.sv(12) " "Verilog HDL macro warning at top_level_wrapper_tb.sv(12): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"sha_1_core_tb.sv\", line 11" {  } { { "top_level_wrapper_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1563622911742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_wrapper_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_wrapper_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_wrapper_tb " "Found entity 1: top_level_wrapper_tb" {  } { { "top_level_wrapper_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911744 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top_level_wrapper.sv(30) " "Verilog HDL information at top_level_wrapper.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "top_level_wrapper.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563622911747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_wrapper " "Found entity 1: top_level_wrapper" {  } { { "top_level_wrapper.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911748 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SIM_DURATION sha_1_core_tb.sv 11 sha_1_tb.sv(12) " "Verilog HDL macro warning at sha_1_tb.sv(12): overriding existing definition for macro \"SIM_DURATION\", which was defined in \"sha_1_core_tb.sv\", line 11" {  } { { "sha_1_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_tb.sv" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1563622911751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1_tb " "Found entity 1: sha_1_tb" {  } { { "sha_1_tb.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_tb.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha_1.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "sha_1.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911757 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha_1 " "Found entity 1: sha_1" {  } { { "sha_1.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911757 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha_1_core.sv(216) " "Verilog HDL information at sha_1_core.sv(216): always construct contains both blocking and non-blocking assignments" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1563622911763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1_core " "Found entity 1: sha_1_core" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622911764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622911764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha_1 " "Elaborating entity \"sha_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563622911846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl sha_1.sv(49) " "Verilog HDL or VHDL warning at sha_1.sv(49): object \"ctrl\" assigned a value but never read" {  } { { "sha_1.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563622911857 "|top_level_wrapper|sha_1:inst_sha_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha_1_core sha_1_core:inst_sha_1_core_0 " "Elaborating entity \"sha_1_core\" for hierarchy \"sha_1_core:inst_sha_1_core_0\"" {  } { { "sha_1.sv" "inst_sha_1_core_0" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563622911858 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "myHash sha_1_core.sv(212) " "Verilog HDL warning at sha_1_core.sv(212): object myHash used but never assigned" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 212 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1563622911912 "|top_level_wrapper|sha_1:inst_sha_1_0|sha_1_core:inst_sha_1_core_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha_1_core.sv(178) " "Verilog HDL Case Statement warning at sha_1_core.sv(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1563622911912 "|top_level_wrapper|sha_1:inst_sha_1_0|sha_1_core:inst_sha_1_core_0"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "temp_hash sha_1_core.sv(199) " "Verilog HDL Function Declaration warning at sha_1_core.sv(199): variable \"temp_hash\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 199 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1563622911913 "|top_level_wrapper|sha_1:inst_sha_1_0|sha_1_core:inst_sha_1_core_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SHA_Kernel.temp_hash 0 sha_1_core.sv(170) " "Net \"SHA_Kernel.temp_hash\" at sha_1_core.sv(170) has no driver or initial value, using a default initial value '0'" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1563622911913 "|top_level_wrapper|sha_1:inst_sha_1_0|sha_1_core:inst_sha_1_core_0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sha_1_core:inst_sha_1_core_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sha_1_core:inst_sha_1_core_0\|Mod0\"" {  } { { "sha_1_core.sv" "Mod0" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1563622933620 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1563622933620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sha_1_core:inst_sha_1_core_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sha_1_core:inst_sha_1_core_0\|lpm_divide:Mod0\"" {  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563622933743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sha_1_core:inst_sha_1_core_0\|lpm_divide:Mod0 " "Instantiated megafunction \"sha_1_core:inst_sha_1_core_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563622933744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563622933744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563622933744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563622933744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563622933744 ""}  } { { "sha_1_core.sv" "" { Text "D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563622933744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fho " "Found entity 1: lpm_divide_fho" {  } { { "db/lpm_divide_fho.tdf" "" { Text "D:/Repositories/SHA-1/SystemVerilog/db/lpm_divide_fho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622933838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622933838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/Repositories/SHA-1/SystemVerilog/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622933882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622933882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/Repositories/SHA-1/SystemVerilog/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622933967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622933967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ln9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ln9 " "Found entity 1: lpm_abs_ln9" {  } { { "db/lpm_abs_ln9.tdf" "" { Text "D:/Repositories/SHA-1/SystemVerilog/db/lpm_abs_ln9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622934023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622934023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/Repositories/SHA-1/SystemVerilog/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563622934067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622934067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563622953791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Repositories/SHA-1/SystemVerilog/output_files/function.map.smsg " "Generated suppressed messages file D:/Repositories/SHA-1/SystemVerilog/output_files/function.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622964015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563622964838 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563622964838 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10284 " "Implemented 10284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563622965936 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563622965936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9608 " "Implemented 9608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563622965936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563622965936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563622965984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 20 13:42:45 2019 " "Processing ended: Sat Jul 20 13:42:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563622965984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563622965984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563622965984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563622965984 ""}
