--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_motor.twx top_motor.ncd -o top_motor.twr top_motor.pcf
-ucf spartan3e.ucf

Design file:              top_motor.ncd
Physical constraint file: top_motor.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1584 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.375ns.
--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_4 (SLICE_X48Y75.G2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_0 (FF)
  Destination:          CI1/cuenta_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_0 to CI1/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.YQ      Tcko                  0.652   CI1/cuenta<1>
                                                       CI1/cuenta_0
    SLICE_X51Y82.G1      net (fanout=2)        1.458   CI1/cuenta<0>
    SLICE_X51Y82.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<7>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.G2      net (fanout=33)       2.371   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tgck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_41
                                                       CI1/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (2.545ns logic, 3.829ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_1 (FF)
  Destination:          CI1/cuenta_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_1 to CI1/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.XQ      Tcko                  0.592   CI1/cuenta<1>
                                                       CI1/cuenta_1
    SLICE_X51Y82.F3      net (fanout=2)        1.325   CI1/cuenta<1>
    SLICE_X51Y82.COUT    Topcyf                1.162   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.G2      net (fanout=33)       2.371   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tgck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_41
                                                       CI1/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (2.646ns logic, 3.696ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_6 (FF)
  Destination:          CI1/cuenta_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_6 to CI1/cuenta_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.YQ      Tcko                  0.652   CI1/cuenta<7>
                                                       CI1/cuenta_6
    SLICE_X51Y79.G3      net (fanout=2)        0.992   CI1/cuenta<6>
    SLICE_X51Y79.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000_wg_cy<1>
                                                       CI1/cuenta_cmp_eq0000_wg_lut<1>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<3>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<2>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<5>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<4>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.G2      net (fanout=33)       2.371   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tgck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_41
                                                       CI1/cuenta_4
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (2.899ns logic, 3.363ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_5 (SLICE_X48Y75.F2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_0 (FF)
  Destination:          CI1/cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_0 to CI1/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.YQ      Tcko                  0.652   CI1/cuenta<1>
                                                       CI1/cuenta_0
    SLICE_X51Y82.G1      net (fanout=2)        1.458   CI1/cuenta<0>
    SLICE_X51Y82.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<7>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.F2      net (fanout=33)       2.331   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tfck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_51
                                                       CI1/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (2.545ns logic, 3.789ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_1 (FF)
  Destination:          CI1/cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_1 to CI1/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.XQ      Tcko                  0.592   CI1/cuenta<1>
                                                       CI1/cuenta_1
    SLICE_X51Y82.F3      net (fanout=2)        1.325   CI1/cuenta<1>
    SLICE_X51Y82.COUT    Topcyf                1.162   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.F2      net (fanout=33)       2.331   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tfck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_51
                                                       CI1/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (2.646ns logic, 3.656ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_6 (FF)
  Destination:          CI1/cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.222ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_6 to CI1/cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.YQ      Tcko                  0.652   CI1/cuenta<7>
                                                       CI1/cuenta_6
    SLICE_X51Y79.G3      net (fanout=2)        0.992   CI1/cuenta<6>
    SLICE_X51Y79.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000_wg_cy<1>
                                                       CI1/cuenta_cmp_eq0000_wg_lut<1>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<3>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<2>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<5>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<4>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y75.F2      net (fanout=33)       2.331   CI1/cuenta_cmp_eq0000
    SLICE_X48Y75.CLK     Tfck                  0.892   CI1/cuenta<5>
                                                       CI1/Mcount_cuenta_eqn_51
                                                       CI1/cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (2.899ns logic, 3.323ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_9 (SLICE_X48Y77.F2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_0 (FF)
  Destination:          CI1/cuenta_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.001 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_0 to CI1/cuenta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.YQ      Tcko                  0.652   CI1/cuenta<1>
                                                       CI1/cuenta_0
    SLICE_X51Y82.G1      net (fanout=2)        1.458   CI1/cuenta<0>
    SLICE_X51Y82.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<7>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y77.F2      net (fanout=33)       2.164   CI1/cuenta_cmp_eq0000
    SLICE_X48Y77.CLK     Tfck                  0.892   CI1/cuenta<9>
                                                       CI1/Mcount_cuenta_eqn_91
                                                       CI1/cuenta_9
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (2.545ns logic, 3.622ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_1 (FF)
  Destination:          CI1/cuenta_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.001 - 0.004)
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_1 to CI1/cuenta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y72.XQ      Tcko                  0.592   CI1/cuenta<1>
                                                       CI1/cuenta_1
    SLICE_X51Y82.F3      net (fanout=2)        1.325   CI1/cuenta<1>
    SLICE_X51Y82.COUT    Topcyf                1.162   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_lut<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y77.F2      net (fanout=33)       2.164   CI1/cuenta_cmp_eq0000
    SLICE_X48Y77.CLK     Tfck                  0.892   CI1/cuenta<9>
                                                       CI1/Mcount_cuenta_eqn_91
                                                       CI1/cuenta_9
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (2.646ns logic, 3.489ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CI1/cuenta_6 (FF)
  Destination:          CI1/cuenta_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 0.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CI1/cuenta_6 to CI1/cuenta_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y76.YQ      Tcko                  0.652   CI1/cuenta<7>
                                                       CI1/cuenta_6
    SLICE_X51Y79.G3      net (fanout=2)        0.992   CI1/cuenta<6>
    SLICE_X51Y79.COUT    Topcyg                1.001   CI1/cuenta_cmp_eq0000_wg_cy<1>
                                                       CI1/cuenta_cmp_eq0000_wg_lut<1>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<1>
    SLICE_X51Y80.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<3>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<2>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<3>
    SLICE_X51Y81.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000_wg_cy<5>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<4>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.CIN     net (fanout=1)        0.000   CI1/cuenta_cmp_eq0000_wg_cy<5>
    SLICE_X51Y82.COUT    Tbyp                  0.118   CI1/cuenta_cmp_eq0000
                                                       CI1/cuenta_cmp_eq0000_wg_cy<6>
                                                       CI1/cuenta_cmp_eq0000_wg_cy<7>
    SLICE_X48Y77.F2      net (fanout=33)       2.164   CI1/cuenta_cmp_eq0000
    SLICE_X48Y77.CLK     Tfck                  0.892   CI1/cuenta<9>
                                                       CI1/Mcount_cuenta_eqn_91
                                                       CI1/cuenta_9
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (2.899ns logic, 3.156ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_22 (SLICE_X48Y85.G3), 23 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_22 (FF)
  Destination:          CI1/cuenta_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_22 to CI1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.YQ      Tcko                  0.522   CI1/cuenta<23>
                                                       CI1/cuenta_22
    SLICE_X49Y84.F3      net (fanout=2)        0.348   CI1/cuenta<22>
    SLICE_X49Y84.X       Topx                  0.848   Result<22>
                                                       CI1/cuenta<22>_rt
                                                       CI1/Mcount_cuenta_xor<22>
    SLICE_X48Y85.G3      net (fanout=1)        0.017   Result<22>
    SLICE_X48Y85.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<23>
                                                       CI1/Mcount_cuenta_eqn_221
                                                       CI1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (1.930ns logic, 0.365ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_21 (FF)
  Destination:          CI1/cuenta_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_21 to CI1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y82.XQ      Tcko                  0.474   CI1/cuenta<21>
                                                       CI1/cuenta_21
    SLICE_X49Y83.G4      net (fanout=2)        0.331   CI1/cuenta<21>
    SLICE_X49Y83.COUT    Topcyg                0.801   Result<20>
                                                       CI1/cuenta<21>_rt
                                                       CI1/Mcount_cuenta_cy<21>
    SLICE_X49Y84.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<21>
    SLICE_X49Y84.X       Tcinx                 0.370   Result<22>
                                                       CI1/Mcount_cuenta_xor<22>
    SLICE_X48Y85.G3      net (fanout=1)        0.017   Result<22>
    SLICE_X48Y85.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<23>
                                                       CI1/Mcount_cuenta_eqn_221
                                                       CI1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (2.205ns logic, 0.348ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_17 (FF)
  Destination:          CI1/cuenta_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.012 - 0.005)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_17 to CI1/cuenta_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.XQ      Tcko                  0.474   CI1/cuenta<17>
                                                       CI1/cuenta_17
    SLICE_X49Y81.G4      net (fanout=2)        0.339   CI1/cuenta<17>
    SLICE_X49Y81.COUT    Topcyg                0.801   Result<16>
                                                       CI1/cuenta<17>_rt
                                                       CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.COUT    Tbyp                  0.094   Result<18>
                                                       CI1/Mcount_cuenta_cy<18>
                                                       CI1/Mcount_cuenta_cy<19>
    SLICE_X49Y83.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<19>
    SLICE_X49Y83.COUT    Tbyp                  0.094   Result<20>
                                                       CI1/Mcount_cuenta_cy<20>
                                                       CI1/Mcount_cuenta_cy<21>
    SLICE_X49Y84.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<21>
    SLICE_X49Y84.X       Tcinx                 0.370   Result<22>
                                                       CI1/Mcount_cuenta_xor<22>
    SLICE_X48Y85.G3      net (fanout=1)        0.017   Result<22>
    SLICE_X48Y85.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<23>
                                                       CI1/Mcount_cuenta_eqn_221
                                                       CI1/cuenta_22
    -------------------------------------------------  ---------------------------
    Total                                      2.749ns (2.393ns logic, 0.356ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_14 (SLICE_X48Y81.G3), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_14 (FF)
  Destination:          CI1/cuenta_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_14 to CI1/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y81.YQ      Tcko                  0.522   CI1/cuenta<15>
                                                       CI1/cuenta_14
    SLICE_X49Y80.F3      net (fanout=2)        0.348   CI1/cuenta<14>
    SLICE_X49Y80.X       Topx                  0.848   Result<14>
                                                       CI1/cuenta<14>_rt
                                                       CI1/Mcount_cuenta_xor<14>
    SLICE_X48Y81.G3      net (fanout=1)        0.017   Result<14>
    SLICE_X48Y81.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<15>
                                                       CI1/Mcount_cuenta_eqn_141
                                                       CI1/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (1.930ns logic, 0.365ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_13 (FF)
  Destination:          CI1/cuenta_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.593ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_13 to CI1/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y78.XQ      Tcko                  0.474   CI1/cuenta<13>
                                                       CI1/cuenta_13
    SLICE_X49Y79.G3      net (fanout=2)        0.371   CI1/cuenta<13>
    SLICE_X49Y79.COUT    Topcyg                0.801   Result<12>
                                                       CI1/cuenta<13>_rt
                                                       CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.X       Tcinx                 0.370   Result<14>
                                                       CI1/Mcount_cuenta_xor<14>
    SLICE_X48Y81.G3      net (fanout=1)        0.017   Result<14>
    SLICE_X48Y81.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<15>
                                                       CI1/Mcount_cuenta_eqn_141
                                                       CI1/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (2.205ns logic, 0.388ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_11 (FF)
  Destination:          CI1/cuenta_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_11 to CI1/cuenta_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.XQ      Tcko                  0.474   CI1/cuenta<11>
                                                       CI1/cuenta_11
    SLICE_X49Y78.G4      net (fanout=2)        0.338   CI1/cuenta<11>
    SLICE_X49Y78.COUT    Topcyg                0.801   Result<10>
                                                       CI1/cuenta<11>_rt
                                                       CI1/Mcount_cuenta_cy<11>
    SLICE_X49Y79.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<11>
    SLICE_X49Y79.COUT    Tbyp                  0.094   Result<12>
                                                       CI1/Mcount_cuenta_cy<12>
                                                       CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.X       Tcinx                 0.370   Result<14>
                                                       CI1/Mcount_cuenta_xor<14>
    SLICE_X48Y81.G3      net (fanout=1)        0.017   Result<14>
    SLICE_X48Y81.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<15>
                                                       CI1/Mcount_cuenta_eqn_141
                                                       CI1/cuenta_14
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (2.299ns logic, 0.355ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point CI1/cuenta_18 (SLICE_X48Y83.G3), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_18 (FF)
  Destination:          CI1/cuenta_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_18 to CI1/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.YQ      Tcko                  0.522   CI1/cuenta<19>
                                                       CI1/cuenta_18
    SLICE_X49Y82.F3      net (fanout=2)        0.348   CI1/cuenta<18>
    SLICE_X49Y82.X       Topx                  0.848   Result<18>
                                                       CI1/cuenta<18>_rt
                                                       CI1/Mcount_cuenta_xor<18>
    SLICE_X48Y83.G3      net (fanout=1)        0.017   Result<18>
    SLICE_X48Y83.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<19>
                                                       CI1/Mcount_cuenta_eqn_181
                                                       CI1/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (1.930ns logic, 0.365ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_17 (FF)
  Destination:          CI1/cuenta_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.009 - 0.005)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_17 to CI1/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.XQ      Tcko                  0.474   CI1/cuenta<17>
                                                       CI1/cuenta_17
    SLICE_X49Y81.G4      net (fanout=2)        0.339   CI1/cuenta<17>
    SLICE_X49Y81.COUT    Topcyg                0.801   Result<16>
                                                       CI1/cuenta<17>_rt
                                                       CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.X       Tcinx                 0.370   Result<18>
                                                       CI1/Mcount_cuenta_xor<18>
    SLICE_X48Y83.G3      net (fanout=1)        0.017   Result<18>
    SLICE_X48Y83.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<19>
                                                       CI1/Mcount_cuenta_eqn_181
                                                       CI1/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (2.205ns logic, 0.356ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CI1/cuenta_13 (FF)
  Destination:          CI1/cuenta_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.781ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.009 - 0.002)
  Source Clock:         clk50MHz_BUFGP rising at 20.000ns
  Destination Clock:    clk50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CI1/cuenta_13 to CI1/cuenta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y78.XQ      Tcko                  0.474   CI1/cuenta<13>
                                                       CI1/cuenta_13
    SLICE_X49Y79.G3      net (fanout=2)        0.371   CI1/cuenta<13>
    SLICE_X49Y79.COUT    Topcyg                0.801   Result<12>
                                                       CI1/cuenta<13>_rt
                                                       CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<13>
    SLICE_X49Y80.COUT    Tbyp                  0.094   Result<14>
                                                       CI1/Mcount_cuenta_cy<14>
                                                       CI1/Mcount_cuenta_cy<15>
    SLICE_X49Y81.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<15>
    SLICE_X49Y81.COUT    Tbyp                  0.094   Result<16>
                                                       CI1/Mcount_cuenta_cy<16>
                                                       CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.CIN     net (fanout=1)        0.000   CI1/Mcount_cuenta_cy<17>
    SLICE_X49Y82.X       Tcinx                 0.370   Result<18>
                                                       CI1/Mcount_cuenta_xor<18>
    SLICE_X48Y83.G3      net (fanout=1)        0.017   Result<18>
    SLICE_X48Y83.CLK     Tckg        (-Th)    -0.560   CI1/cuenta<19>
                                                       CI1/Mcount_cuenta_eqn_181
                                                       CI1/cuenta_18
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (2.393ns logic, 0.388ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: CI1/cuenta<1>/CLK
  Logical resource: CI1/cuenta_1/CK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: CI1/cuenta<1>/CLK
  Logical resource: CI1/cuenta_0/CK
  Location pin: SLICE_X48Y72.CLK
  Clock network: clk50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: CI1/cuenta<3>/CLK
  Logical resource: CI1/cuenta_3/CK
  Location pin: SLICE_X48Y74.CLK
  Clock network: clk50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50MHz       |    6.375|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1584 paths, 0 nets, and 165 connections

Design statistics:
   Minimum period:   6.375ns{1}   (Maximum frequency: 156.863MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 25 22:56:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



