Version 3.2 HI-TECH Software Intermediate Code
"30 src/enc424j600/ENC424J600.c
[c E5436 0 1 2 3 4 .. ]
[n E5436 error_modules ERROR_MODULE_MEMORY ERROR_MODULE_ETHERNET_CONTROLLER ERROR_MODULE_ETHERNET ERROR_MODULE_ARP ERROR_MODULE_IPv4  ]
"80 src/enc424j600/../enc424j600/../eth/../stack/error.h
[s S603 `E5436 1 `ui 1 ]
[n S603 error module code ]
"70 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_initSPI `(v ~T0 @X0 0 sf ]
"133 src/enc424j600/../enc424j600/../eth/ethernetController.h
[v _ethernetController_softReset `(S603 ~T0 @X0 0 ef ]
"139
[v _ethernetController_checkDeviceId `(S603 ~T0 @X0 0 ef ]
"225 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_setRXBufferStartAddress `(v ~T0 @X0 0 sf1`ui ]
"161
[v _ENC424J600_setNextPacketPointer `(v ~T0 @X0 0 sf1`ui ]
"234
[v _ENC424J600_setRXTailPointer `(v ~T0 @X0 0 sf1`ui ]
"247
[v _ENC424J600_enableReception `(v ~T0 @X0 0 sf ]
"252
[v _ENC424J600_enableAutoMACInsertion `(v ~T0 @X0 0 sf ]
"109
[v _ENC424J600_writeControlRegisterUnbanked `(v ~T0 @X0 0 sf2`uc`*uc ]
"116
[v _ENC424J600_readControlRegisterUnbanked `(v ~T0 @X0 0 sf2`uc`*uc ]
"44 src/enc424j600/../system/uart.h
[v _UARTTransmitText `(v ~T0 @X0 0 ef1`*Cuc ]
"96 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_writeSingleByte `(v ~T0 @X0 0 sf1`uc ]
[v F5401 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF5401 ~T0 @X0 0 e ]
[p i __delay ]
"120 src/enc424j600/ENC424J600.c
[c E5454 301 302 303 399 .. ]
[n E5454 errors_ethernetController ERROR_ETHERNET_CONTROLLER_UNKNOWN_DEVICE_ID ERROR_ETHERNET_CONTROLLER_UNRESPONSIVE ERROR_ETHERNET_CONTROLLER_PACKET_COUNTER_OVERFLOW ERROR_ETHERNET_CONTROLLER_UNKNOWN  ]
"57 src/enc424j600/../enc424j600/../eth/../eth/ethernetTypes.h
[s S606 `uc -> 6 `i ]
[n S606 macaddress address ]
"35 src/enc424j600/../enc424j600/../eth/../eth/../mem/memoryTypes.h
[s S605 `ui 1 `ui 1 `ui 1 `uc 1 `uc 1 `uc 1 ]
[n S605 memoryField start end length fIsAssigned fOutOfMemory index ]
"196 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_setTXStartAddress `(v ~T0 @X0 0 sf1`ui ]
"146
[v _ENC424J600_setTXLength `(v ~T0 @X0 0 sf1`ui ]
"67 src/enc424j600/../enc424j600/../mem/memoryController.h
[v _memory_txFrameClear `(v ~T0 @X0 0 ef1`uc ]
"2951 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f25k50.h
[s S126 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S126 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"2961
[s S127 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S127 . INT0 INT1 INT2 . PGM PGC PGD ]
"2970
[s S128 :3 `uc 1 :1 `uc 1 ]
[n S128 . . CCP2_PA2 ]
"2950
[u S125 `S126 1 `S127 1 `S128 1 ]
[n S125 . . . . ]
"2975
[v _PORTBbits `VS125 ~T0 @X0 0 e@3969 ]
"84 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_writeSPI `(v ~T0 @X0 0 sf1`*uc ]
"204
[v _ENC424J600_setGPDATAWritePointer `(v ~T0 @X0 0 sf1`ui ]
"234 src/enc424j600/ENC424J600.c
[c E5498 2048 2054 2114 34824 .. ]
[n E5498 etherTypes ETHERTYPE_IPv4 ETHERTYPE_ARP ETHERTYPE_WOL ETHERTYPE_FLOW_CONTROL  ]
"219 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_setERXDATAReadPointer `(v ~T0 @X0 0 sf1`ui ]
"90
[v _ENC424J600_readSPI `(v ~T0 @X0 0 sf1`*uc ]
"33 src/enc424j600/../enc424j600/../eth/../eth/../enc424j600/rsv.h
[s S604 `ui 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S604 RSV length packetPreviouslyIgnored carrierEventPreviouslySeen CRCError lengthCheckError lengthOutOfRange receivedOk multicast broadcast dribbleNibble controlFrame pauseFrame unknownOpcode vlan runtFilter notMeFilter hashFilter magicFilter patternMatch unicast ]
"299 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_updateReceiveStatusVector `(S604 ~T0 @X0 0 sf1`*uc ]
"34 src/enc424j600/../enc424j600/../eth/../enc424j600/interrupt.h
[s S609 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S609 interruptFlags MODEXIF HASHIF AESIF LINKIF PKTIF DMAIF TXIF TXABTIF RXABTIF PCFULIF ]
"274 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_getInterruptFlags `(ui ~T0 @X0 0 ef ]
"282
[v _ENC424J600_clearInterruptFlag `(v ~T0 @X0 0 sf1`uc ]
"167
[v _ENC424J600_getNextPacketPointer `(ui ~T0 @X0 0 sf ]
"292 src/enc424j600/../enc424j600/../eth/ethernetController.h
[v _ethernetController_getNextPacketPointer `(ui ~T0 @X0 0 ef ]
"82 src/enc424j600/../enc424j600/../eth/../eth/ethernetTypes.h
[s S607 `ui 1 `S606 1 `S606 1 `E5498 1 `S605 1 `S604 1 ]
[n S607 ethernetFrame length source destination ethertype memory receiveStatusVector ]
"177 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_getPacketCount `(uc ~T0 @X0 0 sf ]
"400 src/enc424j600/ENC424J600.c
[c E5507 0 1 .. ]
[n E5507 linkStates NO_LINK LINK_ESTABLISHED  ]
[c E5511 0 1 .. ]
[n E5511 speeds TEN_MBIT HUNDRED_MBIT  ]
[c E5515 0 1 .. ]
[n E5515 duplexStates HALF_DUPLEX FULL_DUPLEX  ]
"97 src/enc424j600/../enc424j600/../eth/../eth/ethernetTypes.h
[s S608 `E5507 1 `E5511 1 `E5515 1 `S606 1 `S606 1 ]
[n S608 ethernetConnection link speed duplex source destination ]
"132 src/enc424j600/../enc424j600/ENC424J600.h
[v _ENC424J600_readPHYRegister `(v ~T0 @X0 0 sf2`uc`*ui ]
"427 src/enc424j600/ENC424J600.c
[c E5558 0 1 .. ]
[n E5558 LEDs LEDA LEDB  ]
"429
[c E5561 0 1 2 .. ]
[n E5561 LEDStates LED_ON LED_OFF LED_TRANSMIT_RECEIVE_EVENTS  ]
"9442 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f25k50.h
[s S421 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S421 . SSPM CKP SSPEN SSPOV WCOL ]
"9449
[s S422 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S422 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"9455
[s S423 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S423 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
"9441
[u S420 `S421 1 `S422 1 `S423 1 ]
[n S420 . . . . ]
"9466
[v _SSP1CON1bits `VS420 ~T0 @X0 0 e@4038 ]
"9792
[s S433 :2 `uc 1 :1 `uc 1 ]
[n S433 . . R_NOT_W ]
"9796
[s S434 :5 `uc 1 :1 `uc 1 ]
[n S434 . . D_NOT_A ]
"9800
[s S435 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S435 . BF UA R_nW S P D_nA CKE SMP ]
"9810
[s S436 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . BF1 UA1 I2C_READ I2C_START I2C_STOP D CKE1 SMP1 ]
"9820
[s S437 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S437 . . R START STOP DA ]
"9827
[s S438 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S438 . . READ_WRITE START1 STOP1 DA1 ]
"9834
[s S439 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S439 . . RW . DATA_ADDRESS ]
"9840
[s S440 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S440 . . RW1 . D_A ]
"9846
[s S441 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S441 . . R_W . I2C_DAT ]
"9852
[s S442 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S442 . . nW . nA ]
"9858
[s S443 :2 `uc 1 :1 `uc 1 ]
[n S443 . . NOT_WRITE ]
"9862
[s S444 :5 `uc 1 :1 `uc 1 ]
[n S444 . . NOT_ADDRESS ]
"9866
[s S445 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S445 . . nWRITE . nADDRESS ]
"9872
[s S446 :2 `uc 1 :1 `uc 1 ]
[n S446 . . NOT_W ]
"9876
[s S447 :5 `uc 1 :1 `uc 1 ]
[n S447 . . NOT_A ]
"9791
[u S432 `S433 1 `S434 1 `S435 1 `S436 1 `S437 1 `S438 1 `S439 1 `S440 1 `S441 1 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 ]
[n S432 . . . . . . . . . . . . . . . . ]
"9881
[v _SSP1STATbits `VS432 ~T0 @X0 0 e@4039 ]
"4386
[s S180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S180 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"4396
[s S181 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S181 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"4385
[u S179 `S180 1 `S181 1 ]
[n S179 . . . ]
"4407
[v _TRISBbits `VS179 ~T0 @X0 0 e@3987 ]
"281
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . ANSB0 ANSB1 ANSB2 ANSB3 ANSB4 ANSB5 ]
"280
[u S12 `S13 1 ]
[n S12 . . ]
"290
[v _ANSELBbits `VS12 ~T0 @X0 0 e@3932 ]
"10717
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f25k50.h: 50: extern volatile unsigned char SRCON1 @ 0xF57;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f25k50.h
[; ;pic18f25k50.h: 52: asm("SRCON1 equ 0F57h");
[; <" SRCON1 equ 0F57h ;# ">
[; ;pic18f25k50.h: 55: typedef union {
[; ;pic18f25k50.h: 56: struct {
[; ;pic18f25k50.h: 57: unsigned SRRC1E :1;
[; ;pic18f25k50.h: 58: unsigned SRRC2E :1;
[; ;pic18f25k50.h: 59: unsigned SRRCKE :1;
[; ;pic18f25k50.h: 60: unsigned SRRPE :1;
[; ;pic18f25k50.h: 61: unsigned SRSC1E :1;
[; ;pic18f25k50.h: 62: unsigned SRSC2E :1;
[; ;pic18f25k50.h: 63: unsigned SRSCKE :1;
[; ;pic18f25k50.h: 64: unsigned SRSPE :1;
[; ;pic18f25k50.h: 65: };
[; ;pic18f25k50.h: 66: } SRCON1bits_t;
[; ;pic18f25k50.h: 67: extern volatile SRCON1bits_t SRCON1bits @ 0xF57;
[; ;pic18f25k50.h: 112: extern volatile unsigned char SRCON0 @ 0xF58;
"114
[; ;pic18f25k50.h: 114: asm("SRCON0 equ 0F58h");
[; <" SRCON0 equ 0F58h ;# ">
[; ;pic18f25k50.h: 117: typedef union {
[; ;pic18f25k50.h: 118: struct {
[; ;pic18f25k50.h: 119: unsigned SRPR :1;
[; ;pic18f25k50.h: 120: unsigned SRPS :1;
[; ;pic18f25k50.h: 121: unsigned SRNQEN :1;
[; ;pic18f25k50.h: 122: unsigned SRQEN :1;
[; ;pic18f25k50.h: 123: unsigned SRCLK :3;
[; ;pic18f25k50.h: 124: unsigned SRLEN :1;
[; ;pic18f25k50.h: 125: };
[; ;pic18f25k50.h: 126: struct {
[; ;pic18f25k50.h: 127: unsigned :4;
[; ;pic18f25k50.h: 128: unsigned SRCLK0 :1;
[; ;pic18f25k50.h: 129: unsigned SRCLK1 :1;
[; ;pic18f25k50.h: 130: unsigned SRCLK2 :1;
[; ;pic18f25k50.h: 131: };
[; ;pic18f25k50.h: 132: } SRCON0bits_t;
[; ;pic18f25k50.h: 133: extern volatile SRCON0bits_t SRCON0bits @ 0xF58;
[; ;pic18f25k50.h: 183: extern volatile unsigned char CCPTMRS @ 0xF59;
"185
[; ;pic18f25k50.h: 185: asm("CCPTMRS equ 0F59h");
[; <" CCPTMRS equ 0F59h ;# ">
[; ;pic18f25k50.h: 188: typedef union {
[; ;pic18f25k50.h: 189: struct {
[; ;pic18f25k50.h: 190: unsigned C1TSEL :1;
[; ;pic18f25k50.h: 191: unsigned :2;
[; ;pic18f25k50.h: 192: unsigned C2TSEL :1;
[; ;pic18f25k50.h: 193: };
[; ;pic18f25k50.h: 194: } CCPTMRSbits_t;
[; ;pic18f25k50.h: 195: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0xF59;
[; ;pic18f25k50.h: 210: extern volatile unsigned char VREGCON @ 0xF5A;
"212
[; ;pic18f25k50.h: 212: asm("VREGCON equ 0F5Ah");
[; <" VREGCON equ 0F5Ah ;# ">
[; ;pic18f25k50.h: 215: typedef union {
[; ;pic18f25k50.h: 216: struct {
[; ;pic18f25k50.h: 217: unsigned VREGPM :2;
[; ;pic18f25k50.h: 218: };
[; ;pic18f25k50.h: 219: } VREGCONbits_t;
[; ;pic18f25k50.h: 220: extern volatile VREGCONbits_t VREGCONbits @ 0xF5A;
[; ;pic18f25k50.h: 230: extern volatile unsigned char ANSELA @ 0xF5B;
"232
[; ;pic18f25k50.h: 232: asm("ANSELA equ 0F5Bh");
[; <" ANSELA equ 0F5Bh ;# ">
[; ;pic18f25k50.h: 235: typedef union {
[; ;pic18f25k50.h: 236: struct {
[; ;pic18f25k50.h: 237: unsigned ANSA0 :1;
[; ;pic18f25k50.h: 238: unsigned ANSA1 :1;
[; ;pic18f25k50.h: 239: unsigned ANSA2 :1;
[; ;pic18f25k50.h: 240: unsigned ANSA3 :1;
[; ;pic18f25k50.h: 241: unsigned :1;
[; ;pic18f25k50.h: 242: unsigned ANSA5 :1;
[; ;pic18f25k50.h: 243: };
[; ;pic18f25k50.h: 244: } ANSELAbits_t;
[; ;pic18f25k50.h: 245: extern volatile ANSELAbits_t ANSELAbits @ 0xF5B;
[; ;pic18f25k50.h: 275: extern volatile unsigned char ANSELB @ 0xF5C;
"277
[; ;pic18f25k50.h: 277: asm("ANSELB equ 0F5Ch");
[; <" ANSELB equ 0F5Ch ;# ">
[; ;pic18f25k50.h: 280: typedef union {
[; ;pic18f25k50.h: 281: struct {
[; ;pic18f25k50.h: 282: unsigned ANSB0 :1;
[; ;pic18f25k50.h: 283: unsigned ANSB1 :1;
[; ;pic18f25k50.h: 284: unsigned ANSB2 :1;
[; ;pic18f25k50.h: 285: unsigned ANSB3 :1;
[; ;pic18f25k50.h: 286: unsigned ANSB4 :1;
[; ;pic18f25k50.h: 287: unsigned ANSB5 :1;
[; ;pic18f25k50.h: 288: };
[; ;pic18f25k50.h: 289: } ANSELBbits_t;
[; ;pic18f25k50.h: 290: extern volatile ANSELBbits_t ANSELBbits @ 0xF5C;
[; ;pic18f25k50.h: 325: extern volatile unsigned char ANSELC @ 0xF5D;
"327
[; ;pic18f25k50.h: 327: asm("ANSELC equ 0F5Dh");
[; <" ANSELC equ 0F5Dh ;# ">
[; ;pic18f25k50.h: 330: typedef union {
[; ;pic18f25k50.h: 331: struct {
[; ;pic18f25k50.h: 332: unsigned :2;
[; ;pic18f25k50.h: 333: unsigned ANSC2 :1;
[; ;pic18f25k50.h: 334: unsigned :3;
[; ;pic18f25k50.h: 335: unsigned ANSC6 :1;
[; ;pic18f25k50.h: 336: unsigned ANSC7 :1;
[; ;pic18f25k50.h: 337: };
[; ;pic18f25k50.h: 338: } ANSELCbits_t;
[; ;pic18f25k50.h: 339: extern volatile ANSELCbits_t ANSELCbits @ 0xF5D;
[; ;pic18f25k50.h: 359: extern volatile unsigned char UCON @ 0xF60;
"361
[; ;pic18f25k50.h: 361: asm("UCON equ 0F60h");
[; <" UCON equ 0F60h ;# ">
[; ;pic18f25k50.h: 364: typedef union {
[; ;pic18f25k50.h: 365: struct {
[; ;pic18f25k50.h: 366: unsigned :1;
[; ;pic18f25k50.h: 367: unsigned SUSPND :1;
[; ;pic18f25k50.h: 368: unsigned RESUME :1;
[; ;pic18f25k50.h: 369: unsigned USBEN :1;
[; ;pic18f25k50.h: 370: unsigned PKTDIS :1;
[; ;pic18f25k50.h: 371: unsigned SE0 :1;
[; ;pic18f25k50.h: 372: unsigned PPBRST :1;
[; ;pic18f25k50.h: 373: };
[; ;pic18f25k50.h: 374: } UCONbits_t;
[; ;pic18f25k50.h: 375: extern volatile UCONbits_t UCONbits @ 0xF60;
[; ;pic18f25k50.h: 410: extern volatile unsigned char USTAT @ 0xF61;
"412
[; ;pic18f25k50.h: 412: asm("USTAT equ 0F61h");
[; <" USTAT equ 0F61h ;# ">
[; ;pic18f25k50.h: 415: typedef union {
[; ;pic18f25k50.h: 416: struct {
[; ;pic18f25k50.h: 417: unsigned :1;
[; ;pic18f25k50.h: 418: unsigned PPBI :1;
[; ;pic18f25k50.h: 419: unsigned DIR :1;
[; ;pic18f25k50.h: 420: unsigned ENDP :4;
[; ;pic18f25k50.h: 421: };
[; ;pic18f25k50.h: 422: struct {
[; ;pic18f25k50.h: 423: unsigned :3;
[; ;pic18f25k50.h: 424: unsigned ENDP0 :1;
[; ;pic18f25k50.h: 425: unsigned ENDP1 :1;
[; ;pic18f25k50.h: 426: unsigned ENDP2 :1;
[; ;pic18f25k50.h: 427: unsigned ENDP3 :1;
[; ;pic18f25k50.h: 428: };
[; ;pic18f25k50.h: 429: } USTATbits_t;
[; ;pic18f25k50.h: 430: extern volatile USTATbits_t USTATbits @ 0xF61;
[; ;pic18f25k50.h: 470: extern volatile unsigned char UCFG @ 0xF62;
"472
[; ;pic18f25k50.h: 472: asm("UCFG equ 0F62h");
[; <" UCFG equ 0F62h ;# ">
[; ;pic18f25k50.h: 475: typedef union {
[; ;pic18f25k50.h: 476: struct {
[; ;pic18f25k50.h: 477: unsigned PPB :2;
[; ;pic18f25k50.h: 478: unsigned FSEN :1;
[; ;pic18f25k50.h: 479: unsigned UTRDIS :1;
[; ;pic18f25k50.h: 480: unsigned UPUEN :1;
[; ;pic18f25k50.h: 481: unsigned :1;
[; ;pic18f25k50.h: 482: unsigned UOEMON :1;
[; ;pic18f25k50.h: 483: unsigned UTEYE :1;
[; ;pic18f25k50.h: 484: };
[; ;pic18f25k50.h: 485: struct {
[; ;pic18f25k50.h: 486: unsigned PPB0 :1;
[; ;pic18f25k50.h: 487: unsigned PPB1 :1;
[; ;pic18f25k50.h: 488: };
[; ;pic18f25k50.h: 489: struct {
[; ;pic18f25k50.h: 490: unsigned UPP0 :1;
[; ;pic18f25k50.h: 491: unsigned UPP1 :1;
[; ;pic18f25k50.h: 492: };
[; ;pic18f25k50.h: 493: } UCFGbits_t;
[; ;pic18f25k50.h: 494: extern volatile UCFGbits_t UCFGbits @ 0xF62;
[; ;pic18f25k50.h: 549: extern volatile unsigned char UADDR @ 0xF63;
"551
[; ;pic18f25k50.h: 551: asm("UADDR equ 0F63h");
[; <" UADDR equ 0F63h ;# ">
[; ;pic18f25k50.h: 554: typedef union {
[; ;pic18f25k50.h: 555: struct {
[; ;pic18f25k50.h: 556: unsigned ADDR :7;
[; ;pic18f25k50.h: 557: };
[; ;pic18f25k50.h: 558: struct {
[; ;pic18f25k50.h: 559: unsigned ADDR0 :1;
[; ;pic18f25k50.h: 560: unsigned ADDR1 :1;
[; ;pic18f25k50.h: 561: unsigned ADDR2 :1;
[; ;pic18f25k50.h: 562: unsigned ADDR3 :1;
[; ;pic18f25k50.h: 563: unsigned ADDR4 :1;
[; ;pic18f25k50.h: 564: unsigned ADDR5 :1;
[; ;pic18f25k50.h: 565: unsigned ADDR6 :1;
[; ;pic18f25k50.h: 566: };
[; ;pic18f25k50.h: 567: } UADDRbits_t;
[; ;pic18f25k50.h: 568: extern volatile UADDRbits_t UADDRbits @ 0xF63;
[; ;pic18f25k50.h: 613: extern volatile unsigned char UIE @ 0xF64;
"615
[; ;pic18f25k50.h: 615: asm("UIE equ 0F64h");
[; <" UIE equ 0F64h ;# ">
[; ;pic18f25k50.h: 618: typedef union {
[; ;pic18f25k50.h: 619: struct {
[; ;pic18f25k50.h: 620: unsigned URSTIE :1;
[; ;pic18f25k50.h: 621: unsigned UERRIE :1;
[; ;pic18f25k50.h: 622: unsigned ACTVIE :1;
[; ;pic18f25k50.h: 623: unsigned TRNIE :1;
[; ;pic18f25k50.h: 624: unsigned IDLEIE :1;
[; ;pic18f25k50.h: 625: unsigned STALLIE :1;
[; ;pic18f25k50.h: 626: unsigned SOFIE :1;
[; ;pic18f25k50.h: 627: };
[; ;pic18f25k50.h: 628: } UIEbits_t;
[; ;pic18f25k50.h: 629: extern volatile UIEbits_t UIEbits @ 0xF64;
[; ;pic18f25k50.h: 669: extern volatile unsigned char UIR @ 0xF65;
"671
[; ;pic18f25k50.h: 671: asm("UIR equ 0F65h");
[; <" UIR equ 0F65h ;# ">
[; ;pic18f25k50.h: 674: typedef union {
[; ;pic18f25k50.h: 675: struct {
[; ;pic18f25k50.h: 676: unsigned URSTIF :1;
[; ;pic18f25k50.h: 677: unsigned UERRIF :1;
[; ;pic18f25k50.h: 678: unsigned ACTVIF :1;
[; ;pic18f25k50.h: 679: unsigned TRNIF :1;
[; ;pic18f25k50.h: 680: unsigned IDLEIF :1;
[; ;pic18f25k50.h: 681: unsigned STALLIF :1;
[; ;pic18f25k50.h: 682: unsigned SOFIF :1;
[; ;pic18f25k50.h: 683: };
[; ;pic18f25k50.h: 684: } UIRbits_t;
[; ;pic18f25k50.h: 685: extern volatile UIRbits_t UIRbits @ 0xF65;
[; ;pic18f25k50.h: 725: extern volatile unsigned char UEIE @ 0xF66;
"727
[; ;pic18f25k50.h: 727: asm("UEIE equ 0F66h");
[; <" UEIE equ 0F66h ;# ">
[; ;pic18f25k50.h: 730: typedef union {
[; ;pic18f25k50.h: 731: struct {
[; ;pic18f25k50.h: 732: unsigned PIDEE :1;
[; ;pic18f25k50.h: 733: unsigned CRC5EE :1;
[; ;pic18f25k50.h: 734: unsigned CRC16EE :1;
[; ;pic18f25k50.h: 735: unsigned DFN8EE :1;
[; ;pic18f25k50.h: 736: unsigned BTOEE :1;
[; ;pic18f25k50.h: 737: unsigned :2;
[; ;pic18f25k50.h: 738: unsigned BTSEE :1;
[; ;pic18f25k50.h: 739: };
[; ;pic18f25k50.h: 740: } UEIEbits_t;
[; ;pic18f25k50.h: 741: extern volatile UEIEbits_t UEIEbits @ 0xF66;
[; ;pic18f25k50.h: 776: extern volatile unsigned char UEIR @ 0xF67;
"778
[; ;pic18f25k50.h: 778: asm("UEIR equ 0F67h");
[; <" UEIR equ 0F67h ;# ">
[; ;pic18f25k50.h: 781: typedef union {
[; ;pic18f25k50.h: 782: struct {
[; ;pic18f25k50.h: 783: unsigned PIDEF :1;
[; ;pic18f25k50.h: 784: unsigned CRC5EF :1;
[; ;pic18f25k50.h: 785: unsigned CRC16EF :1;
[; ;pic18f25k50.h: 786: unsigned DFN8EF :1;
[; ;pic18f25k50.h: 787: unsigned BTOEF :1;
[; ;pic18f25k50.h: 788: unsigned :2;
[; ;pic18f25k50.h: 789: unsigned BTSEF :1;
[; ;pic18f25k50.h: 790: };
[; ;pic18f25k50.h: 791: } UEIRbits_t;
[; ;pic18f25k50.h: 792: extern volatile UEIRbits_t UEIRbits @ 0xF67;
[; ;pic18f25k50.h: 827: extern volatile unsigned short UFRM @ 0xF68;
"829
[; ;pic18f25k50.h: 829: asm("UFRM equ 0F68h");
[; <" UFRM equ 0F68h ;# ">
[; ;pic18f25k50.h: 834: extern volatile unsigned char UFRML @ 0xF68;
"836
[; ;pic18f25k50.h: 836: asm("UFRML equ 0F68h");
[; <" UFRML equ 0F68h ;# ">
[; ;pic18f25k50.h: 839: typedef union {
[; ;pic18f25k50.h: 840: struct {
[; ;pic18f25k50.h: 841: unsigned FRM :8;
[; ;pic18f25k50.h: 842: };
[; ;pic18f25k50.h: 843: struct {
[; ;pic18f25k50.h: 844: unsigned FRM0 :1;
[; ;pic18f25k50.h: 845: unsigned FRM1 :1;
[; ;pic18f25k50.h: 846: unsigned FRM2 :1;
[; ;pic18f25k50.h: 847: unsigned FRM3 :1;
[; ;pic18f25k50.h: 848: unsigned FRM4 :1;
[; ;pic18f25k50.h: 849: unsigned FRM5 :1;
[; ;pic18f25k50.h: 850: unsigned FRM6 :1;
[; ;pic18f25k50.h: 851: unsigned FRM7 :1;
[; ;pic18f25k50.h: 852: };
[; ;pic18f25k50.h: 853: struct {
[; ;pic18f25k50.h: 854: unsigned FRML :8;
[; ;pic18f25k50.h: 855: };
[; ;pic18f25k50.h: 856: } UFRMLbits_t;
[; ;pic18f25k50.h: 857: extern volatile UFRMLbits_t UFRMLbits @ 0xF68;
[; ;pic18f25k50.h: 912: extern volatile unsigned char UFRMH @ 0xF69;
"914
[; ;pic18f25k50.h: 914: asm("UFRMH equ 0F69h");
[; <" UFRMH equ 0F69h ;# ">
[; ;pic18f25k50.h: 917: typedef union {
[; ;pic18f25k50.h: 918: struct {
[; ;pic18f25k50.h: 919: unsigned FRM :3;
[; ;pic18f25k50.h: 920: };
[; ;pic18f25k50.h: 921: struct {
[; ;pic18f25k50.h: 922: unsigned FRM8 :1;
[; ;pic18f25k50.h: 923: unsigned FRM9 :1;
[; ;pic18f25k50.h: 924: unsigned FRM10 :1;
[; ;pic18f25k50.h: 925: };
[; ;pic18f25k50.h: 926: } UFRMHbits_t;
[; ;pic18f25k50.h: 927: extern volatile UFRMHbits_t UFRMHbits @ 0xF69;
[; ;pic18f25k50.h: 952: extern volatile unsigned char UEP0 @ 0xF6A;
"954
[; ;pic18f25k50.h: 954: asm("UEP0 equ 0F6Ah");
[; <" UEP0 equ 0F6Ah ;# ">
[; ;pic18f25k50.h: 957: typedef union {
[; ;pic18f25k50.h: 958: struct {
[; ;pic18f25k50.h: 959: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 960: unsigned EPINEN :1;
[; ;pic18f25k50.h: 961: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 962: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 963: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 964: };
[; ;pic18f25k50.h: 965: struct {
[; ;pic18f25k50.h: 966: unsigned EP0STALL :1;
[; ;pic18f25k50.h: 967: unsigned EP0INEN :1;
[; ;pic18f25k50.h: 968: unsigned EP0OUTEN :1;
[; ;pic18f25k50.h: 969: unsigned EP0CONDIS :1;
[; ;pic18f25k50.h: 970: unsigned EP0HSHK :1;
[; ;pic18f25k50.h: 971: };
[; ;pic18f25k50.h: 972: struct {
[; ;pic18f25k50.h: 973: unsigned EPSTALL0 :1;
[; ;pic18f25k50.h: 974: unsigned EPINEN0 :1;
[; ;pic18f25k50.h: 975: unsigned EPOUTEN0 :1;
[; ;pic18f25k50.h: 976: unsigned EPCONDIS0 :1;
[; ;pic18f25k50.h: 977: unsigned EPHSHK0 :1;
[; ;pic18f25k50.h: 978: };
[; ;pic18f25k50.h: 979: } UEP0bits_t;
[; ;pic18f25k50.h: 980: extern volatile UEP0bits_t UEP0bits @ 0xF6A;
[; ;pic18f25k50.h: 1060: extern volatile unsigned char UEP1 @ 0xF6B;
"1062
[; ;pic18f25k50.h: 1062: asm("UEP1 equ 0F6Bh");
[; <" UEP1 equ 0F6Bh ;# ">
[; ;pic18f25k50.h: 1065: typedef union {
[; ;pic18f25k50.h: 1066: struct {
[; ;pic18f25k50.h: 1067: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1068: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1069: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1070: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1071: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1072: };
[; ;pic18f25k50.h: 1073: struct {
[; ;pic18f25k50.h: 1074: unsigned EP1STALL :1;
[; ;pic18f25k50.h: 1075: unsigned EP1INEN :1;
[; ;pic18f25k50.h: 1076: unsigned EP1OUTEN :1;
[; ;pic18f25k50.h: 1077: unsigned EP1CONDIS :1;
[; ;pic18f25k50.h: 1078: unsigned EP1HSHK :1;
[; ;pic18f25k50.h: 1079: };
[; ;pic18f25k50.h: 1080: struct {
[; ;pic18f25k50.h: 1081: unsigned EPSTALL1 :1;
[; ;pic18f25k50.h: 1082: unsigned EPINEN1 :1;
[; ;pic18f25k50.h: 1083: unsigned EPOUTEN1 :1;
[; ;pic18f25k50.h: 1084: unsigned EPCONDIS1 :1;
[; ;pic18f25k50.h: 1085: unsigned EPHSHK1 :1;
[; ;pic18f25k50.h: 1086: };
[; ;pic18f25k50.h: 1087: } UEP1bits_t;
[; ;pic18f25k50.h: 1088: extern volatile UEP1bits_t UEP1bits @ 0xF6B;
[; ;pic18f25k50.h: 1168: extern volatile unsigned char UEP2 @ 0xF6C;
"1170
[; ;pic18f25k50.h: 1170: asm("UEP2 equ 0F6Ch");
[; <" UEP2 equ 0F6Ch ;# ">
[; ;pic18f25k50.h: 1173: typedef union {
[; ;pic18f25k50.h: 1174: struct {
[; ;pic18f25k50.h: 1175: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1176: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1177: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1178: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1179: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1180: };
[; ;pic18f25k50.h: 1181: struct {
[; ;pic18f25k50.h: 1182: unsigned EP2STALL :1;
[; ;pic18f25k50.h: 1183: unsigned EP2INEN :1;
[; ;pic18f25k50.h: 1184: unsigned EP2OUTEN :1;
[; ;pic18f25k50.h: 1185: unsigned EP2CONDIS :1;
[; ;pic18f25k50.h: 1186: unsigned EP2HSHK :1;
[; ;pic18f25k50.h: 1187: };
[; ;pic18f25k50.h: 1188: struct {
[; ;pic18f25k50.h: 1189: unsigned EPSTALL2 :1;
[; ;pic18f25k50.h: 1190: unsigned EPINEN2 :1;
[; ;pic18f25k50.h: 1191: unsigned EPOUTEN2 :1;
[; ;pic18f25k50.h: 1192: unsigned EPCONDIS2 :1;
[; ;pic18f25k50.h: 1193: unsigned EPHSHK2 :1;
[; ;pic18f25k50.h: 1194: };
[; ;pic18f25k50.h: 1195: } UEP2bits_t;
[; ;pic18f25k50.h: 1196: extern volatile UEP2bits_t UEP2bits @ 0xF6C;
[; ;pic18f25k50.h: 1276: extern volatile unsigned char UEP3 @ 0xF6D;
"1278
[; ;pic18f25k50.h: 1278: asm("UEP3 equ 0F6Dh");
[; <" UEP3 equ 0F6Dh ;# ">
[; ;pic18f25k50.h: 1281: typedef union {
[; ;pic18f25k50.h: 1282: struct {
[; ;pic18f25k50.h: 1283: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1284: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1285: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1286: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1287: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1288: };
[; ;pic18f25k50.h: 1289: struct {
[; ;pic18f25k50.h: 1290: unsigned EP3STALL :1;
[; ;pic18f25k50.h: 1291: unsigned EP3INEN :1;
[; ;pic18f25k50.h: 1292: unsigned EP3OUTEN :1;
[; ;pic18f25k50.h: 1293: unsigned EP3CONDIS :1;
[; ;pic18f25k50.h: 1294: unsigned EP3HSHK :1;
[; ;pic18f25k50.h: 1295: };
[; ;pic18f25k50.h: 1296: struct {
[; ;pic18f25k50.h: 1297: unsigned EPSTALL3 :1;
[; ;pic18f25k50.h: 1298: unsigned EPINEN3 :1;
[; ;pic18f25k50.h: 1299: unsigned EPOUTEN3 :1;
[; ;pic18f25k50.h: 1300: unsigned EPCONDIS3 :1;
[; ;pic18f25k50.h: 1301: unsigned EPHSHK3 :1;
[; ;pic18f25k50.h: 1302: };
[; ;pic18f25k50.h: 1303: } UEP3bits_t;
[; ;pic18f25k50.h: 1304: extern volatile UEP3bits_t UEP3bits @ 0xF6D;
[; ;pic18f25k50.h: 1384: extern volatile unsigned char UEP4 @ 0xF6E;
"1386
[; ;pic18f25k50.h: 1386: asm("UEP4 equ 0F6Eh");
[; <" UEP4 equ 0F6Eh ;# ">
[; ;pic18f25k50.h: 1389: typedef union {
[; ;pic18f25k50.h: 1390: struct {
[; ;pic18f25k50.h: 1391: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1392: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1393: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1394: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1395: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1396: };
[; ;pic18f25k50.h: 1397: struct {
[; ;pic18f25k50.h: 1398: unsigned EP4STALL :1;
[; ;pic18f25k50.h: 1399: unsigned EP4INEN :1;
[; ;pic18f25k50.h: 1400: unsigned EP4OUTEN :1;
[; ;pic18f25k50.h: 1401: unsigned EP4CONDIS :1;
[; ;pic18f25k50.h: 1402: unsigned EP4HSHK :1;
[; ;pic18f25k50.h: 1403: };
[; ;pic18f25k50.h: 1404: struct {
[; ;pic18f25k50.h: 1405: unsigned EPSTALL4 :1;
[; ;pic18f25k50.h: 1406: unsigned EPINEN4 :1;
[; ;pic18f25k50.h: 1407: unsigned EPOUTEN4 :1;
[; ;pic18f25k50.h: 1408: unsigned EPCONDIS4 :1;
[; ;pic18f25k50.h: 1409: unsigned EPHSHK4 :1;
[; ;pic18f25k50.h: 1410: };
[; ;pic18f25k50.h: 1411: } UEP4bits_t;
[; ;pic18f25k50.h: 1412: extern volatile UEP4bits_t UEP4bits @ 0xF6E;
[; ;pic18f25k50.h: 1492: extern volatile unsigned char UEP5 @ 0xF6F;
"1494
[; ;pic18f25k50.h: 1494: asm("UEP5 equ 0F6Fh");
[; <" UEP5 equ 0F6Fh ;# ">
[; ;pic18f25k50.h: 1497: typedef union {
[; ;pic18f25k50.h: 1498: struct {
[; ;pic18f25k50.h: 1499: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1500: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1501: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1502: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1503: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1504: };
[; ;pic18f25k50.h: 1505: struct {
[; ;pic18f25k50.h: 1506: unsigned EP5STALL :1;
[; ;pic18f25k50.h: 1507: unsigned EP5INEN :1;
[; ;pic18f25k50.h: 1508: unsigned EP5OUTEN :1;
[; ;pic18f25k50.h: 1509: unsigned EP5CONDIS :1;
[; ;pic18f25k50.h: 1510: unsigned EP5HSHK :1;
[; ;pic18f25k50.h: 1511: };
[; ;pic18f25k50.h: 1512: struct {
[; ;pic18f25k50.h: 1513: unsigned EPSTALL5 :1;
[; ;pic18f25k50.h: 1514: unsigned EPINEN5 :1;
[; ;pic18f25k50.h: 1515: unsigned EPOUTEN5 :1;
[; ;pic18f25k50.h: 1516: unsigned EPCONDIS5 :1;
[; ;pic18f25k50.h: 1517: unsigned EPHSHK5 :1;
[; ;pic18f25k50.h: 1518: };
[; ;pic18f25k50.h: 1519: } UEP5bits_t;
[; ;pic18f25k50.h: 1520: extern volatile UEP5bits_t UEP5bits @ 0xF6F;
[; ;pic18f25k50.h: 1600: extern volatile unsigned char UEP6 @ 0xF70;
"1602
[; ;pic18f25k50.h: 1602: asm("UEP6 equ 0F70h");
[; <" UEP6 equ 0F70h ;# ">
[; ;pic18f25k50.h: 1605: typedef union {
[; ;pic18f25k50.h: 1606: struct {
[; ;pic18f25k50.h: 1607: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1608: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1609: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1610: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1611: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1612: };
[; ;pic18f25k50.h: 1613: struct {
[; ;pic18f25k50.h: 1614: unsigned EP6STALL :1;
[; ;pic18f25k50.h: 1615: unsigned EP6INEN :1;
[; ;pic18f25k50.h: 1616: unsigned EP6OUTEN :1;
[; ;pic18f25k50.h: 1617: unsigned EP6CONDIS :1;
[; ;pic18f25k50.h: 1618: unsigned EP6HSHK :1;
[; ;pic18f25k50.h: 1619: };
[; ;pic18f25k50.h: 1620: struct {
[; ;pic18f25k50.h: 1621: unsigned EPSTALL6 :1;
[; ;pic18f25k50.h: 1622: unsigned EPINEN6 :1;
[; ;pic18f25k50.h: 1623: unsigned EPOUTEN6 :1;
[; ;pic18f25k50.h: 1624: unsigned EPCONDIS6 :1;
[; ;pic18f25k50.h: 1625: unsigned EPHSHK6 :1;
[; ;pic18f25k50.h: 1626: };
[; ;pic18f25k50.h: 1627: } UEP6bits_t;
[; ;pic18f25k50.h: 1628: extern volatile UEP6bits_t UEP6bits @ 0xF70;
[; ;pic18f25k50.h: 1708: extern volatile unsigned char UEP7 @ 0xF71;
"1710
[; ;pic18f25k50.h: 1710: asm("UEP7 equ 0F71h");
[; <" UEP7 equ 0F71h ;# ">
[; ;pic18f25k50.h: 1713: typedef union {
[; ;pic18f25k50.h: 1714: struct {
[; ;pic18f25k50.h: 1715: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1716: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1717: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1718: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1719: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1720: };
[; ;pic18f25k50.h: 1721: struct {
[; ;pic18f25k50.h: 1722: unsigned EP7STALL :1;
[; ;pic18f25k50.h: 1723: unsigned EP7INEN :1;
[; ;pic18f25k50.h: 1724: unsigned EP7OUTEN :1;
[; ;pic18f25k50.h: 1725: unsigned EP7CONDIS :1;
[; ;pic18f25k50.h: 1726: unsigned EP7HSHK :1;
[; ;pic18f25k50.h: 1727: };
[; ;pic18f25k50.h: 1728: struct {
[; ;pic18f25k50.h: 1729: unsigned EPSTALL7 :1;
[; ;pic18f25k50.h: 1730: unsigned EPINEN7 :1;
[; ;pic18f25k50.h: 1731: unsigned EPOUTEN7 :1;
[; ;pic18f25k50.h: 1732: unsigned EPCONDIS7 :1;
[; ;pic18f25k50.h: 1733: unsigned EPHSHK7 :1;
[; ;pic18f25k50.h: 1734: };
[; ;pic18f25k50.h: 1735: } UEP7bits_t;
[; ;pic18f25k50.h: 1736: extern volatile UEP7bits_t UEP7bits @ 0xF71;
[; ;pic18f25k50.h: 1816: extern volatile unsigned char UEP8 @ 0xF72;
"1818
[; ;pic18f25k50.h: 1818: asm("UEP8 equ 0F72h");
[; <" UEP8 equ 0F72h ;# ">
[; ;pic18f25k50.h: 1821: typedef union {
[; ;pic18f25k50.h: 1822: struct {
[; ;pic18f25k50.h: 1823: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1824: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1825: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1826: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1827: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1828: };
[; ;pic18f25k50.h: 1829: struct {
[; ;pic18f25k50.h: 1830: unsigned EPSTALL8 :1;
[; ;pic18f25k50.h: 1831: unsigned EPINEN8 :1;
[; ;pic18f25k50.h: 1832: unsigned EPOUTEN8 :1;
[; ;pic18f25k50.h: 1833: unsigned EPCONDIS8 :1;
[; ;pic18f25k50.h: 1834: unsigned EPHSHK8 :1;
[; ;pic18f25k50.h: 1835: };
[; ;pic18f25k50.h: 1836: } UEP8bits_t;
[; ;pic18f25k50.h: 1837: extern volatile UEP8bits_t UEP8bits @ 0xF72;
[; ;pic18f25k50.h: 1892: extern volatile unsigned char UEP9 @ 0xF73;
"1894
[; ;pic18f25k50.h: 1894: asm("UEP9 equ 0F73h");
[; <" UEP9 equ 0F73h ;# ">
[; ;pic18f25k50.h: 1897: typedef union {
[; ;pic18f25k50.h: 1898: struct {
[; ;pic18f25k50.h: 1899: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1900: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1901: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1902: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1903: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1904: };
[; ;pic18f25k50.h: 1905: struct {
[; ;pic18f25k50.h: 1906: unsigned EPSTALL9 :1;
[; ;pic18f25k50.h: 1907: unsigned EPINEN9 :1;
[; ;pic18f25k50.h: 1908: unsigned EPOUTEN9 :1;
[; ;pic18f25k50.h: 1909: unsigned EPCONDIS9 :1;
[; ;pic18f25k50.h: 1910: unsigned EPHSHK9 :1;
[; ;pic18f25k50.h: 1911: };
[; ;pic18f25k50.h: 1912: } UEP9bits_t;
[; ;pic18f25k50.h: 1913: extern volatile UEP9bits_t UEP9bits @ 0xF73;
[; ;pic18f25k50.h: 1968: extern volatile unsigned char UEP10 @ 0xF74;
"1970
[; ;pic18f25k50.h: 1970: asm("UEP10 equ 0F74h");
[; <" UEP10 equ 0F74h ;# ">
[; ;pic18f25k50.h: 1973: typedef union {
[; ;pic18f25k50.h: 1974: struct {
[; ;pic18f25k50.h: 1975: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 1976: unsigned EPINEN :1;
[; ;pic18f25k50.h: 1977: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 1978: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 1979: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 1980: };
[; ;pic18f25k50.h: 1981: struct {
[; ;pic18f25k50.h: 1982: unsigned EPSTALL10 :1;
[; ;pic18f25k50.h: 1983: unsigned EPINEN10 :1;
[; ;pic18f25k50.h: 1984: unsigned EPOUTEN10 :1;
[; ;pic18f25k50.h: 1985: unsigned EPCONDIS10 :1;
[; ;pic18f25k50.h: 1986: unsigned EPHSHK10 :1;
[; ;pic18f25k50.h: 1987: };
[; ;pic18f25k50.h: 1988: } UEP10bits_t;
[; ;pic18f25k50.h: 1989: extern volatile UEP10bits_t UEP10bits @ 0xF74;
[; ;pic18f25k50.h: 2044: extern volatile unsigned char UEP11 @ 0xF75;
"2046
[; ;pic18f25k50.h: 2046: asm("UEP11 equ 0F75h");
[; <" UEP11 equ 0F75h ;# ">
[; ;pic18f25k50.h: 2049: typedef union {
[; ;pic18f25k50.h: 2050: struct {
[; ;pic18f25k50.h: 2051: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 2052: unsigned EPINEN :1;
[; ;pic18f25k50.h: 2053: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 2054: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 2055: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 2056: };
[; ;pic18f25k50.h: 2057: struct {
[; ;pic18f25k50.h: 2058: unsigned EPSTALL11 :1;
[; ;pic18f25k50.h: 2059: unsigned EPINEN11 :1;
[; ;pic18f25k50.h: 2060: unsigned EPOUTEN11 :1;
[; ;pic18f25k50.h: 2061: unsigned EPCONDIS11 :1;
[; ;pic18f25k50.h: 2062: unsigned EPHSHK11 :1;
[; ;pic18f25k50.h: 2063: };
[; ;pic18f25k50.h: 2064: } UEP11bits_t;
[; ;pic18f25k50.h: 2065: extern volatile UEP11bits_t UEP11bits @ 0xF75;
[; ;pic18f25k50.h: 2120: extern volatile unsigned char UEP12 @ 0xF76;
"2122
[; ;pic18f25k50.h: 2122: asm("UEP12 equ 0F76h");
[; <" UEP12 equ 0F76h ;# ">
[; ;pic18f25k50.h: 2125: typedef union {
[; ;pic18f25k50.h: 2126: struct {
[; ;pic18f25k50.h: 2127: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 2128: unsigned EPINEN :1;
[; ;pic18f25k50.h: 2129: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 2130: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 2131: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 2132: };
[; ;pic18f25k50.h: 2133: struct {
[; ;pic18f25k50.h: 2134: unsigned EPSTALL12 :1;
[; ;pic18f25k50.h: 2135: unsigned EPINEN12 :1;
[; ;pic18f25k50.h: 2136: unsigned EPOUTEN12 :1;
[; ;pic18f25k50.h: 2137: unsigned EPCONDIS12 :1;
[; ;pic18f25k50.h: 2138: unsigned EPHSHK12 :1;
[; ;pic18f25k50.h: 2139: };
[; ;pic18f25k50.h: 2140: } UEP12bits_t;
[; ;pic18f25k50.h: 2141: extern volatile UEP12bits_t UEP12bits @ 0xF76;
[; ;pic18f25k50.h: 2196: extern volatile unsigned char UEP13 @ 0xF77;
"2198
[; ;pic18f25k50.h: 2198: asm("UEP13 equ 0F77h");
[; <" UEP13 equ 0F77h ;# ">
[; ;pic18f25k50.h: 2201: typedef union {
[; ;pic18f25k50.h: 2202: struct {
[; ;pic18f25k50.h: 2203: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 2204: unsigned EPINEN :1;
[; ;pic18f25k50.h: 2205: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 2206: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 2207: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 2208: };
[; ;pic18f25k50.h: 2209: struct {
[; ;pic18f25k50.h: 2210: unsigned EPSTALL13 :1;
[; ;pic18f25k50.h: 2211: unsigned EPINEN13 :1;
[; ;pic18f25k50.h: 2212: unsigned EPOUTEN13 :1;
[; ;pic18f25k50.h: 2213: unsigned EPCONDIS13 :1;
[; ;pic18f25k50.h: 2214: unsigned EPHSHK13 :1;
[; ;pic18f25k50.h: 2215: };
[; ;pic18f25k50.h: 2216: } UEP13bits_t;
[; ;pic18f25k50.h: 2217: extern volatile UEP13bits_t UEP13bits @ 0xF77;
[; ;pic18f25k50.h: 2272: extern volatile unsigned char UEP14 @ 0xF78;
"2274
[; ;pic18f25k50.h: 2274: asm("UEP14 equ 0F78h");
[; <" UEP14 equ 0F78h ;# ">
[; ;pic18f25k50.h: 2277: typedef union {
[; ;pic18f25k50.h: 2278: struct {
[; ;pic18f25k50.h: 2279: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 2280: unsigned EPINEN :1;
[; ;pic18f25k50.h: 2281: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 2282: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 2283: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 2284: };
[; ;pic18f25k50.h: 2285: struct {
[; ;pic18f25k50.h: 2286: unsigned EPSTALL14 :1;
[; ;pic18f25k50.h: 2287: unsigned EPINEN14 :1;
[; ;pic18f25k50.h: 2288: unsigned EPOUTEN14 :1;
[; ;pic18f25k50.h: 2289: unsigned EPCONDIS14 :1;
[; ;pic18f25k50.h: 2290: unsigned EPHSHK14 :1;
[; ;pic18f25k50.h: 2291: };
[; ;pic18f25k50.h: 2292: } UEP14bits_t;
[; ;pic18f25k50.h: 2293: extern volatile UEP14bits_t UEP14bits @ 0xF78;
[; ;pic18f25k50.h: 2348: extern volatile unsigned char UEP15 @ 0xF79;
"2350
[; ;pic18f25k50.h: 2350: asm("UEP15 equ 0F79h");
[; <" UEP15 equ 0F79h ;# ">
[; ;pic18f25k50.h: 2353: typedef union {
[; ;pic18f25k50.h: 2354: struct {
[; ;pic18f25k50.h: 2355: unsigned EPSTALL :1;
[; ;pic18f25k50.h: 2356: unsigned EPINEN :1;
[; ;pic18f25k50.h: 2357: unsigned EPOUTEN :1;
[; ;pic18f25k50.h: 2358: unsigned EPCONDIS :1;
[; ;pic18f25k50.h: 2359: unsigned EPHSHK :1;
[; ;pic18f25k50.h: 2360: };
[; ;pic18f25k50.h: 2361: struct {
[; ;pic18f25k50.h: 2362: unsigned EPSTALL15 :1;
[; ;pic18f25k50.h: 2363: unsigned EPINEN15 :1;
[; ;pic18f25k50.h: 2364: unsigned EPOUTEN15 :1;
[; ;pic18f25k50.h: 2365: unsigned EPCONDIS15 :1;
[; ;pic18f25k50.h: 2366: unsigned EPHSHK15 :1;
[; ;pic18f25k50.h: 2367: };
[; ;pic18f25k50.h: 2368: } UEP15bits_t;
[; ;pic18f25k50.h: 2369: extern volatile UEP15bits_t UEP15bits @ 0xF79;
[; ;pic18f25k50.h: 2424: extern volatile unsigned char SLRCON @ 0xF7A;
"2426
[; ;pic18f25k50.h: 2426: asm("SLRCON equ 0F7Ah");
[; <" SLRCON equ 0F7Ah ;# ">
[; ;pic18f25k50.h: 2429: typedef union {
[; ;pic18f25k50.h: 2430: struct {
[; ;pic18f25k50.h: 2431: unsigned SLRA :1;
[; ;pic18f25k50.h: 2432: unsigned SLRB :1;
[; ;pic18f25k50.h: 2433: unsigned SLRC :1;
[; ;pic18f25k50.h: 2434: };
[; ;pic18f25k50.h: 2435: } SLRCONbits_t;
[; ;pic18f25k50.h: 2436: extern volatile SLRCONbits_t SLRCONbits @ 0xF7A;
[; ;pic18f25k50.h: 2456: extern volatile unsigned char VREFCON2 @ 0xF7B;
"2458
[; ;pic18f25k50.h: 2458: asm("VREFCON2 equ 0F7Bh");
[; <" VREFCON2 equ 0F7Bh ;# ">
[; ;pic18f25k50.h: 2461: typedef union {
[; ;pic18f25k50.h: 2462: struct {
[; ;pic18f25k50.h: 2463: unsigned DACR :5;
[; ;pic18f25k50.h: 2464: };
[; ;pic18f25k50.h: 2465: struct {
[; ;pic18f25k50.h: 2466: unsigned DACR0 :1;
[; ;pic18f25k50.h: 2467: unsigned DACR1 :1;
[; ;pic18f25k50.h: 2468: unsigned DACR2 :1;
[; ;pic18f25k50.h: 2469: unsigned DACR3 :1;
[; ;pic18f25k50.h: 2470: unsigned DACR4 :1;
[; ;pic18f25k50.h: 2471: };
[; ;pic18f25k50.h: 2472: } VREFCON2bits_t;
[; ;pic18f25k50.h: 2473: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF7B;
[; ;pic18f25k50.h: 2508: extern volatile unsigned char VREFCON1 @ 0xF7C;
"2510
[; ;pic18f25k50.h: 2510: asm("VREFCON1 equ 0F7Ch");
[; <" VREFCON1 equ 0F7Ch ;# ">
[; ;pic18f25k50.h: 2513: typedef union {
[; ;pic18f25k50.h: 2514: struct {
[; ;pic18f25k50.h: 2515: unsigned DACNSS :1;
[; ;pic18f25k50.h: 2516: unsigned :1;
[; ;pic18f25k50.h: 2517: unsigned DACPSS :2;
[; ;pic18f25k50.h: 2518: unsigned :1;
[; ;pic18f25k50.h: 2519: unsigned DACOE :1;
[; ;pic18f25k50.h: 2520: unsigned DACLPS :1;
[; ;pic18f25k50.h: 2521: unsigned DACEN :1;
[; ;pic18f25k50.h: 2522: };
[; ;pic18f25k50.h: 2523: struct {
[; ;pic18f25k50.h: 2524: unsigned :2;
[; ;pic18f25k50.h: 2525: unsigned DACPSS0 :1;
[; ;pic18f25k50.h: 2526: unsigned DACPSS1 :1;
[; ;pic18f25k50.h: 2527: };
[; ;pic18f25k50.h: 2528: } VREFCON1bits_t;
[; ;pic18f25k50.h: 2529: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF7C;
[; ;pic18f25k50.h: 2569: extern volatile unsigned char VREFCON0 @ 0xF7D;
"2571
[; ;pic18f25k50.h: 2571: asm("VREFCON0 equ 0F7Dh");
[; <" VREFCON0 equ 0F7Dh ;# ">
[; ;pic18f25k50.h: 2574: typedef union {
[; ;pic18f25k50.h: 2575: struct {
[; ;pic18f25k50.h: 2576: unsigned :2;
[; ;pic18f25k50.h: 2577: unsigned TSRNG :1;
[; ;pic18f25k50.h: 2578: unsigned TSEN :1;
[; ;pic18f25k50.h: 2579: unsigned FVRS :2;
[; ;pic18f25k50.h: 2580: unsigned FVRST :1;
[; ;pic18f25k50.h: 2581: unsigned FVREN :1;
[; ;pic18f25k50.h: 2582: };
[; ;pic18f25k50.h: 2583: struct {
[; ;pic18f25k50.h: 2584: unsigned :4;
[; ;pic18f25k50.h: 2585: unsigned FVRS0 :1;
[; ;pic18f25k50.h: 2586: unsigned FVRS1 :1;
[; ;pic18f25k50.h: 2587: };
[; ;pic18f25k50.h: 2588: } VREFCON0bits_t;
[; ;pic18f25k50.h: 2589: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF7D;
[; ;pic18f25k50.h: 2629: extern volatile unsigned char PMD0 @ 0xF7E;
"2631
[; ;pic18f25k50.h: 2631: asm("PMD0 equ 0F7Eh");
[; <" PMD0 equ 0F7Eh ;# ">
[; ;pic18f25k50.h: 2634: typedef union {
[; ;pic18f25k50.h: 2635: struct {
[; ;pic18f25k50.h: 2636: unsigned TMR1MD :1;
[; ;pic18f25k50.h: 2637: unsigned TMR2MD :1;
[; ;pic18f25k50.h: 2638: unsigned TMR3MD :1;
[; ;pic18f25k50.h: 2639: unsigned :1;
[; ;pic18f25k50.h: 2640: unsigned ACTMD :1;
[; ;pic18f25k50.h: 2641: unsigned USBMD :1;
[; ;pic18f25k50.h: 2642: unsigned UARTMD :1;
[; ;pic18f25k50.h: 2643: };
[; ;pic18f25k50.h: 2644: struct {
[; ;pic18f25k50.h: 2645: unsigned :4;
[; ;pic18f25k50.h: 2646: unsigned STMD :1;
[; ;pic18f25k50.h: 2647: unsigned :1;
[; ;pic18f25k50.h: 2648: unsigned UART1MD :1;
[; ;pic18f25k50.h: 2649: };
[; ;pic18f25k50.h: 2650: struct {
[; ;pic18f25k50.h: 2651: unsigned :1;
[; ;pic18f25k50.h: 2652: unsigned SPI1MD :1;
[; ;pic18f25k50.h: 2653: unsigned SPI2MD :1;
[; ;pic18f25k50.h: 2654: };
[; ;pic18f25k50.h: 2655: } PMD0bits_t;
[; ;pic18f25k50.h: 2656: extern volatile PMD0bits_t PMD0bits @ 0xF7E;
[; ;pic18f25k50.h: 2711: extern volatile unsigned char PMD1 @ 0xF7F;
"2713
[; ;pic18f25k50.h: 2713: asm("PMD1 equ 0F7Fh");
[; <" PMD1 equ 0F7Fh ;# ">
[; ;pic18f25k50.h: 2716: typedef union {
[; ;pic18f25k50.h: 2717: struct {
[; ;pic18f25k50.h: 2718: unsigned CCP1MD :1;
[; ;pic18f25k50.h: 2719: unsigned CCP2MD :1;
[; ;pic18f25k50.h: 2720: unsigned ADCMD :1;
[; ;pic18f25k50.h: 2721: unsigned CMP1MD :1;
[; ;pic18f25k50.h: 2722: unsigned CMP2MD :1;
[; ;pic18f25k50.h: 2723: unsigned CTMUMD :1;
[; ;pic18f25k50.h: 2724: unsigned MSSPMD :1;
[; ;pic18f25k50.h: 2725: };
[; ;pic18f25k50.h: 2726: struct {
[; ;pic18f25k50.h: 2727: unsigned :6;
[; ;pic18f25k50.h: 2728: unsigned SSP1MD :1;
[; ;pic18f25k50.h: 2729: };
[; ;pic18f25k50.h: 2730: struct {
[; ;pic18f25k50.h: 2731: unsigned :6;
[; ;pic18f25k50.h: 2732: unsigned MSSP1MD :1;
[; ;pic18f25k50.h: 2733: };
[; ;pic18f25k50.h: 2734: struct {
[; ;pic18f25k50.h: 2735: unsigned EMBMD :1;
[; ;pic18f25k50.h: 2736: };
[; ;pic18f25k50.h: 2737: } PMD1bits_t;
[; ;pic18f25k50.h: 2738: extern volatile PMD1bits_t PMD1bits @ 0xF7F;
[; ;pic18f25k50.h: 2793: extern volatile unsigned char PORTA @ 0xF80;
"2795
[; ;pic18f25k50.h: 2795: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f25k50.h: 2798: typedef union {
[; ;pic18f25k50.h: 2799: struct {
[; ;pic18f25k50.h: 2800: unsigned RA0 :1;
[; ;pic18f25k50.h: 2801: unsigned RA1 :1;
[; ;pic18f25k50.h: 2802: unsigned RA2 :1;
[; ;pic18f25k50.h: 2803: unsigned RA3 :1;
[; ;pic18f25k50.h: 2804: unsigned RA4 :1;
[; ;pic18f25k50.h: 2805: unsigned RA5 :1;
[; ;pic18f25k50.h: 2806: unsigned RA6 :1;
[; ;pic18f25k50.h: 2807: unsigned RA7 :1;
[; ;pic18f25k50.h: 2808: };
[; ;pic18f25k50.h: 2809: struct {
[; ;pic18f25k50.h: 2810: unsigned AN0 :1;
[; ;pic18f25k50.h: 2811: unsigned AN1 :1;
[; ;pic18f25k50.h: 2812: unsigned AN2 :1;
[; ;pic18f25k50.h: 2813: unsigned AN3 :1;
[; ;pic18f25k50.h: 2814: unsigned T0CKI :1;
[; ;pic18f25k50.h: 2815: unsigned AN4 :1;
[; ;pic18f25k50.h: 2816: unsigned OSC2 :1;
[; ;pic18f25k50.h: 2817: };
[; ;pic18f25k50.h: 2818: struct {
[; ;pic18f25k50.h: 2819: unsigned :2;
[; ;pic18f25k50.h: 2820: unsigned VREFM :1;
[; ;pic18f25k50.h: 2821: unsigned VREFP :1;
[; ;pic18f25k50.h: 2822: unsigned :1;
[; ;pic18f25k50.h: 2823: unsigned LVDIN :1;
[; ;pic18f25k50.h: 2824: };
[; ;pic18f25k50.h: 2825: struct {
[; ;pic18f25k50.h: 2826: unsigned :5;
[; ;pic18f25k50.h: 2827: unsigned HLVDIN :1;
[; ;pic18f25k50.h: 2828: };
[; ;pic18f25k50.h: 2829: struct {
[; ;pic18f25k50.h: 2830: unsigned ULPWUIN :1;
[; ;pic18f25k50.h: 2831: unsigned :6;
[; ;pic18f25k50.h: 2832: unsigned RJPU :1;
[; ;pic18f25k50.h: 2833: };
[; ;pic18f25k50.h: 2834: } PORTAbits_t;
[; ;pic18f25k50.h: 2835: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f25k50.h: 2945: extern volatile unsigned char PORTB @ 0xF81;
"2947
[; ;pic18f25k50.h: 2947: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f25k50.h: 2950: typedef union {
[; ;pic18f25k50.h: 2951: struct {
[; ;pic18f25k50.h: 2952: unsigned RB0 :1;
[; ;pic18f25k50.h: 2953: unsigned RB1 :1;
[; ;pic18f25k50.h: 2954: unsigned RB2 :1;
[; ;pic18f25k50.h: 2955: unsigned RB3 :1;
[; ;pic18f25k50.h: 2956: unsigned RB4 :1;
[; ;pic18f25k50.h: 2957: unsigned RB5 :1;
[; ;pic18f25k50.h: 2958: unsigned RB6 :1;
[; ;pic18f25k50.h: 2959: unsigned RB7 :1;
[; ;pic18f25k50.h: 2960: };
[; ;pic18f25k50.h: 2961: struct {
[; ;pic18f25k50.h: 2962: unsigned INT0 :1;
[; ;pic18f25k50.h: 2963: unsigned INT1 :1;
[; ;pic18f25k50.h: 2964: unsigned INT2 :1;
[; ;pic18f25k50.h: 2965: unsigned :2;
[; ;pic18f25k50.h: 2966: unsigned PGM :1;
[; ;pic18f25k50.h: 2967: unsigned PGC :1;
[; ;pic18f25k50.h: 2968: unsigned PGD :1;
[; ;pic18f25k50.h: 2969: };
[; ;pic18f25k50.h: 2970: struct {
[; ;pic18f25k50.h: 2971: unsigned :3;
[; ;pic18f25k50.h: 2972: unsigned CCP2_PA2 :1;
[; ;pic18f25k50.h: 2973: };
[; ;pic18f25k50.h: 2974: } PORTBbits_t;
[; ;pic18f25k50.h: 2975: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f25k50.h: 3055: extern volatile unsigned char PORTC @ 0xF82;
"3057
[; ;pic18f25k50.h: 3057: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f25k50.h: 3060: typedef union {
[; ;pic18f25k50.h: 3061: struct {
[; ;pic18f25k50.h: 3062: unsigned RC0 :1;
[; ;pic18f25k50.h: 3063: unsigned RC1 :1;
[; ;pic18f25k50.h: 3064: unsigned RC2 :1;
[; ;pic18f25k50.h: 3065: unsigned :1;
[; ;pic18f25k50.h: 3066: unsigned RC4 :1;
[; ;pic18f25k50.h: 3067: unsigned RC5 :1;
[; ;pic18f25k50.h: 3068: unsigned RC6 :1;
[; ;pic18f25k50.h: 3069: unsigned RC7 :1;
[; ;pic18f25k50.h: 3070: };
[; ;pic18f25k50.h: 3071: struct {
[; ;pic18f25k50.h: 3072: unsigned T1OSO :1;
[; ;pic18f25k50.h: 3073: unsigned T1OSI :1;
[; ;pic18f25k50.h: 3074: unsigned CCP1 :1;
[; ;pic18f25k50.h: 3075: unsigned :3;
[; ;pic18f25k50.h: 3076: unsigned TX :1;
[; ;pic18f25k50.h: 3077: unsigned RX :1;
[; ;pic18f25k50.h: 3078: };
[; ;pic18f25k50.h: 3079: struct {
[; ;pic18f25k50.h: 3080: unsigned T13CKI :1;
[; ;pic18f25k50.h: 3081: unsigned :1;
[; ;pic18f25k50.h: 3082: unsigned P1A :1;
[; ;pic18f25k50.h: 3083: unsigned :3;
[; ;pic18f25k50.h: 3084: unsigned CK :1;
[; ;pic18f25k50.h: 3085: unsigned DT :1;
[; ;pic18f25k50.h: 3086: };
[; ;pic18f25k50.h: 3087: struct {
[; ;pic18f25k50.h: 3088: unsigned :1;
[; ;pic18f25k50.h: 3089: unsigned CCP2 :1;
[; ;pic18f25k50.h: 3090: unsigned PA1 :1;
[; ;pic18f25k50.h: 3091: };
[; ;pic18f25k50.h: 3092: struct {
[; ;pic18f25k50.h: 3093: unsigned :1;
[; ;pic18f25k50.h: 3094: unsigned PA2 :1;
[; ;pic18f25k50.h: 3095: };
[; ;pic18f25k50.h: 3096: } PORTCbits_t;
[; ;pic18f25k50.h: 3097: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f25k50.h: 3197: extern volatile unsigned char PORTE @ 0xF84;
"3199
[; ;pic18f25k50.h: 3199: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f25k50.h: 3202: typedef union {
[; ;pic18f25k50.h: 3203: struct {
[; ;pic18f25k50.h: 3204: unsigned :3;
[; ;pic18f25k50.h: 3205: unsigned RE3 :1;
[; ;pic18f25k50.h: 3206: };
[; ;pic18f25k50.h: 3207: struct {
[; ;pic18f25k50.h: 3208: unsigned :3;
[; ;pic18f25k50.h: 3209: unsigned CCP9E :1;
[; ;pic18f25k50.h: 3210: };
[; ;pic18f25k50.h: 3211: struct {
[; ;pic18f25k50.h: 3212: unsigned :3;
[; ;pic18f25k50.h: 3213: unsigned PC3E :1;
[; ;pic18f25k50.h: 3214: };
[; ;pic18f25k50.h: 3215: } PORTEbits_t;
[; ;pic18f25k50.h: 3216: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f25k50.h: 3236: extern volatile unsigned char WPUB @ 0xF85;
"3238
[; ;pic18f25k50.h: 3238: asm("WPUB equ 0F85h");
[; <" WPUB equ 0F85h ;# ">
[; ;pic18f25k50.h: 3241: typedef union {
[; ;pic18f25k50.h: 3242: struct {
[; ;pic18f25k50.h: 3243: unsigned WPUB0 :1;
[; ;pic18f25k50.h: 3244: unsigned WPUB1 :1;
[; ;pic18f25k50.h: 3245: unsigned WPUB2 :1;
[; ;pic18f25k50.h: 3246: unsigned WPUB3 :1;
[; ;pic18f25k50.h: 3247: unsigned WPUB4 :1;
[; ;pic18f25k50.h: 3248: unsigned WPUB5 :1;
[; ;pic18f25k50.h: 3249: unsigned WPUB6 :1;
[; ;pic18f25k50.h: 3250: unsigned WPUB7 :1;
[; ;pic18f25k50.h: 3251: };
[; ;pic18f25k50.h: 3252: } WPUBbits_t;
[; ;pic18f25k50.h: 3253: extern volatile WPUBbits_t WPUBbits @ 0xF85;
[; ;pic18f25k50.h: 3298: extern volatile unsigned char IOCB @ 0xF86;
"3300
[; ;pic18f25k50.h: 3300: asm("IOCB equ 0F86h");
[; <" IOCB equ 0F86h ;# ">
[; ;pic18f25k50.h: 3303: typedef union {
[; ;pic18f25k50.h: 3304: struct {
[; ;pic18f25k50.h: 3305: unsigned :4;
[; ;pic18f25k50.h: 3306: unsigned IOCB4 :1;
[; ;pic18f25k50.h: 3307: unsigned IOCB5 :1;
[; ;pic18f25k50.h: 3308: unsigned IOCB6 :1;
[; ;pic18f25k50.h: 3309: unsigned IOCB7 :1;
[; ;pic18f25k50.h: 3310: };
[; ;pic18f25k50.h: 3311: } IOCBbits_t;
[; ;pic18f25k50.h: 3312: extern volatile IOCBbits_t IOCBbits @ 0xF86;
[; ;pic18f25k50.h: 3337: extern volatile unsigned char IOCC @ 0xF87;
"3339
[; ;pic18f25k50.h: 3339: asm("IOCC equ 0F87h");
[; <" IOCC equ 0F87h ;# ">
[; ;pic18f25k50.h: 3342: typedef union {
[; ;pic18f25k50.h: 3343: struct {
[; ;pic18f25k50.h: 3344: unsigned IOCC0 :1;
[; ;pic18f25k50.h: 3345: unsigned IOCC1 :1;
[; ;pic18f25k50.h: 3346: unsigned IOCC2 :1;
[; ;pic18f25k50.h: 3347: unsigned :1;
[; ;pic18f25k50.h: 3348: unsigned IOCC4 :1;
[; ;pic18f25k50.h: 3349: unsigned IOCC5 :1;
[; ;pic18f25k50.h: 3350: unsigned IOCC6 :1;
[; ;pic18f25k50.h: 3351: unsigned IOCC7 :1;
[; ;pic18f25k50.h: 3352: };
[; ;pic18f25k50.h: 3353: } IOCCbits_t;
[; ;pic18f25k50.h: 3354: extern volatile IOCCbits_t IOCCbits @ 0xF87;
[; ;pic18f25k50.h: 3394: extern volatile unsigned char CTMUICON @ 0xF88;
"3396
[; ;pic18f25k50.h: 3396: asm("CTMUICON equ 0F88h");
[; <" CTMUICON equ 0F88h ;# ">
[; ;pic18f25k50.h: 3399: typedef union {
[; ;pic18f25k50.h: 3400: struct {
[; ;pic18f25k50.h: 3401: unsigned IRNG :2;
[; ;pic18f25k50.h: 3402: unsigned ITRIM :6;
[; ;pic18f25k50.h: 3403: };
[; ;pic18f25k50.h: 3404: struct {
[; ;pic18f25k50.h: 3405: unsigned IRNG0 :1;
[; ;pic18f25k50.h: 3406: unsigned IRNG1 :1;
[; ;pic18f25k50.h: 3407: unsigned ITRIM0 :1;
[; ;pic18f25k50.h: 3408: unsigned ITRIM1 :1;
[; ;pic18f25k50.h: 3409: unsigned ITRIM2 :1;
[; ;pic18f25k50.h: 3410: unsigned ITRIM3 :1;
[; ;pic18f25k50.h: 3411: unsigned ITRIM4 :1;
[; ;pic18f25k50.h: 3412: unsigned ITRIM5 :1;
[; ;pic18f25k50.h: 3413: };
[; ;pic18f25k50.h: 3414: } CTMUICONbits_t;
[; ;pic18f25k50.h: 3415: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF88;
[; ;pic18f25k50.h: 3470: extern volatile unsigned char LATA @ 0xF89;
"3472
[; ;pic18f25k50.h: 3472: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f25k50.h: 3475: typedef union {
[; ;pic18f25k50.h: 3476: struct {
[; ;pic18f25k50.h: 3477: unsigned LATA0 :1;
[; ;pic18f25k50.h: 3478: unsigned LATA1 :1;
[; ;pic18f25k50.h: 3479: unsigned LATA2 :1;
[; ;pic18f25k50.h: 3480: unsigned LATA3 :1;
[; ;pic18f25k50.h: 3481: unsigned LATA4 :1;
[; ;pic18f25k50.h: 3482: unsigned LATA5 :1;
[; ;pic18f25k50.h: 3483: unsigned LATA6 :1;
[; ;pic18f25k50.h: 3484: unsigned LATA7 :1;
[; ;pic18f25k50.h: 3485: };
[; ;pic18f25k50.h: 3486: struct {
[; ;pic18f25k50.h: 3487: unsigned LA0 :1;
[; ;pic18f25k50.h: 3488: unsigned LA1 :1;
[; ;pic18f25k50.h: 3489: unsigned LA2 :1;
[; ;pic18f25k50.h: 3490: unsigned LA3 :1;
[; ;pic18f25k50.h: 3491: unsigned LA4 :1;
[; ;pic18f25k50.h: 3492: unsigned LA5 :1;
[; ;pic18f25k50.h: 3493: unsigned LA6 :1;
[; ;pic18f25k50.h: 3494: unsigned LA7 :1;
[; ;pic18f25k50.h: 3495: };
[; ;pic18f25k50.h: 3496: } LATAbits_t;
[; ;pic18f25k50.h: 3497: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f25k50.h: 3582: extern volatile unsigned char LATB @ 0xF8A;
"3584
[; ;pic18f25k50.h: 3584: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f25k50.h: 3587: typedef union {
[; ;pic18f25k50.h: 3588: struct {
[; ;pic18f25k50.h: 3589: unsigned LATB0 :1;
[; ;pic18f25k50.h: 3590: unsigned LATB1 :1;
[; ;pic18f25k50.h: 3591: unsigned LATB2 :1;
[; ;pic18f25k50.h: 3592: unsigned LATB3 :1;
[; ;pic18f25k50.h: 3593: unsigned LATB4 :1;
[; ;pic18f25k50.h: 3594: unsigned LATB5 :1;
[; ;pic18f25k50.h: 3595: unsigned LATB6 :1;
[; ;pic18f25k50.h: 3596: unsigned LATB7 :1;
[; ;pic18f25k50.h: 3597: };
[; ;pic18f25k50.h: 3598: struct {
[; ;pic18f25k50.h: 3599: unsigned LB0 :1;
[; ;pic18f25k50.h: 3600: unsigned LB1 :1;
[; ;pic18f25k50.h: 3601: unsigned LB2 :1;
[; ;pic18f25k50.h: 3602: unsigned LB3 :1;
[; ;pic18f25k50.h: 3603: unsigned LB4 :1;
[; ;pic18f25k50.h: 3604: unsigned LB5 :1;
[; ;pic18f25k50.h: 3605: unsigned LB6 :1;
[; ;pic18f25k50.h: 3606: unsigned LB7 :1;
[; ;pic18f25k50.h: 3607: };
[; ;pic18f25k50.h: 3608: } LATBbits_t;
[; ;pic18f25k50.h: 3609: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f25k50.h: 3694: extern volatile unsigned char LATC @ 0xF8B;
"3696
[; ;pic18f25k50.h: 3696: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f25k50.h: 3699: typedef union {
[; ;pic18f25k50.h: 3700: struct {
[; ;pic18f25k50.h: 3701: unsigned LATC0 :1;
[; ;pic18f25k50.h: 3702: unsigned LATC1 :1;
[; ;pic18f25k50.h: 3703: unsigned LATC2 :1;
[; ;pic18f25k50.h: 3704: unsigned :1;
[; ;pic18f25k50.h: 3705: unsigned LATC4 :1;
[; ;pic18f25k50.h: 3706: unsigned LATC5 :1;
[; ;pic18f25k50.h: 3707: unsigned LATC6 :1;
[; ;pic18f25k50.h: 3708: unsigned LATC7 :1;
[; ;pic18f25k50.h: 3709: };
[; ;pic18f25k50.h: 3710: struct {
[; ;pic18f25k50.h: 3711: unsigned LC0 :1;
[; ;pic18f25k50.h: 3712: unsigned LC1 :1;
[; ;pic18f25k50.h: 3713: unsigned LC2 :1;
[; ;pic18f25k50.h: 3714: unsigned :1;
[; ;pic18f25k50.h: 3715: unsigned LC4 :1;
[; ;pic18f25k50.h: 3716: unsigned LC5 :1;
[; ;pic18f25k50.h: 3717: unsigned LC6 :1;
[; ;pic18f25k50.h: 3718: unsigned LC7 :1;
[; ;pic18f25k50.h: 3719: };
[; ;pic18f25k50.h: 3720: } LATCbits_t;
[; ;pic18f25k50.h: 3721: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f25k50.h: 3796: extern volatile unsigned char CTMUCONL @ 0xF8E;
"3798
[; ;pic18f25k50.h: 3798: asm("CTMUCONL equ 0F8Eh");
[; <" CTMUCONL equ 0F8Eh ;# ">
[; ;pic18f25k50.h: 3801: extern volatile unsigned char CTMUCON1 @ 0xF8E;
"3803
[; ;pic18f25k50.h: 3803: asm("CTMUCON1 equ 0F8Eh");
[; <" CTMUCON1 equ 0F8Eh ;# ">
[; ;pic18f25k50.h: 3806: typedef union {
[; ;pic18f25k50.h: 3807: struct {
[; ;pic18f25k50.h: 3808: unsigned EDG1STAT :1;
[; ;pic18f25k50.h: 3809: unsigned EDG2STAT :1;
[; ;pic18f25k50.h: 3810: unsigned EDG1SEL :2;
[; ;pic18f25k50.h: 3811: unsigned EDG1POL :1;
[; ;pic18f25k50.h: 3812: unsigned EDG2SEL :2;
[; ;pic18f25k50.h: 3813: unsigned EDG2POL :1;
[; ;pic18f25k50.h: 3814: };
[; ;pic18f25k50.h: 3815: struct {
[; ;pic18f25k50.h: 3816: unsigned :2;
[; ;pic18f25k50.h: 3817: unsigned EDG1SEL0 :1;
[; ;pic18f25k50.h: 3818: unsigned EDG1SEL1 :1;
[; ;pic18f25k50.h: 3819: unsigned :1;
[; ;pic18f25k50.h: 3820: unsigned EDG2SEL0 :1;
[; ;pic18f25k50.h: 3821: unsigned EDG2SEL1 :1;
[; ;pic18f25k50.h: 3822: };
[; ;pic18f25k50.h: 3823: } CTMUCONLbits_t;
[; ;pic18f25k50.h: 3824: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF8E;
[; ;pic18f25k50.h: 3877: typedef union {
[; ;pic18f25k50.h: 3878: struct {
[; ;pic18f25k50.h: 3879: unsigned EDG1STAT :1;
[; ;pic18f25k50.h: 3880: unsigned EDG2STAT :1;
[; ;pic18f25k50.h: 3881: unsigned EDG1SEL :2;
[; ;pic18f25k50.h: 3882: unsigned EDG1POL :1;
[; ;pic18f25k50.h: 3883: unsigned EDG2SEL :2;
[; ;pic18f25k50.h: 3884: unsigned EDG2POL :1;
[; ;pic18f25k50.h: 3885: };
[; ;pic18f25k50.h: 3886: struct {
[; ;pic18f25k50.h: 3887: unsigned :2;
[; ;pic18f25k50.h: 3888: unsigned EDG1SEL0 :1;
[; ;pic18f25k50.h: 3889: unsigned EDG1SEL1 :1;
[; ;pic18f25k50.h: 3890: unsigned :1;
[; ;pic18f25k50.h: 3891: unsigned EDG2SEL0 :1;
[; ;pic18f25k50.h: 3892: unsigned EDG2SEL1 :1;
[; ;pic18f25k50.h: 3893: };
[; ;pic18f25k50.h: 3894: } CTMUCON1bits_t;
[; ;pic18f25k50.h: 3895: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF8E;
[; ;pic18f25k50.h: 3950: extern volatile unsigned char CTMUCONH @ 0xF8F;
"3952
[; ;pic18f25k50.h: 3952: asm("CTMUCONH equ 0F8Fh");
[; <" CTMUCONH equ 0F8Fh ;# ">
[; ;pic18f25k50.h: 3955: extern volatile unsigned char CTMUCON0 @ 0xF8F;
"3957
[; ;pic18f25k50.h: 3957: asm("CTMUCON0 equ 0F8Fh");
[; <" CTMUCON0 equ 0F8Fh ;# ">
[; ;pic18f25k50.h: 3960: typedef union {
[; ;pic18f25k50.h: 3961: struct {
[; ;pic18f25k50.h: 3962: unsigned CTTRIG :1;
[; ;pic18f25k50.h: 3963: unsigned IDISSEN :1;
[; ;pic18f25k50.h: 3964: unsigned EDGSEQEN :1;
[; ;pic18f25k50.h: 3965: unsigned EDGEN :1;
[; ;pic18f25k50.h: 3966: unsigned TGEN :1;
[; ;pic18f25k50.h: 3967: unsigned CTMUSIDL :1;
[; ;pic18f25k50.h: 3968: unsigned :1;
[; ;pic18f25k50.h: 3969: unsigned CTMUEN :1;
[; ;pic18f25k50.h: 3970: };
[; ;pic18f25k50.h: 3971: struct {
[; ;pic18f25k50.h: 3972: unsigned TRIGEN :1;
[; ;pic18f25k50.h: 3973: unsigned :4;
[; ;pic18f25k50.h: 3974: unsigned SIDL :1;
[; ;pic18f25k50.h: 3975: unsigned :1;
[; ;pic18f25k50.h: 3976: unsigned ON :1;
[; ;pic18f25k50.h: 3977: };
[; ;pic18f25k50.h: 3978: } CTMUCONHbits_t;
[; ;pic18f25k50.h: 3979: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF8F;
[; ;pic18f25k50.h: 4032: typedef union {
[; ;pic18f25k50.h: 4033: struct {
[; ;pic18f25k50.h: 4034: unsigned CTTRIG :1;
[; ;pic18f25k50.h: 4035: unsigned IDISSEN :1;
[; ;pic18f25k50.h: 4036: unsigned EDGSEQEN :1;
[; ;pic18f25k50.h: 4037: unsigned EDGEN :1;
[; ;pic18f25k50.h: 4038: unsigned TGEN :1;
[; ;pic18f25k50.h: 4039: unsigned CTMUSIDL :1;
[; ;pic18f25k50.h: 4040: unsigned :1;
[; ;pic18f25k50.h: 4041: unsigned CTMUEN :1;
[; ;pic18f25k50.h: 4042: };
[; ;pic18f25k50.h: 4043: struct {
[; ;pic18f25k50.h: 4044: unsigned TRIGEN :1;
[; ;pic18f25k50.h: 4045: unsigned :4;
[; ;pic18f25k50.h: 4046: unsigned SIDL :1;
[; ;pic18f25k50.h: 4047: unsigned :1;
[; ;pic18f25k50.h: 4048: unsigned ON :1;
[; ;pic18f25k50.h: 4049: };
[; ;pic18f25k50.h: 4050: } CTMUCON0bits_t;
[; ;pic18f25k50.h: 4051: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF8F;
[; ;pic18f25k50.h: 4106: extern volatile unsigned short CCPR2 @ 0xF90;
"4108
[; ;pic18f25k50.h: 4108: asm("CCPR2 equ 0F90h");
[; <" CCPR2 equ 0F90h ;# ">
[; ;pic18f25k50.h: 4113: extern volatile unsigned char CCPR2L @ 0xF90;
"4115
[; ;pic18f25k50.h: 4115: asm("CCPR2L equ 0F90h");
[; <" CCPR2L equ 0F90h ;# ">
[; ;pic18f25k50.h: 4118: typedef union {
[; ;pic18f25k50.h: 4119: struct {
[; ;pic18f25k50.h: 4120: unsigned CCPR2L :8;
[; ;pic18f25k50.h: 4121: };
[; ;pic18f25k50.h: 4122: } CCPR2Lbits_t;
[; ;pic18f25k50.h: 4123: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF90;
[; ;pic18f25k50.h: 4133: extern volatile unsigned char CCPR2H @ 0xF91;
"4135
[; ;pic18f25k50.h: 4135: asm("CCPR2H equ 0F91h");
[; <" CCPR2H equ 0F91h ;# ">
[; ;pic18f25k50.h: 4138: typedef union {
[; ;pic18f25k50.h: 4139: struct {
[; ;pic18f25k50.h: 4140: unsigned CCPR2H :8;
[; ;pic18f25k50.h: 4141: };
[; ;pic18f25k50.h: 4142: } CCPR2Hbits_t;
[; ;pic18f25k50.h: 4143: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF91;
[; ;pic18f25k50.h: 4153: extern volatile unsigned char TRISA @ 0xF92;
"4155
[; ;pic18f25k50.h: 4155: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f25k50.h: 4158: extern volatile unsigned char DDRA @ 0xF92;
"4160
[; ;pic18f25k50.h: 4160: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f25k50.h: 4163: typedef union {
[; ;pic18f25k50.h: 4164: struct {
[; ;pic18f25k50.h: 4165: unsigned TRISA0 :1;
[; ;pic18f25k50.h: 4166: unsigned TRISA1 :1;
[; ;pic18f25k50.h: 4167: unsigned TRISA2 :1;
[; ;pic18f25k50.h: 4168: unsigned TRISA3 :1;
[; ;pic18f25k50.h: 4169: unsigned TRISA4 :1;
[; ;pic18f25k50.h: 4170: unsigned TRISA5 :1;
[; ;pic18f25k50.h: 4171: unsigned TRISA6 :1;
[; ;pic18f25k50.h: 4172: unsigned TRISA7 :1;
[; ;pic18f25k50.h: 4173: };
[; ;pic18f25k50.h: 4174: struct {
[; ;pic18f25k50.h: 4175: unsigned RA0 :1;
[; ;pic18f25k50.h: 4176: unsigned RA1 :1;
[; ;pic18f25k50.h: 4177: unsigned RA2 :1;
[; ;pic18f25k50.h: 4178: unsigned RA3 :1;
[; ;pic18f25k50.h: 4179: unsigned RA4 :1;
[; ;pic18f25k50.h: 4180: unsigned RA5 :1;
[; ;pic18f25k50.h: 4181: unsigned RA6 :1;
[; ;pic18f25k50.h: 4182: unsigned RA7 :1;
[; ;pic18f25k50.h: 4183: };
[; ;pic18f25k50.h: 4184: } TRISAbits_t;
[; ;pic18f25k50.h: 4185: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f25k50.h: 4268: typedef union {
[; ;pic18f25k50.h: 4269: struct {
[; ;pic18f25k50.h: 4270: unsigned TRISA0 :1;
[; ;pic18f25k50.h: 4271: unsigned TRISA1 :1;
[; ;pic18f25k50.h: 4272: unsigned TRISA2 :1;
[; ;pic18f25k50.h: 4273: unsigned TRISA3 :1;
[; ;pic18f25k50.h: 4274: unsigned TRISA4 :1;
[; ;pic18f25k50.h: 4275: unsigned TRISA5 :1;
[; ;pic18f25k50.h: 4276: unsigned TRISA6 :1;
[; ;pic18f25k50.h: 4277: unsigned TRISA7 :1;
[; ;pic18f25k50.h: 4278: };
[; ;pic18f25k50.h: 4279: struct {
[; ;pic18f25k50.h: 4280: unsigned RA0 :1;
[; ;pic18f25k50.h: 4281: unsigned RA1 :1;
[; ;pic18f25k50.h: 4282: unsigned RA2 :1;
[; ;pic18f25k50.h: 4283: unsigned RA3 :1;
[; ;pic18f25k50.h: 4284: unsigned RA4 :1;
[; ;pic18f25k50.h: 4285: unsigned RA5 :1;
[; ;pic18f25k50.h: 4286: unsigned RA6 :1;
[; ;pic18f25k50.h: 4287: unsigned RA7 :1;
[; ;pic18f25k50.h: 4288: };
[; ;pic18f25k50.h: 4289: } DDRAbits_t;
[; ;pic18f25k50.h: 4290: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f25k50.h: 4375: extern volatile unsigned char TRISB @ 0xF93;
"4377
[; ;pic18f25k50.h: 4377: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f25k50.h: 4380: extern volatile unsigned char DDRB @ 0xF93;
"4382
[; ;pic18f25k50.h: 4382: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f25k50.h: 4385: typedef union {
[; ;pic18f25k50.h: 4386: struct {
[; ;pic18f25k50.h: 4387: unsigned TRISB0 :1;
[; ;pic18f25k50.h: 4388: unsigned TRISB1 :1;
[; ;pic18f25k50.h: 4389: unsigned TRISB2 :1;
[; ;pic18f25k50.h: 4390: unsigned TRISB3 :1;
[; ;pic18f25k50.h: 4391: unsigned TRISB4 :1;
[; ;pic18f25k50.h: 4392: unsigned TRISB5 :1;
[; ;pic18f25k50.h: 4393: unsigned TRISB6 :1;
[; ;pic18f25k50.h: 4394: unsigned TRISB7 :1;
[; ;pic18f25k50.h: 4395: };
[; ;pic18f25k50.h: 4396: struct {
[; ;pic18f25k50.h: 4397: unsigned RB0 :1;
[; ;pic18f25k50.h: 4398: unsigned RB1 :1;
[; ;pic18f25k50.h: 4399: unsigned RB2 :1;
[; ;pic18f25k50.h: 4400: unsigned RB3 :1;
[; ;pic18f25k50.h: 4401: unsigned RB4 :1;
[; ;pic18f25k50.h: 4402: unsigned RB5 :1;
[; ;pic18f25k50.h: 4403: unsigned RB6 :1;
[; ;pic18f25k50.h: 4404: unsigned RB7 :1;
[; ;pic18f25k50.h: 4405: };
[; ;pic18f25k50.h: 4406: } TRISBbits_t;
[; ;pic18f25k50.h: 4407: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f25k50.h: 4490: typedef union {
[; ;pic18f25k50.h: 4491: struct {
[; ;pic18f25k50.h: 4492: unsigned TRISB0 :1;
[; ;pic18f25k50.h: 4493: unsigned TRISB1 :1;
[; ;pic18f25k50.h: 4494: unsigned TRISB2 :1;
[; ;pic18f25k50.h: 4495: unsigned TRISB3 :1;
[; ;pic18f25k50.h: 4496: unsigned TRISB4 :1;
[; ;pic18f25k50.h: 4497: unsigned TRISB5 :1;
[; ;pic18f25k50.h: 4498: unsigned TRISB6 :1;
[; ;pic18f25k50.h: 4499: unsigned TRISB7 :1;
[; ;pic18f25k50.h: 4500: };
[; ;pic18f25k50.h: 4501: struct {
[; ;pic18f25k50.h: 4502: unsigned RB0 :1;
[; ;pic18f25k50.h: 4503: unsigned RB1 :1;
[; ;pic18f25k50.h: 4504: unsigned RB2 :1;
[; ;pic18f25k50.h: 4505: unsigned RB3 :1;
[; ;pic18f25k50.h: 4506: unsigned RB4 :1;
[; ;pic18f25k50.h: 4507: unsigned RB5 :1;
[; ;pic18f25k50.h: 4508: unsigned RB6 :1;
[; ;pic18f25k50.h: 4509: unsigned RB7 :1;
[; ;pic18f25k50.h: 4510: };
[; ;pic18f25k50.h: 4511: } DDRBbits_t;
[; ;pic18f25k50.h: 4512: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f25k50.h: 4597: extern volatile unsigned char TRISC @ 0xF94;
"4599
[; ;pic18f25k50.h: 4599: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f25k50.h: 4602: extern volatile unsigned char DDRC @ 0xF94;
"4604
[; ;pic18f25k50.h: 4604: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f25k50.h: 4607: typedef union {
[; ;pic18f25k50.h: 4608: struct {
[; ;pic18f25k50.h: 4609: unsigned TRISC0 :1;
[; ;pic18f25k50.h: 4610: unsigned TRISC1 :1;
[; ;pic18f25k50.h: 4611: unsigned TRISC2 :1;
[; ;pic18f25k50.h: 4612: unsigned :1;
[; ;pic18f25k50.h: 4613: unsigned TRISC4 :1;
[; ;pic18f25k50.h: 4614: unsigned TRISC5 :1;
[; ;pic18f25k50.h: 4615: unsigned TRISC6 :1;
[; ;pic18f25k50.h: 4616: unsigned TRISC7 :1;
[; ;pic18f25k50.h: 4617: };
[; ;pic18f25k50.h: 4618: struct {
[; ;pic18f25k50.h: 4619: unsigned RC0 :1;
[; ;pic18f25k50.h: 4620: unsigned RC1 :1;
[; ;pic18f25k50.h: 4621: unsigned RC2 :1;
[; ;pic18f25k50.h: 4622: unsigned :3;
[; ;pic18f25k50.h: 4623: unsigned RC6 :1;
[; ;pic18f25k50.h: 4624: unsigned RC7 :1;
[; ;pic18f25k50.h: 4625: };
[; ;pic18f25k50.h: 4626: } TRISCbits_t;
[; ;pic18f25k50.h: 4627: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f25k50.h: 4690: typedef union {
[; ;pic18f25k50.h: 4691: struct {
[; ;pic18f25k50.h: 4692: unsigned TRISC0 :1;
[; ;pic18f25k50.h: 4693: unsigned TRISC1 :1;
[; ;pic18f25k50.h: 4694: unsigned TRISC2 :1;
[; ;pic18f25k50.h: 4695: unsigned :1;
[; ;pic18f25k50.h: 4696: unsigned TRISC4 :1;
[; ;pic18f25k50.h: 4697: unsigned TRISC5 :1;
[; ;pic18f25k50.h: 4698: unsigned TRISC6 :1;
[; ;pic18f25k50.h: 4699: unsigned TRISC7 :1;
[; ;pic18f25k50.h: 4700: };
[; ;pic18f25k50.h: 4701: struct {
[; ;pic18f25k50.h: 4702: unsigned RC0 :1;
[; ;pic18f25k50.h: 4703: unsigned RC1 :1;
[; ;pic18f25k50.h: 4704: unsigned RC2 :1;
[; ;pic18f25k50.h: 4705: unsigned :3;
[; ;pic18f25k50.h: 4706: unsigned RC6 :1;
[; ;pic18f25k50.h: 4707: unsigned RC7 :1;
[; ;pic18f25k50.h: 4708: };
[; ;pic18f25k50.h: 4709: } DDRCbits_t;
[; ;pic18f25k50.h: 4710: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f25k50.h: 4775: extern volatile unsigned char CCP2CON @ 0xF97;
"4777
[; ;pic18f25k50.h: 4777: asm("CCP2CON equ 0F97h");
[; <" CCP2CON equ 0F97h ;# ">
[; ;pic18f25k50.h: 4780: extern volatile unsigned char ECCP2CON @ 0xF97;
"4782
[; ;pic18f25k50.h: 4782: asm("ECCP2CON equ 0F97h");
[; <" ECCP2CON equ 0F97h ;# ">
[; ;pic18f25k50.h: 4785: typedef union {
[; ;pic18f25k50.h: 4786: struct {
[; ;pic18f25k50.h: 4787: unsigned CCP2M :4;
[; ;pic18f25k50.h: 4788: unsigned DC2B :2;
[; ;pic18f25k50.h: 4789: };
[; ;pic18f25k50.h: 4790: struct {
[; ;pic18f25k50.h: 4791: unsigned CCP2M0 :1;
[; ;pic18f25k50.h: 4792: unsigned CCP2M1 :1;
[; ;pic18f25k50.h: 4793: unsigned CCP2M2 :1;
[; ;pic18f25k50.h: 4794: unsigned CCP2M3 :1;
[; ;pic18f25k50.h: 4795: unsigned DC2B0 :1;
[; ;pic18f25k50.h: 4796: unsigned DC2B1 :1;
[; ;pic18f25k50.h: 4797: };
[; ;pic18f25k50.h: 4798: struct {
[; ;pic18f25k50.h: 4799: unsigned :4;
[; ;pic18f25k50.h: 4800: unsigned CCP2Y :1;
[; ;pic18f25k50.h: 4801: unsigned CCP2X :1;
[; ;pic18f25k50.h: 4802: };
[; ;pic18f25k50.h: 4803: } CCP2CONbits_t;
[; ;pic18f25k50.h: 4804: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF97;
[; ;pic18f25k50.h: 4857: typedef union {
[; ;pic18f25k50.h: 4858: struct {
[; ;pic18f25k50.h: 4859: unsigned CCP2M :4;
[; ;pic18f25k50.h: 4860: unsigned DC2B :2;
[; ;pic18f25k50.h: 4861: };
[; ;pic18f25k50.h: 4862: struct {
[; ;pic18f25k50.h: 4863: unsigned CCP2M0 :1;
[; ;pic18f25k50.h: 4864: unsigned CCP2M1 :1;
[; ;pic18f25k50.h: 4865: unsigned CCP2M2 :1;
[; ;pic18f25k50.h: 4866: unsigned CCP2M3 :1;
[; ;pic18f25k50.h: 4867: unsigned DC2B0 :1;
[; ;pic18f25k50.h: 4868: unsigned DC2B1 :1;
[; ;pic18f25k50.h: 4869: };
[; ;pic18f25k50.h: 4870: struct {
[; ;pic18f25k50.h: 4871: unsigned :4;
[; ;pic18f25k50.h: 4872: unsigned CCP2Y :1;
[; ;pic18f25k50.h: 4873: unsigned CCP2X :1;
[; ;pic18f25k50.h: 4874: };
[; ;pic18f25k50.h: 4875: } ECCP2CONbits_t;
[; ;pic18f25k50.h: 4876: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xF97;
[; ;pic18f25k50.h: 4931: extern volatile unsigned char CM1CON0 @ 0xF98;
"4933
[; ;pic18f25k50.h: 4933: asm("CM1CON0 equ 0F98h");
[; <" CM1CON0 equ 0F98h ;# ">
[; ;pic18f25k50.h: 4936: typedef union {
[; ;pic18f25k50.h: 4937: struct {
[; ;pic18f25k50.h: 4938: unsigned C1CH :2;
[; ;pic18f25k50.h: 4939: unsigned C1R :1;
[; ;pic18f25k50.h: 4940: unsigned C1SP :1;
[; ;pic18f25k50.h: 4941: unsigned C1POL :1;
[; ;pic18f25k50.h: 4942: unsigned C1OE :1;
[; ;pic18f25k50.h: 4943: unsigned C1OUT :1;
[; ;pic18f25k50.h: 4944: unsigned C1ON :1;
[; ;pic18f25k50.h: 4945: };
[; ;pic18f25k50.h: 4946: struct {
[; ;pic18f25k50.h: 4947: unsigned C1CH0 :1;
[; ;pic18f25k50.h: 4948: unsigned C1CH1 :1;
[; ;pic18f25k50.h: 4949: unsigned CREF :1;
[; ;pic18f25k50.h: 4950: unsigned :1;
[; ;pic18f25k50.h: 4951: unsigned CPOL :1;
[; ;pic18f25k50.h: 4952: unsigned COE :1;
[; ;pic18f25k50.h: 4953: unsigned COUT1 :1;
[; ;pic18f25k50.h: 4954: unsigned CON :1;
[; ;pic18f25k50.h: 4955: };
[; ;pic18f25k50.h: 4956: struct {
[; ;pic18f25k50.h: 4957: unsigned CCH :2;
[; ;pic18f25k50.h: 4958: };
[; ;pic18f25k50.h: 4959: struct {
[; ;pic18f25k50.h: 4960: unsigned CCH0 :1;
[; ;pic18f25k50.h: 4961: unsigned CCH1 :1;
[; ;pic18f25k50.h: 4962: };
[; ;pic18f25k50.h: 4963: } CM1CON0bits_t;
[; ;pic18f25k50.h: 4964: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF98;
[; ;pic18f25k50.h: 5054: extern volatile unsigned char CM2CON0 @ 0xF99;
"5056
[; ;pic18f25k50.h: 5056: asm("CM2CON0 equ 0F99h");
[; <" CM2CON0 equ 0F99h ;# ">
[; ;pic18f25k50.h: 5059: typedef union {
[; ;pic18f25k50.h: 5060: struct {
[; ;pic18f25k50.h: 5061: unsigned C2CH :2;
[; ;pic18f25k50.h: 5062: unsigned C2R :1;
[; ;pic18f25k50.h: 5063: unsigned C2SP :1;
[; ;pic18f25k50.h: 5064: unsigned C2POL :1;
[; ;pic18f25k50.h: 5065: unsigned C2OE :1;
[; ;pic18f25k50.h: 5066: unsigned C2OUT :1;
[; ;pic18f25k50.h: 5067: unsigned C2ON :1;
[; ;pic18f25k50.h: 5068: };
[; ;pic18f25k50.h: 5069: struct {
[; ;pic18f25k50.h: 5070: unsigned C2CH0 :1;
[; ;pic18f25k50.h: 5071: unsigned C2CH1 :1;
[; ;pic18f25k50.h: 5072: unsigned CREF :1;
[; ;pic18f25k50.h: 5073: unsigned :1;
[; ;pic18f25k50.h: 5074: unsigned CPOL :1;
[; ;pic18f25k50.h: 5075: unsigned COE :1;
[; ;pic18f25k50.h: 5076: unsigned COUT2 :1;
[; ;pic18f25k50.h: 5077: unsigned CON :1;
[; ;pic18f25k50.h: 5078: };
[; ;pic18f25k50.h: 5079: struct {
[; ;pic18f25k50.h: 5080: unsigned CCH :2;
[; ;pic18f25k50.h: 5081: };
[; ;pic18f25k50.h: 5082: struct {
[; ;pic18f25k50.h: 5083: unsigned CCH0 :1;
[; ;pic18f25k50.h: 5084: unsigned CCH1 :1;
[; ;pic18f25k50.h: 5085: };
[; ;pic18f25k50.h: 5086: } CM2CON0bits_t;
[; ;pic18f25k50.h: 5087: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF99;
[; ;pic18f25k50.h: 5177: extern volatile unsigned char CM2CON1 @ 0xF9A;
"5179
[; ;pic18f25k50.h: 5179: asm("CM2CON1 equ 0F9Ah");
[; <" CM2CON1 equ 0F9Ah ;# ">
[; ;pic18f25k50.h: 5182: typedef union {
[; ;pic18f25k50.h: 5183: struct {
[; ;pic18f25k50.h: 5184: unsigned C2SYNC :1;
[; ;pic18f25k50.h: 5185: unsigned C1SYNC :1;
[; ;pic18f25k50.h: 5186: unsigned C2HYS :1;
[; ;pic18f25k50.h: 5187: unsigned C1HYS :1;
[; ;pic18f25k50.h: 5188: unsigned C2RSEL :1;
[; ;pic18f25k50.h: 5189: unsigned C1RSEL :1;
[; ;pic18f25k50.h: 5190: unsigned MC2OUT :1;
[; ;pic18f25k50.h: 5191: unsigned MC1OUT :1;
[; ;pic18f25k50.h: 5192: };
[; ;pic18f25k50.h: 5193: } CM2CON1bits_t;
[; ;pic18f25k50.h: 5194: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF9A;
[; ;pic18f25k50.h: 5239: extern volatile unsigned char OSCTUNE @ 0xF9B;
"5241
[; ;pic18f25k50.h: 5241: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f25k50.h: 5244: typedef union {
[; ;pic18f25k50.h: 5245: struct {
[; ;pic18f25k50.h: 5246: unsigned TUN :7;
[; ;pic18f25k50.h: 5247: unsigned SPLLMULT :1;
[; ;pic18f25k50.h: 5248: };
[; ;pic18f25k50.h: 5249: struct {
[; ;pic18f25k50.h: 5250: unsigned TUN0 :1;
[; ;pic18f25k50.h: 5251: unsigned TUN1 :1;
[; ;pic18f25k50.h: 5252: unsigned TUN2 :1;
[; ;pic18f25k50.h: 5253: unsigned TUN3 :1;
[; ;pic18f25k50.h: 5254: unsigned TUN4 :1;
[; ;pic18f25k50.h: 5255: unsigned TUN5 :1;
[; ;pic18f25k50.h: 5256: unsigned TUN6 :1;
[; ;pic18f25k50.h: 5257: };
[; ;pic18f25k50.h: 5258: } OSCTUNEbits_t;
[; ;pic18f25k50.h: 5259: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f25k50.h: 5309: extern volatile unsigned char HLVDCON @ 0xF9C;
"5311
[; ;pic18f25k50.h: 5311: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f25k50.h: 5314: typedef union {
[; ;pic18f25k50.h: 5315: struct {
[; ;pic18f25k50.h: 5316: unsigned HLVDL :4;
[; ;pic18f25k50.h: 5317: unsigned HLVDEN :1;
[; ;pic18f25k50.h: 5318: unsigned IRVST :1;
[; ;pic18f25k50.h: 5319: unsigned BGVST :1;
[; ;pic18f25k50.h: 5320: unsigned VDIRMAG :1;
[; ;pic18f25k50.h: 5321: };
[; ;pic18f25k50.h: 5322: struct {
[; ;pic18f25k50.h: 5323: unsigned HLVDL0 :1;
[; ;pic18f25k50.h: 5324: unsigned HLVDL1 :1;
[; ;pic18f25k50.h: 5325: unsigned HLVDL2 :1;
[; ;pic18f25k50.h: 5326: unsigned HLVDL3 :1;
[; ;pic18f25k50.h: 5327: };
[; ;pic18f25k50.h: 5328: } HLVDCONbits_t;
[; ;pic18f25k50.h: 5329: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f25k50.h: 5379: extern volatile unsigned char PIE1 @ 0xF9D;
"5381
[; ;pic18f25k50.h: 5381: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f25k50.h: 5384: typedef union {
[; ;pic18f25k50.h: 5385: struct {
[; ;pic18f25k50.h: 5386: unsigned TMR1IE :1;
[; ;pic18f25k50.h: 5387: unsigned TMR2IE :1;
[; ;pic18f25k50.h: 5388: unsigned CCP1IE :1;
[; ;pic18f25k50.h: 5389: unsigned SSPIE :1;
[; ;pic18f25k50.h: 5390: unsigned TXIE :1;
[; ;pic18f25k50.h: 5391: unsigned RCIE :1;
[; ;pic18f25k50.h: 5392: unsigned ADIE :1;
[; ;pic18f25k50.h: 5393: unsigned ACTIE :1;
[; ;pic18f25k50.h: 5394: };
[; ;pic18f25k50.h: 5395: struct {
[; ;pic18f25k50.h: 5396: unsigned :3;
[; ;pic18f25k50.h: 5397: unsigned SSP1IE :1;
[; ;pic18f25k50.h: 5398: unsigned TX1IE :1;
[; ;pic18f25k50.h: 5399: unsigned RC1IE :1;
[; ;pic18f25k50.h: 5400: unsigned :1;
[; ;pic18f25k50.h: 5401: unsigned STIE :1;
[; ;pic18f25k50.h: 5402: };
[; ;pic18f25k50.h: 5403: struct {
[; ;pic18f25k50.h: 5404: unsigned :7;
[; ;pic18f25k50.h: 5405: unsigned PSPIE :1;
[; ;pic18f25k50.h: 5406: };
[; ;pic18f25k50.h: 5407: } PIE1bits_t;
[; ;pic18f25k50.h: 5408: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f25k50.h: 5478: extern volatile unsigned char PIR1 @ 0xF9E;
"5480
[; ;pic18f25k50.h: 5480: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f25k50.h: 5483: typedef union {
[; ;pic18f25k50.h: 5484: struct {
[; ;pic18f25k50.h: 5485: unsigned TMR1IF :1;
[; ;pic18f25k50.h: 5486: unsigned TMR2IF :1;
[; ;pic18f25k50.h: 5487: unsigned CCP1IF :1;
[; ;pic18f25k50.h: 5488: unsigned SSPIF :1;
[; ;pic18f25k50.h: 5489: unsigned TXIF :1;
[; ;pic18f25k50.h: 5490: unsigned RCIF :1;
[; ;pic18f25k50.h: 5491: unsigned ADIF :1;
[; ;pic18f25k50.h: 5492: unsigned ACTIF :1;
[; ;pic18f25k50.h: 5493: };
[; ;pic18f25k50.h: 5494: struct {
[; ;pic18f25k50.h: 5495: unsigned :3;
[; ;pic18f25k50.h: 5496: unsigned SSP1IF :1;
[; ;pic18f25k50.h: 5497: unsigned TX1IF :1;
[; ;pic18f25k50.h: 5498: unsigned RC1IF :1;
[; ;pic18f25k50.h: 5499: unsigned :1;
[; ;pic18f25k50.h: 5500: unsigned STIF :1;
[; ;pic18f25k50.h: 5501: };
[; ;pic18f25k50.h: 5502: struct {
[; ;pic18f25k50.h: 5503: unsigned :7;
[; ;pic18f25k50.h: 5504: unsigned PSPIF :1;
[; ;pic18f25k50.h: 5505: };
[; ;pic18f25k50.h: 5506: } PIR1bits_t;
[; ;pic18f25k50.h: 5507: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f25k50.h: 5577: extern volatile unsigned char IPR1 @ 0xF9F;
"5579
[; ;pic18f25k50.h: 5579: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f25k50.h: 5582: typedef union {
[; ;pic18f25k50.h: 5583: struct {
[; ;pic18f25k50.h: 5584: unsigned TMR1IP :1;
[; ;pic18f25k50.h: 5585: unsigned TMR2IP :1;
[; ;pic18f25k50.h: 5586: unsigned CCP1IP :1;
[; ;pic18f25k50.h: 5587: unsigned SSPIP :1;
[; ;pic18f25k50.h: 5588: unsigned TXIP :1;
[; ;pic18f25k50.h: 5589: unsigned RCIP :1;
[; ;pic18f25k50.h: 5590: unsigned ADIP :1;
[; ;pic18f25k50.h: 5591: unsigned ACTIP :1;
[; ;pic18f25k50.h: 5592: };
[; ;pic18f25k50.h: 5593: struct {
[; ;pic18f25k50.h: 5594: unsigned :3;
[; ;pic18f25k50.h: 5595: unsigned SSP1IP :1;
[; ;pic18f25k50.h: 5596: unsigned TX1IP :1;
[; ;pic18f25k50.h: 5597: unsigned RC1IP :1;
[; ;pic18f25k50.h: 5598: unsigned :1;
[; ;pic18f25k50.h: 5599: unsigned STIP :1;
[; ;pic18f25k50.h: 5600: };
[; ;pic18f25k50.h: 5601: struct {
[; ;pic18f25k50.h: 5602: unsigned :7;
[; ;pic18f25k50.h: 5603: unsigned PSPIP :1;
[; ;pic18f25k50.h: 5604: };
[; ;pic18f25k50.h: 5605: } IPR1bits_t;
[; ;pic18f25k50.h: 5606: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f25k50.h: 5676: extern volatile unsigned char PIE2 @ 0xFA0;
"5678
[; ;pic18f25k50.h: 5678: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f25k50.h: 5681: typedef union {
[; ;pic18f25k50.h: 5682: struct {
[; ;pic18f25k50.h: 5683: unsigned CCP2IE :1;
[; ;pic18f25k50.h: 5684: unsigned TMR3IE :1;
[; ;pic18f25k50.h: 5685: unsigned HLVDIE :1;
[; ;pic18f25k50.h: 5686: unsigned BCLIE :1;
[; ;pic18f25k50.h: 5687: unsigned EEIE :1;
[; ;pic18f25k50.h: 5688: unsigned C2IE :1;
[; ;pic18f25k50.h: 5689: unsigned C1IE :1;
[; ;pic18f25k50.h: 5690: unsigned OSCFIE :1;
[; ;pic18f25k50.h: 5691: };
[; ;pic18f25k50.h: 5692: struct {
[; ;pic18f25k50.h: 5693: unsigned :2;
[; ;pic18f25k50.h: 5694: unsigned LVDIE :1;
[; ;pic18f25k50.h: 5695: unsigned BCL1IE :1;
[; ;pic18f25k50.h: 5696: unsigned :1;
[; ;pic18f25k50.h: 5697: unsigned CM2IE :1;
[; ;pic18f25k50.h: 5698: unsigned CM1IE :1;
[; ;pic18f25k50.h: 5699: };
[; ;pic18f25k50.h: 5700: struct {
[; ;pic18f25k50.h: 5701: unsigned :6;
[; ;pic18f25k50.h: 5702: unsigned CMIE :1;
[; ;pic18f25k50.h: 5703: };
[; ;pic18f25k50.h: 5704: } PIE2bits_t;
[; ;pic18f25k50.h: 5705: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f25k50.h: 5775: extern volatile unsigned char PIR2 @ 0xFA1;
"5777
[; ;pic18f25k50.h: 5777: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f25k50.h: 5780: typedef union {
[; ;pic18f25k50.h: 5781: struct {
[; ;pic18f25k50.h: 5782: unsigned CCP2IF :1;
[; ;pic18f25k50.h: 5783: unsigned TMR3IF :1;
[; ;pic18f25k50.h: 5784: unsigned HLVDIF :1;
[; ;pic18f25k50.h: 5785: unsigned BCLIF :1;
[; ;pic18f25k50.h: 5786: unsigned EEIF :1;
[; ;pic18f25k50.h: 5787: unsigned C2IF :1;
[; ;pic18f25k50.h: 5788: unsigned C1IF :1;
[; ;pic18f25k50.h: 5789: unsigned OSCFIF :1;
[; ;pic18f25k50.h: 5790: };
[; ;pic18f25k50.h: 5791: struct {
[; ;pic18f25k50.h: 5792: unsigned :2;
[; ;pic18f25k50.h: 5793: unsigned LVDIF :1;
[; ;pic18f25k50.h: 5794: unsigned BCL1IF :1;
[; ;pic18f25k50.h: 5795: unsigned :1;
[; ;pic18f25k50.h: 5796: unsigned CM2IF :1;
[; ;pic18f25k50.h: 5797: unsigned CM1IF :1;
[; ;pic18f25k50.h: 5798: };
[; ;pic18f25k50.h: 5799: struct {
[; ;pic18f25k50.h: 5800: unsigned :6;
[; ;pic18f25k50.h: 5801: unsigned CMIF :1;
[; ;pic18f25k50.h: 5802: };
[; ;pic18f25k50.h: 5803: } PIR2bits_t;
[; ;pic18f25k50.h: 5804: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f25k50.h: 5874: extern volatile unsigned char IPR2 @ 0xFA2;
"5876
[; ;pic18f25k50.h: 5876: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f25k50.h: 5879: typedef union {
[; ;pic18f25k50.h: 5880: struct {
[; ;pic18f25k50.h: 5881: unsigned CCP2IP :1;
[; ;pic18f25k50.h: 5882: unsigned TMR3IP :1;
[; ;pic18f25k50.h: 5883: unsigned HLVDIP :1;
[; ;pic18f25k50.h: 5884: unsigned BCLIP :1;
[; ;pic18f25k50.h: 5885: unsigned EEIP :1;
[; ;pic18f25k50.h: 5886: unsigned C2IP :1;
[; ;pic18f25k50.h: 5887: unsigned C1IP :1;
[; ;pic18f25k50.h: 5888: unsigned OSCFIP :1;
[; ;pic18f25k50.h: 5889: };
[; ;pic18f25k50.h: 5890: struct {
[; ;pic18f25k50.h: 5891: unsigned :2;
[; ;pic18f25k50.h: 5892: unsigned LVDIP :1;
[; ;pic18f25k50.h: 5893: unsigned BCL1IP :1;
[; ;pic18f25k50.h: 5894: unsigned :1;
[; ;pic18f25k50.h: 5895: unsigned CM2IP :1;
[; ;pic18f25k50.h: 5896: unsigned CM1IP :1;
[; ;pic18f25k50.h: 5897: };
[; ;pic18f25k50.h: 5898: struct {
[; ;pic18f25k50.h: 5899: unsigned :6;
[; ;pic18f25k50.h: 5900: unsigned CMIP :1;
[; ;pic18f25k50.h: 5901: };
[; ;pic18f25k50.h: 5902: } IPR2bits_t;
[; ;pic18f25k50.h: 5903: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f25k50.h: 5973: extern volatile unsigned char PIE3 @ 0xFA3;
"5975
[; ;pic18f25k50.h: 5975: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f25k50.h: 5978: typedef union {
[; ;pic18f25k50.h: 5979: struct {
[; ;pic18f25k50.h: 5980: unsigned TMR1GIE :1;
[; ;pic18f25k50.h: 5981: unsigned TMR3GIE :1;
[; ;pic18f25k50.h: 5982: unsigned USBIE :1;
[; ;pic18f25k50.h: 5983: unsigned CTMUIE :1;
[; ;pic18f25k50.h: 5984: };
[; ;pic18f25k50.h: 5985: struct {
[; ;pic18f25k50.h: 5986: unsigned RXB0IE :1;
[; ;pic18f25k50.h: 5987: unsigned RXB1IE :1;
[; ;pic18f25k50.h: 5988: unsigned TXB0IE :1;
[; ;pic18f25k50.h: 5989: unsigned TXB1IE :1;
[; ;pic18f25k50.h: 5990: };
[; ;pic18f25k50.h: 5991: struct {
[; ;pic18f25k50.h: 5992: unsigned :1;
[; ;pic18f25k50.h: 5993: unsigned RXBNIE :1;
[; ;pic18f25k50.h: 5994: };
[; ;pic18f25k50.h: 5995: } PIE3bits_t;
[; ;pic18f25k50.h: 5996: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f25k50.h: 6046: extern volatile unsigned char PIR3 @ 0xFA4;
"6048
[; ;pic18f25k50.h: 6048: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f25k50.h: 6051: typedef union {
[; ;pic18f25k50.h: 6052: struct {
[; ;pic18f25k50.h: 6053: unsigned TMR1GIF :1;
[; ;pic18f25k50.h: 6054: unsigned TMR3GIF :1;
[; ;pic18f25k50.h: 6055: unsigned USBIF :1;
[; ;pic18f25k50.h: 6056: unsigned CTMUIF :1;
[; ;pic18f25k50.h: 6057: };
[; ;pic18f25k50.h: 6058: struct {
[; ;pic18f25k50.h: 6059: unsigned :1;
[; ;pic18f25k50.h: 6060: unsigned RXBNIF :1;
[; ;pic18f25k50.h: 6061: };
[; ;pic18f25k50.h: 6062: } PIR3bits_t;
[; ;pic18f25k50.h: 6063: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f25k50.h: 6093: extern volatile unsigned char IPR3 @ 0xFA5;
"6095
[; ;pic18f25k50.h: 6095: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f25k50.h: 6098: typedef union {
[; ;pic18f25k50.h: 6099: struct {
[; ;pic18f25k50.h: 6100: unsigned TMR1GIP :1;
[; ;pic18f25k50.h: 6101: unsigned TMR3GIP :1;
[; ;pic18f25k50.h: 6102: unsigned USBIP :1;
[; ;pic18f25k50.h: 6103: unsigned CTMUIP :1;
[; ;pic18f25k50.h: 6104: };
[; ;pic18f25k50.h: 6105: struct {
[; ;pic18f25k50.h: 6106: unsigned :1;
[; ;pic18f25k50.h: 6107: unsigned RXBNIP :1;
[; ;pic18f25k50.h: 6108: };
[; ;pic18f25k50.h: 6109: } IPR3bits_t;
[; ;pic18f25k50.h: 6110: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f25k50.h: 6140: extern volatile unsigned char EECON1 @ 0xFA6;
"6142
[; ;pic18f25k50.h: 6142: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f25k50.h: 6145: typedef union {
[; ;pic18f25k50.h: 6146: struct {
[; ;pic18f25k50.h: 6147: unsigned RD :1;
[; ;pic18f25k50.h: 6148: unsigned WR :1;
[; ;pic18f25k50.h: 6149: unsigned WREN :1;
[; ;pic18f25k50.h: 6150: unsigned WRERR :1;
[; ;pic18f25k50.h: 6151: unsigned FREE :1;
[; ;pic18f25k50.h: 6152: unsigned :1;
[; ;pic18f25k50.h: 6153: unsigned CFGS :1;
[; ;pic18f25k50.h: 6154: unsigned EEPGD :1;
[; ;pic18f25k50.h: 6155: };
[; ;pic18f25k50.h: 6156: struct {
[; ;pic18f25k50.h: 6157: unsigned :6;
[; ;pic18f25k50.h: 6158: unsigned EEFS :1;
[; ;pic18f25k50.h: 6159: };
[; ;pic18f25k50.h: 6160: } EECON1bits_t;
[; ;pic18f25k50.h: 6161: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f25k50.h: 6206: extern volatile unsigned char EECON2 @ 0xFA7;
"6208
[; ;pic18f25k50.h: 6208: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f25k50.h: 6211: typedef union {
[; ;pic18f25k50.h: 6212: struct {
[; ;pic18f25k50.h: 6213: unsigned EECON2 :8;
[; ;pic18f25k50.h: 6214: };
[; ;pic18f25k50.h: 6215: } EECON2bits_t;
[; ;pic18f25k50.h: 6216: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f25k50.h: 6226: extern volatile unsigned char EEDATA @ 0xFA8;
"6228
[; ;pic18f25k50.h: 6228: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f25k50.h: 6233: extern volatile unsigned char EEADR @ 0xFA9;
"6235
[; ;pic18f25k50.h: 6235: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f25k50.h: 6240: extern volatile unsigned char RCSTA1 @ 0xFAB;
"6242
[; ;pic18f25k50.h: 6242: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f25k50.h: 6245: extern volatile unsigned char RCSTA @ 0xFAB;
"6247
[; ;pic18f25k50.h: 6247: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f25k50.h: 6250: typedef union {
[; ;pic18f25k50.h: 6251: struct {
[; ;pic18f25k50.h: 6252: unsigned RX9D :1;
[; ;pic18f25k50.h: 6253: unsigned OERR :1;
[; ;pic18f25k50.h: 6254: unsigned FERR :1;
[; ;pic18f25k50.h: 6255: unsigned ADDEN :1;
[; ;pic18f25k50.h: 6256: unsigned CREN :1;
[; ;pic18f25k50.h: 6257: unsigned SREN :1;
[; ;pic18f25k50.h: 6258: unsigned RX9 :1;
[; ;pic18f25k50.h: 6259: unsigned SPEN :1;
[; ;pic18f25k50.h: 6260: };
[; ;pic18f25k50.h: 6261: struct {
[; ;pic18f25k50.h: 6262: unsigned :3;
[; ;pic18f25k50.h: 6263: unsigned ADEN :1;
[; ;pic18f25k50.h: 6264: };
[; ;pic18f25k50.h: 6265: struct {
[; ;pic18f25k50.h: 6266: unsigned RCD8 :1;
[; ;pic18f25k50.h: 6267: unsigned :5;
[; ;pic18f25k50.h: 6268: unsigned RC8_9 :1;
[; ;pic18f25k50.h: 6269: };
[; ;pic18f25k50.h: 6270: struct {
[; ;pic18f25k50.h: 6271: unsigned :6;
[; ;pic18f25k50.h: 6272: unsigned RC9 :1;
[; ;pic18f25k50.h: 6273: };
[; ;pic18f25k50.h: 6274: struct {
[; ;pic18f25k50.h: 6275: unsigned :5;
[; ;pic18f25k50.h: 6276: unsigned SRENA :1;
[; ;pic18f25k50.h: 6277: };
[; ;pic18f25k50.h: 6278: } RCSTA1bits_t;
[; ;pic18f25k50.h: 6279: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f25k50.h: 6347: typedef union {
[; ;pic18f25k50.h: 6348: struct {
[; ;pic18f25k50.h: 6349: unsigned RX9D :1;
[; ;pic18f25k50.h: 6350: unsigned OERR :1;
[; ;pic18f25k50.h: 6351: unsigned FERR :1;
[; ;pic18f25k50.h: 6352: unsigned ADDEN :1;
[; ;pic18f25k50.h: 6353: unsigned CREN :1;
[; ;pic18f25k50.h: 6354: unsigned SREN :1;
[; ;pic18f25k50.h: 6355: unsigned RX9 :1;
[; ;pic18f25k50.h: 6356: unsigned SPEN :1;
[; ;pic18f25k50.h: 6357: };
[; ;pic18f25k50.h: 6358: struct {
[; ;pic18f25k50.h: 6359: unsigned :3;
[; ;pic18f25k50.h: 6360: unsigned ADEN :1;
[; ;pic18f25k50.h: 6361: };
[; ;pic18f25k50.h: 6362: struct {
[; ;pic18f25k50.h: 6363: unsigned RCD8 :1;
[; ;pic18f25k50.h: 6364: unsigned :5;
[; ;pic18f25k50.h: 6365: unsigned RC8_9 :1;
[; ;pic18f25k50.h: 6366: };
[; ;pic18f25k50.h: 6367: struct {
[; ;pic18f25k50.h: 6368: unsigned :6;
[; ;pic18f25k50.h: 6369: unsigned RC9 :1;
[; ;pic18f25k50.h: 6370: };
[; ;pic18f25k50.h: 6371: struct {
[; ;pic18f25k50.h: 6372: unsigned :5;
[; ;pic18f25k50.h: 6373: unsigned SRENA :1;
[; ;pic18f25k50.h: 6374: };
[; ;pic18f25k50.h: 6375: } RCSTAbits_t;
[; ;pic18f25k50.h: 6376: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f25k50.h: 6446: extern volatile unsigned char TXSTA1 @ 0xFAC;
"6448
[; ;pic18f25k50.h: 6448: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f25k50.h: 6451: extern volatile unsigned char TXSTA @ 0xFAC;
"6453
[; ;pic18f25k50.h: 6453: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f25k50.h: 6456: typedef union {
[; ;pic18f25k50.h: 6457: struct {
[; ;pic18f25k50.h: 6458: unsigned TX9D :1;
[; ;pic18f25k50.h: 6459: unsigned TRMT :1;
[; ;pic18f25k50.h: 6460: unsigned BRGH :1;
[; ;pic18f25k50.h: 6461: unsigned SENDB :1;
[; ;pic18f25k50.h: 6462: unsigned SYNC :1;
[; ;pic18f25k50.h: 6463: unsigned TXEN :1;
[; ;pic18f25k50.h: 6464: unsigned TX9 :1;
[; ;pic18f25k50.h: 6465: unsigned CSRC :1;
[; ;pic18f25k50.h: 6466: };
[; ;pic18f25k50.h: 6467: struct {
[; ;pic18f25k50.h: 6468: unsigned TXD8 :1;
[; ;pic18f25k50.h: 6469: unsigned :5;
[; ;pic18f25k50.h: 6470: unsigned TX8_9 :1;
[; ;pic18f25k50.h: 6471: };
[; ;pic18f25k50.h: 6472: struct {
[; ;pic18f25k50.h: 6473: unsigned :2;
[; ;pic18f25k50.h: 6474: unsigned BRGH1 :1;
[; ;pic18f25k50.h: 6475: };
[; ;pic18f25k50.h: 6476: struct {
[; ;pic18f25k50.h: 6477: unsigned :7;
[; ;pic18f25k50.h: 6478: unsigned CSRC1 :1;
[; ;pic18f25k50.h: 6479: };
[; ;pic18f25k50.h: 6480: struct {
[; ;pic18f25k50.h: 6481: unsigned :3;
[; ;pic18f25k50.h: 6482: unsigned SENDB1 :1;
[; ;pic18f25k50.h: 6483: };
[; ;pic18f25k50.h: 6484: struct {
[; ;pic18f25k50.h: 6485: unsigned :4;
[; ;pic18f25k50.h: 6486: unsigned SYNC1 :1;
[; ;pic18f25k50.h: 6487: };
[; ;pic18f25k50.h: 6488: struct {
[; ;pic18f25k50.h: 6489: unsigned :1;
[; ;pic18f25k50.h: 6490: unsigned TRMT1 :1;
[; ;pic18f25k50.h: 6491: };
[; ;pic18f25k50.h: 6492: struct {
[; ;pic18f25k50.h: 6493: unsigned :6;
[; ;pic18f25k50.h: 6494: unsigned TX91 :1;
[; ;pic18f25k50.h: 6495: };
[; ;pic18f25k50.h: 6496: struct {
[; ;pic18f25k50.h: 6497: unsigned TX9D1 :1;
[; ;pic18f25k50.h: 6498: };
[; ;pic18f25k50.h: 6499: struct {
[; ;pic18f25k50.h: 6500: unsigned :5;
[; ;pic18f25k50.h: 6501: unsigned TXEN1 :1;
[; ;pic18f25k50.h: 6502: };
[; ;pic18f25k50.h: 6503: } TXSTA1bits_t;
[; ;pic18f25k50.h: 6504: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f25k50.h: 6597: typedef union {
[; ;pic18f25k50.h: 6598: struct {
[; ;pic18f25k50.h: 6599: unsigned TX9D :1;
[; ;pic18f25k50.h: 6600: unsigned TRMT :1;
[; ;pic18f25k50.h: 6601: unsigned BRGH :1;
[; ;pic18f25k50.h: 6602: unsigned SENDB :1;
[; ;pic18f25k50.h: 6603: unsigned SYNC :1;
[; ;pic18f25k50.h: 6604: unsigned TXEN :1;
[; ;pic18f25k50.h: 6605: unsigned TX9 :1;
[; ;pic18f25k50.h: 6606: unsigned CSRC :1;
[; ;pic18f25k50.h: 6607: };
[; ;pic18f25k50.h: 6608: struct {
[; ;pic18f25k50.h: 6609: unsigned TXD8 :1;
[; ;pic18f25k50.h: 6610: unsigned :5;
[; ;pic18f25k50.h: 6611: unsigned TX8_9 :1;
[; ;pic18f25k50.h: 6612: };
[; ;pic18f25k50.h: 6613: struct {
[; ;pic18f25k50.h: 6614: unsigned :2;
[; ;pic18f25k50.h: 6615: unsigned BRGH1 :1;
[; ;pic18f25k50.h: 6616: };
[; ;pic18f25k50.h: 6617: struct {
[; ;pic18f25k50.h: 6618: unsigned :7;
[; ;pic18f25k50.h: 6619: unsigned CSRC1 :1;
[; ;pic18f25k50.h: 6620: };
[; ;pic18f25k50.h: 6621: struct {
[; ;pic18f25k50.h: 6622: unsigned :3;
[; ;pic18f25k50.h: 6623: unsigned SENDB1 :1;
[; ;pic18f25k50.h: 6624: };
[; ;pic18f25k50.h: 6625: struct {
[; ;pic18f25k50.h: 6626: unsigned :4;
[; ;pic18f25k50.h: 6627: unsigned SYNC1 :1;
[; ;pic18f25k50.h: 6628: };
[; ;pic18f25k50.h: 6629: struct {
[; ;pic18f25k50.h: 6630: unsigned :1;
[; ;pic18f25k50.h: 6631: unsigned TRMT1 :1;
[; ;pic18f25k50.h: 6632: };
[; ;pic18f25k50.h: 6633: struct {
[; ;pic18f25k50.h: 6634: unsigned :6;
[; ;pic18f25k50.h: 6635: unsigned TX91 :1;
[; ;pic18f25k50.h: 6636: };
[; ;pic18f25k50.h: 6637: struct {
[; ;pic18f25k50.h: 6638: unsigned TX9D1 :1;
[; ;pic18f25k50.h: 6639: };
[; ;pic18f25k50.h: 6640: struct {
[; ;pic18f25k50.h: 6641: unsigned :5;
[; ;pic18f25k50.h: 6642: unsigned TXEN1 :1;
[; ;pic18f25k50.h: 6643: };
[; ;pic18f25k50.h: 6644: } TXSTAbits_t;
[; ;pic18f25k50.h: 6645: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f25k50.h: 6740: extern volatile unsigned char TXREG1 @ 0xFAD;
"6742
[; ;pic18f25k50.h: 6742: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f25k50.h: 6745: extern volatile unsigned char TXREG @ 0xFAD;
"6747
[; ;pic18f25k50.h: 6747: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f25k50.h: 6750: typedef union {
[; ;pic18f25k50.h: 6751: struct {
[; ;pic18f25k50.h: 6752: unsigned TXREG1 :8;
[; ;pic18f25k50.h: 6753: };
[; ;pic18f25k50.h: 6754: } TXREG1bits_t;
[; ;pic18f25k50.h: 6755: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f25k50.h: 6763: typedef union {
[; ;pic18f25k50.h: 6764: struct {
[; ;pic18f25k50.h: 6765: unsigned TXREG1 :8;
[; ;pic18f25k50.h: 6766: };
[; ;pic18f25k50.h: 6767: } TXREGbits_t;
[; ;pic18f25k50.h: 6768: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f25k50.h: 6778: extern volatile unsigned char RCREG1 @ 0xFAE;
"6780
[; ;pic18f25k50.h: 6780: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f25k50.h: 6783: extern volatile unsigned char RCREG @ 0xFAE;
"6785
[; ;pic18f25k50.h: 6785: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f25k50.h: 6788: typedef union {
[; ;pic18f25k50.h: 6789: struct {
[; ;pic18f25k50.h: 6790: unsigned RCREG1 :8;
[; ;pic18f25k50.h: 6791: };
[; ;pic18f25k50.h: 6792: } RCREG1bits_t;
[; ;pic18f25k50.h: 6793: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f25k50.h: 6801: typedef union {
[; ;pic18f25k50.h: 6802: struct {
[; ;pic18f25k50.h: 6803: unsigned RCREG1 :8;
[; ;pic18f25k50.h: 6804: };
[; ;pic18f25k50.h: 6805: } RCREGbits_t;
[; ;pic18f25k50.h: 6806: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f25k50.h: 6816: extern volatile unsigned char SPBRG1 @ 0xFAF;
"6818
[; ;pic18f25k50.h: 6818: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f25k50.h: 6821: extern volatile unsigned char SPBRG @ 0xFAF;
"6823
[; ;pic18f25k50.h: 6823: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f25k50.h: 6826: typedef union {
[; ;pic18f25k50.h: 6827: struct {
[; ;pic18f25k50.h: 6828: unsigned SPBRG1 :8;
[; ;pic18f25k50.h: 6829: };
[; ;pic18f25k50.h: 6830: struct {
[; ;pic18f25k50.h: 6831: unsigned BRG0 :1;
[; ;pic18f25k50.h: 6832: unsigned BRG1 :1;
[; ;pic18f25k50.h: 6833: unsigned BRG2 :1;
[; ;pic18f25k50.h: 6834: unsigned BRG3 :1;
[; ;pic18f25k50.h: 6835: unsigned BRG4 :1;
[; ;pic18f25k50.h: 6836: unsigned BRG5 :1;
[; ;pic18f25k50.h: 6837: unsigned BRG6 :1;
[; ;pic18f25k50.h: 6838: unsigned BRG7 :1;
[; ;pic18f25k50.h: 6839: };
[; ;pic18f25k50.h: 6840: } SPBRG1bits_t;
[; ;pic18f25k50.h: 6841: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f25k50.h: 6889: typedef union {
[; ;pic18f25k50.h: 6890: struct {
[; ;pic18f25k50.h: 6891: unsigned SPBRG1 :8;
[; ;pic18f25k50.h: 6892: };
[; ;pic18f25k50.h: 6893: struct {
[; ;pic18f25k50.h: 6894: unsigned BRG0 :1;
[; ;pic18f25k50.h: 6895: unsigned BRG1 :1;
[; ;pic18f25k50.h: 6896: unsigned BRG2 :1;
[; ;pic18f25k50.h: 6897: unsigned BRG3 :1;
[; ;pic18f25k50.h: 6898: unsigned BRG4 :1;
[; ;pic18f25k50.h: 6899: unsigned BRG5 :1;
[; ;pic18f25k50.h: 6900: unsigned BRG6 :1;
[; ;pic18f25k50.h: 6901: unsigned BRG7 :1;
[; ;pic18f25k50.h: 6902: };
[; ;pic18f25k50.h: 6903: } SPBRGbits_t;
[; ;pic18f25k50.h: 6904: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f25k50.h: 6954: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"6956
[; ;pic18f25k50.h: 6956: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f25k50.h: 6959: extern volatile unsigned char SPBRGH @ 0xFB0;
"6961
[; ;pic18f25k50.h: 6961: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f25k50.h: 6964: typedef union {
[; ;pic18f25k50.h: 6965: struct {
[; ;pic18f25k50.h: 6966: unsigned SPBRGH1 :8;
[; ;pic18f25k50.h: 6967: };
[; ;pic18f25k50.h: 6968: struct {
[; ;pic18f25k50.h: 6969: unsigned BRG8 :1;
[; ;pic18f25k50.h: 6970: unsigned BRG9 :1;
[; ;pic18f25k50.h: 6971: unsigned BRG10 :1;
[; ;pic18f25k50.h: 6972: unsigned BRG11 :1;
[; ;pic18f25k50.h: 6973: unsigned BRG12 :1;
[; ;pic18f25k50.h: 6974: unsigned BRG13 :1;
[; ;pic18f25k50.h: 6975: unsigned BRG14 :1;
[; ;pic18f25k50.h: 6976: unsigned BRG15 :1;
[; ;pic18f25k50.h: 6977: };
[; ;pic18f25k50.h: 6978: } SPBRGH1bits_t;
[; ;pic18f25k50.h: 6979: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f25k50.h: 7027: typedef union {
[; ;pic18f25k50.h: 7028: struct {
[; ;pic18f25k50.h: 7029: unsigned SPBRGH1 :8;
[; ;pic18f25k50.h: 7030: };
[; ;pic18f25k50.h: 7031: struct {
[; ;pic18f25k50.h: 7032: unsigned BRG8 :1;
[; ;pic18f25k50.h: 7033: unsigned BRG9 :1;
[; ;pic18f25k50.h: 7034: unsigned BRG10 :1;
[; ;pic18f25k50.h: 7035: unsigned BRG11 :1;
[; ;pic18f25k50.h: 7036: unsigned BRG12 :1;
[; ;pic18f25k50.h: 7037: unsigned BRG13 :1;
[; ;pic18f25k50.h: 7038: unsigned BRG14 :1;
[; ;pic18f25k50.h: 7039: unsigned BRG15 :1;
[; ;pic18f25k50.h: 7040: };
[; ;pic18f25k50.h: 7041: } SPBRGHbits_t;
[; ;pic18f25k50.h: 7042: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f25k50.h: 7092: extern volatile unsigned char T3CON @ 0xFB1;
"7094
[; ;pic18f25k50.h: 7094: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f25k50.h: 7097: typedef union {
[; ;pic18f25k50.h: 7098: struct {
[; ;pic18f25k50.h: 7099: unsigned :2;
[; ;pic18f25k50.h: 7100: unsigned NOT_T3SYNC :1;
[; ;pic18f25k50.h: 7101: };
[; ;pic18f25k50.h: 7102: struct {
[; ;pic18f25k50.h: 7103: unsigned TMR3ON :1;
[; ;pic18f25k50.h: 7104: unsigned RD16 :1;
[; ;pic18f25k50.h: 7105: unsigned nT3SYNC :1;
[; ;pic18f25k50.h: 7106: unsigned SOSCEN :1;
[; ;pic18f25k50.h: 7107: unsigned T3CKPS :2;
[; ;pic18f25k50.h: 7108: unsigned TMR3CS :2;
[; ;pic18f25k50.h: 7109: };
[; ;pic18f25k50.h: 7110: struct {
[; ;pic18f25k50.h: 7111: unsigned :1;
[; ;pic18f25k50.h: 7112: unsigned T3RD16 :1;
[; ;pic18f25k50.h: 7113: unsigned T3SYNC :1;
[; ;pic18f25k50.h: 7114: unsigned T3SOSCEN :1;
[; ;pic18f25k50.h: 7115: unsigned T3CKPS0 :1;
[; ;pic18f25k50.h: 7116: unsigned T3CKPS1 :1;
[; ;pic18f25k50.h: 7117: unsigned TMR3CS0 :1;
[; ;pic18f25k50.h: 7118: unsigned TMR3CS1 :1;
[; ;pic18f25k50.h: 7119: };
[; ;pic18f25k50.h: 7120: struct {
[; ;pic18f25k50.h: 7121: unsigned :3;
[; ;pic18f25k50.h: 7122: unsigned T3OSCEN :1;
[; ;pic18f25k50.h: 7123: };
[; ;pic18f25k50.h: 7124: struct {
[; ;pic18f25k50.h: 7125: unsigned :3;
[; ;pic18f25k50.h: 7126: unsigned SOSCEN3 :1;
[; ;pic18f25k50.h: 7127: unsigned :3;
[; ;pic18f25k50.h: 7128: unsigned RD163 :1;
[; ;pic18f25k50.h: 7129: };
[; ;pic18f25k50.h: 7130: } T3CONbits_t;
[; ;pic18f25k50.h: 7131: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f25k50.h: 7221: extern volatile unsigned short TMR3 @ 0xFB2;
"7223
[; ;pic18f25k50.h: 7223: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f25k50.h: 7228: extern volatile unsigned char TMR3L @ 0xFB2;
"7230
[; ;pic18f25k50.h: 7230: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f25k50.h: 7233: typedef union {
[; ;pic18f25k50.h: 7234: struct {
[; ;pic18f25k50.h: 7235: unsigned TMR3L :8;
[; ;pic18f25k50.h: 7236: };
[; ;pic18f25k50.h: 7237: } TMR3Lbits_t;
[; ;pic18f25k50.h: 7238: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f25k50.h: 7248: extern volatile unsigned char TMR3H @ 0xFB3;
"7250
[; ;pic18f25k50.h: 7250: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f25k50.h: 7253: typedef union {
[; ;pic18f25k50.h: 7254: struct {
[; ;pic18f25k50.h: 7255: unsigned TMR3H :8;
[; ;pic18f25k50.h: 7256: };
[; ;pic18f25k50.h: 7257: } TMR3Hbits_t;
[; ;pic18f25k50.h: 7258: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f25k50.h: 7268: extern volatile unsigned char T3GCON @ 0xFB4;
"7270
[; ;pic18f25k50.h: 7270: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f25k50.h: 7273: typedef union {
[; ;pic18f25k50.h: 7274: struct {
[; ;pic18f25k50.h: 7275: unsigned :3;
[; ;pic18f25k50.h: 7276: unsigned T3GGO_NOT_T3DONE :1;
[; ;pic18f25k50.h: 7277: };
[; ;pic18f25k50.h: 7278: struct {
[; ;pic18f25k50.h: 7279: unsigned T3GSS :2;
[; ;pic18f25k50.h: 7280: unsigned T3GVAL :1;
[; ;pic18f25k50.h: 7281: unsigned T3GGO_nT3DONE :1;
[; ;pic18f25k50.h: 7282: unsigned T3GSPM :1;
[; ;pic18f25k50.h: 7283: unsigned T3GTM :1;
[; ;pic18f25k50.h: 7284: unsigned T3GPOL :1;
[; ;pic18f25k50.h: 7285: unsigned TMR3GE :1;
[; ;pic18f25k50.h: 7286: };
[; ;pic18f25k50.h: 7287: struct {
[; ;pic18f25k50.h: 7288: unsigned T3GSS0 :1;
[; ;pic18f25k50.h: 7289: unsigned T3GSS1 :1;
[; ;pic18f25k50.h: 7290: unsigned :1;
[; ;pic18f25k50.h: 7291: unsigned T3GGO :1;
[; ;pic18f25k50.h: 7292: };
[; ;pic18f25k50.h: 7293: struct {
[; ;pic18f25k50.h: 7294: unsigned :3;
[; ;pic18f25k50.h: 7295: unsigned NOT_T3DONE :1;
[; ;pic18f25k50.h: 7296: };
[; ;pic18f25k50.h: 7297: struct {
[; ;pic18f25k50.h: 7298: unsigned :3;
[; ;pic18f25k50.h: 7299: unsigned nT3DONE :1;
[; ;pic18f25k50.h: 7300: };
[; ;pic18f25k50.h: 7301: struct {
[; ;pic18f25k50.h: 7302: unsigned :3;
[; ;pic18f25k50.h: 7303: unsigned T3DONE :1;
[; ;pic18f25k50.h: 7304: };
[; ;pic18f25k50.h: 7305: struct {
[; ;pic18f25k50.h: 7306: unsigned :3;
[; ;pic18f25k50.h: 7307: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f25k50.h: 7308: };
[; ;pic18f25k50.h: 7309: struct {
[; ;pic18f25k50.h: 7310: unsigned :3;
[; ;pic18f25k50.h: 7311: unsigned T3GGO_nDONE :1;
[; ;pic18f25k50.h: 7312: };
[; ;pic18f25k50.h: 7313: } T3GCONbits_t;
[; ;pic18f25k50.h: 7314: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f25k50.h: 7399: extern volatile unsigned char ACTCON @ 0xFB5;
"7401
[; ;pic18f25k50.h: 7401: asm("ACTCON equ 0FB5h");
[; <" ACTCON equ 0FB5h ;# ">
[; ;pic18f25k50.h: 7404: extern volatile unsigned char STCON @ 0xFB5;
"7406
[; ;pic18f25k50.h: 7406: asm("STCON equ 0FB5h");
[; <" STCON equ 0FB5h ;# ">
[; ;pic18f25k50.h: 7409: typedef union {
[; ;pic18f25k50.h: 7410: struct {
[; ;pic18f25k50.h: 7411: unsigned :1;
[; ;pic18f25k50.h: 7412: unsigned ACTORS :1;
[; ;pic18f25k50.h: 7413: unsigned :1;
[; ;pic18f25k50.h: 7414: unsigned ACTLOCK :1;
[; ;pic18f25k50.h: 7415: unsigned ACTSRC :1;
[; ;pic18f25k50.h: 7416: unsigned :1;
[; ;pic18f25k50.h: 7417: unsigned ACTUD :1;
[; ;pic18f25k50.h: 7418: unsigned ACTEN :1;
[; ;pic18f25k50.h: 7419: };
[; ;pic18f25k50.h: 7420: struct {
[; ;pic18f25k50.h: 7421: unsigned :1;
[; ;pic18f25k50.h: 7422: unsigned STOR :1;
[; ;pic18f25k50.h: 7423: unsigned :1;
[; ;pic18f25k50.h: 7424: unsigned STLOCK :1;
[; ;pic18f25k50.h: 7425: unsigned STSRC :1;
[; ;pic18f25k50.h: 7426: unsigned :1;
[; ;pic18f25k50.h: 7427: unsigned STUD :1;
[; ;pic18f25k50.h: 7428: unsigned STEN :1;
[; ;pic18f25k50.h: 7429: };
[; ;pic18f25k50.h: 7430: struct {
[; ;pic18f25k50.h: 7431: unsigned :1;
[; ;pic18f25k50.h: 7432: unsigned ACTOR :1;
[; ;pic18f25k50.h: 7433: unsigned :4;
[; ;pic18f25k50.h: 7434: unsigned ACTD :1;
[; ;pic18f25k50.h: 7435: unsigned ACTSEL :1;
[; ;pic18f25k50.h: 7436: };
[; ;pic18f25k50.h: 7437: } ACTCONbits_t;
[; ;pic18f25k50.h: 7438: extern volatile ACTCONbits_t ACTCONbits @ 0xFB5;
[; ;pic18f25k50.h: 7506: typedef union {
[; ;pic18f25k50.h: 7507: struct {
[; ;pic18f25k50.h: 7508: unsigned :1;
[; ;pic18f25k50.h: 7509: unsigned ACTORS :1;
[; ;pic18f25k50.h: 7510: unsigned :1;
[; ;pic18f25k50.h: 7511: unsigned ACTLOCK :1;
[; ;pic18f25k50.h: 7512: unsigned ACTSRC :1;
[; ;pic18f25k50.h: 7513: unsigned :1;
[; ;pic18f25k50.h: 7514: unsigned ACTUD :1;
[; ;pic18f25k50.h: 7515: unsigned ACTEN :1;
[; ;pic18f25k50.h: 7516: };
[; ;pic18f25k50.h: 7517: struct {
[; ;pic18f25k50.h: 7518: unsigned :1;
[; ;pic18f25k50.h: 7519: unsigned STOR :1;
[; ;pic18f25k50.h: 7520: unsigned :1;
[; ;pic18f25k50.h: 7521: unsigned STLOCK :1;
[; ;pic18f25k50.h: 7522: unsigned STSRC :1;
[; ;pic18f25k50.h: 7523: unsigned :1;
[; ;pic18f25k50.h: 7524: unsigned STUD :1;
[; ;pic18f25k50.h: 7525: unsigned STEN :1;
[; ;pic18f25k50.h: 7526: };
[; ;pic18f25k50.h: 7527: struct {
[; ;pic18f25k50.h: 7528: unsigned :1;
[; ;pic18f25k50.h: 7529: unsigned ACTOR :1;
[; ;pic18f25k50.h: 7530: unsigned :4;
[; ;pic18f25k50.h: 7531: unsigned ACTD :1;
[; ;pic18f25k50.h: 7532: unsigned ACTSEL :1;
[; ;pic18f25k50.h: 7533: };
[; ;pic18f25k50.h: 7534: } STCONbits_t;
[; ;pic18f25k50.h: 7535: extern volatile STCONbits_t STCONbits @ 0xFB5;
[; ;pic18f25k50.h: 7605: extern volatile unsigned char ECCP1AS @ 0xFB6;
"7607
[; ;pic18f25k50.h: 7607: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f25k50.h: 7610: typedef union {
[; ;pic18f25k50.h: 7611: struct {
[; ;pic18f25k50.h: 7612: unsigned PSS1BD :2;
[; ;pic18f25k50.h: 7613: unsigned PSS1AC :2;
[; ;pic18f25k50.h: 7614: unsigned ECCP1AS :3;
[; ;pic18f25k50.h: 7615: unsigned ECCP1ASE :1;
[; ;pic18f25k50.h: 7616: };
[; ;pic18f25k50.h: 7617: struct {
[; ;pic18f25k50.h: 7618: unsigned PSS1BD0 :1;
[; ;pic18f25k50.h: 7619: unsigned PSS1BD1 :1;
[; ;pic18f25k50.h: 7620: unsigned PSS1AC0 :1;
[; ;pic18f25k50.h: 7621: unsigned PSS1AC1 :1;
[; ;pic18f25k50.h: 7622: unsigned ECCP1AS0 :1;
[; ;pic18f25k50.h: 7623: unsigned ECCP1AS1 :1;
[; ;pic18f25k50.h: 7624: unsigned ECCP1AS2 :1;
[; ;pic18f25k50.h: 7625: unsigned CCP1ASE :1;
[; ;pic18f25k50.h: 7626: };
[; ;pic18f25k50.h: 7627: struct {
[; ;pic18f25k50.h: 7628: unsigned P1SSBD :2;
[; ;pic18f25k50.h: 7629: unsigned P1SSAC :2;
[; ;pic18f25k50.h: 7630: unsigned CCP1AS :3;
[; ;pic18f25k50.h: 7631: };
[; ;pic18f25k50.h: 7632: struct {
[; ;pic18f25k50.h: 7633: unsigned PSSBD0 :1;
[; ;pic18f25k50.h: 7634: unsigned PSSBD1 :1;
[; ;pic18f25k50.h: 7635: unsigned PSSAC0 :1;
[; ;pic18f25k50.h: 7636: unsigned PSSAC1 :1;
[; ;pic18f25k50.h: 7637: };
[; ;pic18f25k50.h: 7638: } ECCP1ASbits_t;
[; ;pic18f25k50.h: 7639: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f25k50.h: 7739: extern volatile unsigned char PWM1CON @ 0xFB7;
"7741
[; ;pic18f25k50.h: 7741: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f25k50.h: 7744: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"7746
[; ;pic18f25k50.h: 7746: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f25k50.h: 7749: typedef union {
[; ;pic18f25k50.h: 7750: struct {
[; ;pic18f25k50.h: 7751: unsigned P1DC :7;
[; ;pic18f25k50.h: 7752: unsigned P1RSEN :1;
[; ;pic18f25k50.h: 7753: };
[; ;pic18f25k50.h: 7754: struct {
[; ;pic18f25k50.h: 7755: unsigned PDC0 :1;
[; ;pic18f25k50.h: 7756: unsigned PDC1 :1;
[; ;pic18f25k50.h: 7757: unsigned PDC2 :1;
[; ;pic18f25k50.h: 7758: unsigned PDC3 :1;
[; ;pic18f25k50.h: 7759: unsigned PDC4 :1;
[; ;pic18f25k50.h: 7760: unsigned PDC5 :1;
[; ;pic18f25k50.h: 7761: unsigned PDC6 :1;
[; ;pic18f25k50.h: 7762: unsigned PR1SEN :1;
[; ;pic18f25k50.h: 7763: };
[; ;pic18f25k50.h: 7764: } PWM1CONbits_t;
[; ;pic18f25k50.h: 7765: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f25k50.h: 7818: typedef union {
[; ;pic18f25k50.h: 7819: struct {
[; ;pic18f25k50.h: 7820: unsigned P1DC :7;
[; ;pic18f25k50.h: 7821: unsigned P1RSEN :1;
[; ;pic18f25k50.h: 7822: };
[; ;pic18f25k50.h: 7823: struct {
[; ;pic18f25k50.h: 7824: unsigned PDC0 :1;
[; ;pic18f25k50.h: 7825: unsigned PDC1 :1;
[; ;pic18f25k50.h: 7826: unsigned PDC2 :1;
[; ;pic18f25k50.h: 7827: unsigned PDC3 :1;
[; ;pic18f25k50.h: 7828: unsigned PDC4 :1;
[; ;pic18f25k50.h: 7829: unsigned PDC5 :1;
[; ;pic18f25k50.h: 7830: unsigned PDC6 :1;
[; ;pic18f25k50.h: 7831: unsigned PR1SEN :1;
[; ;pic18f25k50.h: 7832: };
[; ;pic18f25k50.h: 7833: } ECCP1DELbits_t;
[; ;pic18f25k50.h: 7834: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f25k50.h: 7889: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"7891
[; ;pic18f25k50.h: 7891: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f25k50.h: 7894: extern volatile unsigned char BAUDCON @ 0xFB8;
"7896
[; ;pic18f25k50.h: 7896: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f25k50.h: 7898: extern volatile unsigned char BAUDCTL @ 0xFB8;
"7900
[; ;pic18f25k50.h: 7900: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f25k50.h: 7903: typedef union {
[; ;pic18f25k50.h: 7904: struct {
[; ;pic18f25k50.h: 7905: unsigned ABDEN :1;
[; ;pic18f25k50.h: 7906: unsigned WUE :1;
[; ;pic18f25k50.h: 7907: unsigned :1;
[; ;pic18f25k50.h: 7908: unsigned BRG16 :1;
[; ;pic18f25k50.h: 7909: unsigned TXCKP :1;
[; ;pic18f25k50.h: 7910: unsigned RXDTP :1;
[; ;pic18f25k50.h: 7911: unsigned RCIDL :1;
[; ;pic18f25k50.h: 7912: unsigned ABDOVF :1;
[; ;pic18f25k50.h: 7913: };
[; ;pic18f25k50.h: 7914: struct {
[; ;pic18f25k50.h: 7915: unsigned :4;
[; ;pic18f25k50.h: 7916: unsigned CKTXP :1;
[; ;pic18f25k50.h: 7917: unsigned DTRXP :1;
[; ;pic18f25k50.h: 7918: };
[; ;pic18f25k50.h: 7919: struct {
[; ;pic18f25k50.h: 7920: unsigned :4;
[; ;pic18f25k50.h: 7921: unsigned SCKP :1;
[; ;pic18f25k50.h: 7922: unsigned :1;
[; ;pic18f25k50.h: 7923: unsigned RCMT :1;
[; ;pic18f25k50.h: 7924: };
[; ;pic18f25k50.h: 7925: struct {
[; ;pic18f25k50.h: 7926: unsigned ABDEN1 :1;
[; ;pic18f25k50.h: 7927: unsigned WUE1 :1;
[; ;pic18f25k50.h: 7928: unsigned :1;
[; ;pic18f25k50.h: 7929: unsigned BRG161 :1;
[; ;pic18f25k50.h: 7930: unsigned SCKP1 :1;
[; ;pic18f25k50.h: 7931: unsigned DTRXP1 :1;
[; ;pic18f25k50.h: 7932: unsigned RCIDL1 :1;
[; ;pic18f25k50.h: 7933: unsigned ABDOVF1 :1;
[; ;pic18f25k50.h: 7934: };
[; ;pic18f25k50.h: 7935: struct {
[; ;pic18f25k50.h: 7936: unsigned :4;
[; ;pic18f25k50.h: 7937: unsigned TXCKP1 :1;
[; ;pic18f25k50.h: 7938: unsigned RXDTP1 :1;
[; ;pic18f25k50.h: 7939: unsigned RCMT1 :1;
[; ;pic18f25k50.h: 7940: };
[; ;pic18f25k50.h: 7941: struct {
[; ;pic18f25k50.h: 7942: unsigned :5;
[; ;pic18f25k50.h: 7943: unsigned RXCKP :1;
[; ;pic18f25k50.h: 7944: };
[; ;pic18f25k50.h: 7945: struct {
[; ;pic18f25k50.h: 7946: unsigned :1;
[; ;pic18f25k50.h: 7947: unsigned W4E :1;
[; ;pic18f25k50.h: 7948: };
[; ;pic18f25k50.h: 7949: } BAUDCON1bits_t;
[; ;pic18f25k50.h: 7950: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f25k50.h: 8068: typedef union {
[; ;pic18f25k50.h: 8069: struct {
[; ;pic18f25k50.h: 8070: unsigned ABDEN :1;
[; ;pic18f25k50.h: 8071: unsigned WUE :1;
[; ;pic18f25k50.h: 8072: unsigned :1;
[; ;pic18f25k50.h: 8073: unsigned BRG16 :1;
[; ;pic18f25k50.h: 8074: unsigned TXCKP :1;
[; ;pic18f25k50.h: 8075: unsigned RXDTP :1;
[; ;pic18f25k50.h: 8076: unsigned RCIDL :1;
[; ;pic18f25k50.h: 8077: unsigned ABDOVF :1;
[; ;pic18f25k50.h: 8078: };
[; ;pic18f25k50.h: 8079: struct {
[; ;pic18f25k50.h: 8080: unsigned :4;
[; ;pic18f25k50.h: 8081: unsigned CKTXP :1;
[; ;pic18f25k50.h: 8082: unsigned DTRXP :1;
[; ;pic18f25k50.h: 8083: };
[; ;pic18f25k50.h: 8084: struct {
[; ;pic18f25k50.h: 8085: unsigned :4;
[; ;pic18f25k50.h: 8086: unsigned SCKP :1;
[; ;pic18f25k50.h: 8087: unsigned :1;
[; ;pic18f25k50.h: 8088: unsigned RCMT :1;
[; ;pic18f25k50.h: 8089: };
[; ;pic18f25k50.h: 8090: struct {
[; ;pic18f25k50.h: 8091: unsigned ABDEN1 :1;
[; ;pic18f25k50.h: 8092: unsigned WUE1 :1;
[; ;pic18f25k50.h: 8093: unsigned :1;
[; ;pic18f25k50.h: 8094: unsigned BRG161 :1;
[; ;pic18f25k50.h: 8095: unsigned SCKP1 :1;
[; ;pic18f25k50.h: 8096: unsigned DTRXP1 :1;
[; ;pic18f25k50.h: 8097: unsigned RCIDL1 :1;
[; ;pic18f25k50.h: 8098: unsigned ABDOVF1 :1;
[; ;pic18f25k50.h: 8099: };
[; ;pic18f25k50.h: 8100: struct {
[; ;pic18f25k50.h: 8101: unsigned :4;
[; ;pic18f25k50.h: 8102: unsigned TXCKP1 :1;
[; ;pic18f25k50.h: 8103: unsigned RXDTP1 :1;
[; ;pic18f25k50.h: 8104: unsigned RCMT1 :1;
[; ;pic18f25k50.h: 8105: };
[; ;pic18f25k50.h: 8106: struct {
[; ;pic18f25k50.h: 8107: unsigned :5;
[; ;pic18f25k50.h: 8108: unsigned RXCKP :1;
[; ;pic18f25k50.h: 8109: };
[; ;pic18f25k50.h: 8110: struct {
[; ;pic18f25k50.h: 8111: unsigned :1;
[; ;pic18f25k50.h: 8112: unsigned W4E :1;
[; ;pic18f25k50.h: 8113: };
[; ;pic18f25k50.h: 8114: } BAUDCONbits_t;
[; ;pic18f25k50.h: 8115: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f25k50.h: 8232: typedef union {
[; ;pic18f25k50.h: 8233: struct {
[; ;pic18f25k50.h: 8234: unsigned ABDEN :1;
[; ;pic18f25k50.h: 8235: unsigned WUE :1;
[; ;pic18f25k50.h: 8236: unsigned :1;
[; ;pic18f25k50.h: 8237: unsigned BRG16 :1;
[; ;pic18f25k50.h: 8238: unsigned TXCKP :1;
[; ;pic18f25k50.h: 8239: unsigned RXDTP :1;
[; ;pic18f25k50.h: 8240: unsigned RCIDL :1;
[; ;pic18f25k50.h: 8241: unsigned ABDOVF :1;
[; ;pic18f25k50.h: 8242: };
[; ;pic18f25k50.h: 8243: struct {
[; ;pic18f25k50.h: 8244: unsigned :4;
[; ;pic18f25k50.h: 8245: unsigned CKTXP :1;
[; ;pic18f25k50.h: 8246: unsigned DTRXP :1;
[; ;pic18f25k50.h: 8247: };
[; ;pic18f25k50.h: 8248: struct {
[; ;pic18f25k50.h: 8249: unsigned :4;
[; ;pic18f25k50.h: 8250: unsigned SCKP :1;
[; ;pic18f25k50.h: 8251: unsigned :1;
[; ;pic18f25k50.h: 8252: unsigned RCMT :1;
[; ;pic18f25k50.h: 8253: };
[; ;pic18f25k50.h: 8254: struct {
[; ;pic18f25k50.h: 8255: unsigned ABDEN1 :1;
[; ;pic18f25k50.h: 8256: unsigned WUE1 :1;
[; ;pic18f25k50.h: 8257: unsigned :1;
[; ;pic18f25k50.h: 8258: unsigned BRG161 :1;
[; ;pic18f25k50.h: 8259: unsigned SCKP1 :1;
[; ;pic18f25k50.h: 8260: unsigned DTRXP1 :1;
[; ;pic18f25k50.h: 8261: unsigned RCIDL1 :1;
[; ;pic18f25k50.h: 8262: unsigned ABDOVF1 :1;
[; ;pic18f25k50.h: 8263: };
[; ;pic18f25k50.h: 8264: struct {
[; ;pic18f25k50.h: 8265: unsigned :4;
[; ;pic18f25k50.h: 8266: unsigned TXCKP1 :1;
[; ;pic18f25k50.h: 8267: unsigned RXDTP1 :1;
[; ;pic18f25k50.h: 8268: unsigned RCMT1 :1;
[; ;pic18f25k50.h: 8269: };
[; ;pic18f25k50.h: 8270: struct {
[; ;pic18f25k50.h: 8271: unsigned :5;
[; ;pic18f25k50.h: 8272: unsigned RXCKP :1;
[; ;pic18f25k50.h: 8273: };
[; ;pic18f25k50.h: 8274: struct {
[; ;pic18f25k50.h: 8275: unsigned :1;
[; ;pic18f25k50.h: 8276: unsigned W4E :1;
[; ;pic18f25k50.h: 8277: };
[; ;pic18f25k50.h: 8278: } BAUDCTLbits_t;
[; ;pic18f25k50.h: 8279: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f25k50.h: 8399: extern volatile unsigned char PSTR1CON @ 0xFB9;
"8401
[; ;pic18f25k50.h: 8401: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f25k50.h: 8404: typedef union {
[; ;pic18f25k50.h: 8405: struct {
[; ;pic18f25k50.h: 8406: unsigned STRA :1;
[; ;pic18f25k50.h: 8407: unsigned STRB :1;
[; ;pic18f25k50.h: 8408: unsigned STRC :1;
[; ;pic18f25k50.h: 8409: unsigned STRD :1;
[; ;pic18f25k50.h: 8410: unsigned STRSYNC :1;
[; ;pic18f25k50.h: 8411: };
[; ;pic18f25k50.h: 8412: struct {
[; ;pic18f25k50.h: 8413: unsigned STR1A :1;
[; ;pic18f25k50.h: 8414: unsigned STR1B :1;
[; ;pic18f25k50.h: 8415: unsigned STR1C :1;
[; ;pic18f25k50.h: 8416: unsigned STR1D :1;
[; ;pic18f25k50.h: 8417: unsigned STR1SYNC :1;
[; ;pic18f25k50.h: 8418: };
[; ;pic18f25k50.h: 8419: } PSTR1CONbits_t;
[; ;pic18f25k50.h: 8420: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f25k50.h: 8475: extern volatile unsigned char T2CON @ 0xFBA;
"8477
[; ;pic18f25k50.h: 8477: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f25k50.h: 8480: typedef union {
[; ;pic18f25k50.h: 8481: struct {
[; ;pic18f25k50.h: 8482: unsigned T2CKPS :2;
[; ;pic18f25k50.h: 8483: unsigned TMR2ON :1;
[; ;pic18f25k50.h: 8484: unsigned T2OUTPS :4;
[; ;pic18f25k50.h: 8485: };
[; ;pic18f25k50.h: 8486: struct {
[; ;pic18f25k50.h: 8487: unsigned T2CKPS0 :1;
[; ;pic18f25k50.h: 8488: unsigned T2CKPS1 :1;
[; ;pic18f25k50.h: 8489: unsigned :1;
[; ;pic18f25k50.h: 8490: unsigned T2OUTPS0 :1;
[; ;pic18f25k50.h: 8491: unsigned T2OUTPS1 :1;
[; ;pic18f25k50.h: 8492: unsigned T2OUTPS2 :1;
[; ;pic18f25k50.h: 8493: unsigned T2OUTPS3 :1;
[; ;pic18f25k50.h: 8494: };
[; ;pic18f25k50.h: 8495: } T2CONbits_t;
[; ;pic18f25k50.h: 8496: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f25k50.h: 8546: extern volatile unsigned char PR2 @ 0xFBB;
"8548
[; ;pic18f25k50.h: 8548: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f25k50.h: 8551: typedef union {
[; ;pic18f25k50.h: 8552: struct {
[; ;pic18f25k50.h: 8553: unsigned PR2 :8;
[; ;pic18f25k50.h: 8554: };
[; ;pic18f25k50.h: 8555: } PR2bits_t;
[; ;pic18f25k50.h: 8556: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f25k50.h: 8566: extern volatile unsigned char TMR2 @ 0xFBC;
"8568
[; ;pic18f25k50.h: 8568: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f25k50.h: 8571: typedef union {
[; ;pic18f25k50.h: 8572: struct {
[; ;pic18f25k50.h: 8573: unsigned TMR2 :8;
[; ;pic18f25k50.h: 8574: };
[; ;pic18f25k50.h: 8575: } TMR2bits_t;
[; ;pic18f25k50.h: 8576: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f25k50.h: 8586: extern volatile unsigned char CCP1CON @ 0xFBD;
"8588
[; ;pic18f25k50.h: 8588: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f25k50.h: 8591: extern volatile unsigned char ECCP1CON @ 0xFBD;
"8593
[; ;pic18f25k50.h: 8593: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f25k50.h: 8596: typedef union {
[; ;pic18f25k50.h: 8597: struct {
[; ;pic18f25k50.h: 8598: unsigned CCP1M :4;
[; ;pic18f25k50.h: 8599: unsigned DC1B :2;
[; ;pic18f25k50.h: 8600: unsigned P1M :2;
[; ;pic18f25k50.h: 8601: };
[; ;pic18f25k50.h: 8602: struct {
[; ;pic18f25k50.h: 8603: unsigned CCP1M0 :1;
[; ;pic18f25k50.h: 8604: unsigned CCP1M1 :1;
[; ;pic18f25k50.h: 8605: unsigned CCP1M2 :1;
[; ;pic18f25k50.h: 8606: unsigned CCP1M3 :1;
[; ;pic18f25k50.h: 8607: unsigned DC1B0 :1;
[; ;pic18f25k50.h: 8608: unsigned DC1B1 :1;
[; ;pic18f25k50.h: 8609: unsigned P1M0 :1;
[; ;pic18f25k50.h: 8610: unsigned P1M1 :1;
[; ;pic18f25k50.h: 8611: };
[; ;pic18f25k50.h: 8612: struct {
[; ;pic18f25k50.h: 8613: unsigned :4;
[; ;pic18f25k50.h: 8614: unsigned CCP1Y :1;
[; ;pic18f25k50.h: 8615: unsigned CCP1X :1;
[; ;pic18f25k50.h: 8616: };
[; ;pic18f25k50.h: 8617: } CCP1CONbits_t;
[; ;pic18f25k50.h: 8618: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f25k50.h: 8686: typedef union {
[; ;pic18f25k50.h: 8687: struct {
[; ;pic18f25k50.h: 8688: unsigned CCP1M :4;
[; ;pic18f25k50.h: 8689: unsigned DC1B :2;
[; ;pic18f25k50.h: 8690: unsigned P1M :2;
[; ;pic18f25k50.h: 8691: };
[; ;pic18f25k50.h: 8692: struct {
[; ;pic18f25k50.h: 8693: unsigned CCP1M0 :1;
[; ;pic18f25k50.h: 8694: unsigned CCP1M1 :1;
[; ;pic18f25k50.h: 8695: unsigned CCP1M2 :1;
[; ;pic18f25k50.h: 8696: unsigned CCP1M3 :1;
[; ;pic18f25k50.h: 8697: unsigned DC1B0 :1;
[; ;pic18f25k50.h: 8698: unsigned DC1B1 :1;
[; ;pic18f25k50.h: 8699: unsigned P1M0 :1;
[; ;pic18f25k50.h: 8700: unsigned P1M1 :1;
[; ;pic18f25k50.h: 8701: };
[; ;pic18f25k50.h: 8702: struct {
[; ;pic18f25k50.h: 8703: unsigned :4;
[; ;pic18f25k50.h: 8704: unsigned CCP1Y :1;
[; ;pic18f25k50.h: 8705: unsigned CCP1X :1;
[; ;pic18f25k50.h: 8706: };
[; ;pic18f25k50.h: 8707: } ECCP1CONbits_t;
[; ;pic18f25k50.h: 8708: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f25k50.h: 8778: extern volatile unsigned short CCPR1 @ 0xFBE;
"8780
[; ;pic18f25k50.h: 8780: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f25k50.h: 8785: extern volatile unsigned char CCPR1L @ 0xFBE;
"8787
[; ;pic18f25k50.h: 8787: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f25k50.h: 8790: typedef union {
[; ;pic18f25k50.h: 8791: struct {
[; ;pic18f25k50.h: 8792: unsigned CCPR1L :8;
[; ;pic18f25k50.h: 8793: };
[; ;pic18f25k50.h: 8794: } CCPR1Lbits_t;
[; ;pic18f25k50.h: 8795: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f25k50.h: 8805: extern volatile unsigned char CCPR1H @ 0xFBF;
"8807
[; ;pic18f25k50.h: 8807: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f25k50.h: 8810: typedef union {
[; ;pic18f25k50.h: 8811: struct {
[; ;pic18f25k50.h: 8812: unsigned CCPR1H :8;
[; ;pic18f25k50.h: 8813: };
[; ;pic18f25k50.h: 8814: } CCPR1Hbits_t;
[; ;pic18f25k50.h: 8815: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f25k50.h: 8825: extern volatile unsigned char ADCON2 @ 0xFC0;
"8827
[; ;pic18f25k50.h: 8827: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f25k50.h: 8830: typedef union {
[; ;pic18f25k50.h: 8831: struct {
[; ;pic18f25k50.h: 8832: unsigned ADCS :3;
[; ;pic18f25k50.h: 8833: unsigned ACQT :3;
[; ;pic18f25k50.h: 8834: unsigned :1;
[; ;pic18f25k50.h: 8835: unsigned ADFM :1;
[; ;pic18f25k50.h: 8836: };
[; ;pic18f25k50.h: 8837: struct {
[; ;pic18f25k50.h: 8838: unsigned ADCS0 :1;
[; ;pic18f25k50.h: 8839: unsigned ADCS1 :1;
[; ;pic18f25k50.h: 8840: unsigned ADCS2 :1;
[; ;pic18f25k50.h: 8841: unsigned ACQT0 :1;
[; ;pic18f25k50.h: 8842: unsigned ACQT1 :1;
[; ;pic18f25k50.h: 8843: unsigned ACQT2 :1;
[; ;pic18f25k50.h: 8844: };
[; ;pic18f25k50.h: 8845: } ADCON2bits_t;
[; ;pic18f25k50.h: 8846: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f25k50.h: 8896: extern volatile unsigned char ADCON1 @ 0xFC1;
"8898
[; ;pic18f25k50.h: 8898: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f25k50.h: 8901: typedef union {
[; ;pic18f25k50.h: 8902: struct {
[; ;pic18f25k50.h: 8903: unsigned NVCFG :2;
[; ;pic18f25k50.h: 8904: unsigned PVCFG :2;
[; ;pic18f25k50.h: 8905: unsigned :3;
[; ;pic18f25k50.h: 8906: unsigned TRIGSEL :1;
[; ;pic18f25k50.h: 8907: };
[; ;pic18f25k50.h: 8908: struct {
[; ;pic18f25k50.h: 8909: unsigned NVCFG0 :1;
[; ;pic18f25k50.h: 8910: unsigned NVCFG1 :1;
[; ;pic18f25k50.h: 8911: unsigned PVCFG0 :1;
[; ;pic18f25k50.h: 8912: unsigned PVCFG1 :1;
[; ;pic18f25k50.h: 8913: };
[; ;pic18f25k50.h: 8914: struct {
[; ;pic18f25k50.h: 8915: unsigned :3;
[; ;pic18f25k50.h: 8916: unsigned CHSN3 :1;
[; ;pic18f25k50.h: 8917: };
[; ;pic18f25k50.h: 8918: } ADCON1bits_t;
[; ;pic18f25k50.h: 8919: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f25k50.h: 8964: extern volatile unsigned char ADCON0 @ 0xFC2;
"8966
[; ;pic18f25k50.h: 8966: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f25k50.h: 8969: typedef union {
[; ;pic18f25k50.h: 8970: struct {
[; ;pic18f25k50.h: 8971: unsigned :1;
[; ;pic18f25k50.h: 8972: unsigned GO_NOT_DONE :1;
[; ;pic18f25k50.h: 8973: };
[; ;pic18f25k50.h: 8974: struct {
[; ;pic18f25k50.h: 8975: unsigned ADON :1;
[; ;pic18f25k50.h: 8976: unsigned GO_nDONE :1;
[; ;pic18f25k50.h: 8977: unsigned CHS :5;
[; ;pic18f25k50.h: 8978: };
[; ;pic18f25k50.h: 8979: struct {
[; ;pic18f25k50.h: 8980: unsigned :1;
[; ;pic18f25k50.h: 8981: unsigned DONE :1;
[; ;pic18f25k50.h: 8982: };
[; ;pic18f25k50.h: 8983: struct {
[; ;pic18f25k50.h: 8984: unsigned :1;
[; ;pic18f25k50.h: 8985: unsigned GO :1;
[; ;pic18f25k50.h: 8986: };
[; ;pic18f25k50.h: 8987: struct {
[; ;pic18f25k50.h: 8988: unsigned :1;
[; ;pic18f25k50.h: 8989: unsigned NOT_DONE :1;
[; ;pic18f25k50.h: 8990: };
[; ;pic18f25k50.h: 8991: struct {
[; ;pic18f25k50.h: 8992: unsigned :1;
[; ;pic18f25k50.h: 8993: unsigned nDONE :1;
[; ;pic18f25k50.h: 8994: };
[; ;pic18f25k50.h: 8995: struct {
[; ;pic18f25k50.h: 8996: unsigned :1;
[; ;pic18f25k50.h: 8997: unsigned GODONE :1;
[; ;pic18f25k50.h: 8998: };
[; ;pic18f25k50.h: 8999: struct {
[; ;pic18f25k50.h: 9000: unsigned :1;
[; ;pic18f25k50.h: 9001: unsigned GO_DONE :1;
[; ;pic18f25k50.h: 9002: };
[; ;pic18f25k50.h: 9003: } ADCON0bits_t;
[; ;pic18f25k50.h: 9004: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f25k50.h: 9059: extern volatile unsigned char ADRESL @ 0xFC3;
"9061
[; ;pic18f25k50.h: 9061: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f25k50.h: 9066: extern volatile unsigned char ADRESH @ 0xFC4;
"9068
[; ;pic18f25k50.h: 9068: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f25k50.h: 9073: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"9075
[; ;pic18f25k50.h: 9075: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f25k50.h: 9078: extern volatile unsigned char SSPCON2 @ 0xFC5;
"9080
[; ;pic18f25k50.h: 9080: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f25k50.h: 9083: typedef union {
[; ;pic18f25k50.h: 9084: struct {
[; ;pic18f25k50.h: 9085: unsigned SEN :1;
[; ;pic18f25k50.h: 9086: unsigned RSEN :1;
[; ;pic18f25k50.h: 9087: unsigned PEN :1;
[; ;pic18f25k50.h: 9088: unsigned RCEN :1;
[; ;pic18f25k50.h: 9089: unsigned ACKEN :1;
[; ;pic18f25k50.h: 9090: unsigned ACKDT :1;
[; ;pic18f25k50.h: 9091: unsigned ACKSTAT :1;
[; ;pic18f25k50.h: 9092: unsigned GCEN :1;
[; ;pic18f25k50.h: 9093: };
[; ;pic18f25k50.h: 9094: struct {
[; ;pic18f25k50.h: 9095: unsigned SEN1 :1;
[; ;pic18f25k50.h: 9096: unsigned ADMSK1 :1;
[; ;pic18f25k50.h: 9097: unsigned ADMSK2 :1;
[; ;pic18f25k50.h: 9098: unsigned ADMSK3 :1;
[; ;pic18f25k50.h: 9099: unsigned ACKEN1 :1;
[; ;pic18f25k50.h: 9100: unsigned ACKDT1 :1;
[; ;pic18f25k50.h: 9101: unsigned ACKSTAT1 :1;
[; ;pic18f25k50.h: 9102: unsigned GCEN1 :1;
[; ;pic18f25k50.h: 9103: };
[; ;pic18f25k50.h: 9104: struct {
[; ;pic18f25k50.h: 9105: unsigned :1;
[; ;pic18f25k50.h: 9106: unsigned ADMSK11 :1;
[; ;pic18f25k50.h: 9107: unsigned ADMSK21 :1;
[; ;pic18f25k50.h: 9108: unsigned ADMSK31 :1;
[; ;pic18f25k50.h: 9109: unsigned ADMSK4 :1;
[; ;pic18f25k50.h: 9110: unsigned ADMSK5 :1;
[; ;pic18f25k50.h: 9111: };
[; ;pic18f25k50.h: 9112: struct {
[; ;pic18f25k50.h: 9113: unsigned :1;
[; ;pic18f25k50.h: 9114: unsigned RSEN1 :1;
[; ;pic18f25k50.h: 9115: unsigned PEN1 :1;
[; ;pic18f25k50.h: 9116: unsigned RCEN1 :1;
[; ;pic18f25k50.h: 9117: unsigned ADMSK41 :1;
[; ;pic18f25k50.h: 9118: unsigned ADMSK51 :1;
[; ;pic18f25k50.h: 9119: };
[; ;pic18f25k50.h: 9120: } SSP1CON2bits_t;
[; ;pic18f25k50.h: 9121: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f25k50.h: 9254: typedef union {
[; ;pic18f25k50.h: 9255: struct {
[; ;pic18f25k50.h: 9256: unsigned SEN :1;
[; ;pic18f25k50.h: 9257: unsigned RSEN :1;
[; ;pic18f25k50.h: 9258: unsigned PEN :1;
[; ;pic18f25k50.h: 9259: unsigned RCEN :1;
[; ;pic18f25k50.h: 9260: unsigned ACKEN :1;
[; ;pic18f25k50.h: 9261: unsigned ACKDT :1;
[; ;pic18f25k50.h: 9262: unsigned ACKSTAT :1;
[; ;pic18f25k50.h: 9263: unsigned GCEN :1;
[; ;pic18f25k50.h: 9264: };
[; ;pic18f25k50.h: 9265: struct {
[; ;pic18f25k50.h: 9266: unsigned SEN1 :1;
[; ;pic18f25k50.h: 9267: unsigned ADMSK1 :1;
[; ;pic18f25k50.h: 9268: unsigned ADMSK2 :1;
[; ;pic18f25k50.h: 9269: unsigned ADMSK3 :1;
[; ;pic18f25k50.h: 9270: unsigned ACKEN1 :1;
[; ;pic18f25k50.h: 9271: unsigned ACKDT1 :1;
[; ;pic18f25k50.h: 9272: unsigned ACKSTAT1 :1;
[; ;pic18f25k50.h: 9273: unsigned GCEN1 :1;
[; ;pic18f25k50.h: 9274: };
[; ;pic18f25k50.h: 9275: struct {
[; ;pic18f25k50.h: 9276: unsigned :1;
[; ;pic18f25k50.h: 9277: unsigned ADMSK11 :1;
[; ;pic18f25k50.h: 9278: unsigned ADMSK21 :1;
[; ;pic18f25k50.h: 9279: unsigned ADMSK31 :1;
[; ;pic18f25k50.h: 9280: unsigned ADMSK4 :1;
[; ;pic18f25k50.h: 9281: unsigned ADMSK5 :1;
[; ;pic18f25k50.h: 9282: };
[; ;pic18f25k50.h: 9283: struct {
[; ;pic18f25k50.h: 9284: unsigned :1;
[; ;pic18f25k50.h: 9285: unsigned RSEN1 :1;
[; ;pic18f25k50.h: 9286: unsigned PEN1 :1;
[; ;pic18f25k50.h: 9287: unsigned RCEN1 :1;
[; ;pic18f25k50.h: 9288: unsigned ADMSK41 :1;
[; ;pic18f25k50.h: 9289: unsigned ADMSK51 :1;
[; ;pic18f25k50.h: 9290: };
[; ;pic18f25k50.h: 9291: } SSPCON2bits_t;
[; ;pic18f25k50.h: 9292: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f25k50.h: 9427: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"9429
[; ;pic18f25k50.h: 9429: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f25k50.h: 9432: extern volatile unsigned char SSPCON @ 0xFC6;
"9434
[; ;pic18f25k50.h: 9434: asm("SSPCON equ 0FC6h");
[; <" SSPCON equ 0FC6h ;# ">
[; ;pic18f25k50.h: 9436: extern volatile unsigned char SSPCON1 @ 0xFC6;
"9438
[; ;pic18f25k50.h: 9438: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f25k50.h: 9441: typedef union {
[; ;pic18f25k50.h: 9442: struct {
[; ;pic18f25k50.h: 9443: unsigned SSPM :4;
[; ;pic18f25k50.h: 9444: unsigned CKP :1;
[; ;pic18f25k50.h: 9445: unsigned SSPEN :1;
[; ;pic18f25k50.h: 9446: unsigned SSPOV :1;
[; ;pic18f25k50.h: 9447: unsigned WCOL :1;
[; ;pic18f25k50.h: 9448: };
[; ;pic18f25k50.h: 9449: struct {
[; ;pic18f25k50.h: 9450: unsigned SSPM0 :1;
[; ;pic18f25k50.h: 9451: unsigned SSPM1 :1;
[; ;pic18f25k50.h: 9452: unsigned SSPM2 :1;
[; ;pic18f25k50.h: 9453: unsigned SSPM3 :1;
[; ;pic18f25k50.h: 9454: };
[; ;pic18f25k50.h: 9455: struct {
[; ;pic18f25k50.h: 9456: unsigned SSPM01 :1;
[; ;pic18f25k50.h: 9457: unsigned SSPM11 :1;
[; ;pic18f25k50.h: 9458: unsigned SSPM21 :1;
[; ;pic18f25k50.h: 9459: unsigned SSPM31 :1;
[; ;pic18f25k50.h: 9460: unsigned CKP1 :1;
[; ;pic18f25k50.h: 9461: unsigned SSPEN1 :1;
[; ;pic18f25k50.h: 9462: unsigned SSPOV1 :1;
[; ;pic18f25k50.h: 9463: unsigned WCOL1 :1;
[; ;pic18f25k50.h: 9464: };
[; ;pic18f25k50.h: 9465: } SSP1CON1bits_t;
[; ;pic18f25k50.h: 9466: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f25k50.h: 9554: typedef union {
[; ;pic18f25k50.h: 9555: struct {
[; ;pic18f25k50.h: 9556: unsigned SSPM :4;
[; ;pic18f25k50.h: 9557: unsigned CKP :1;
[; ;pic18f25k50.h: 9558: unsigned SSPEN :1;
[; ;pic18f25k50.h: 9559: unsigned SSPOV :1;
[; ;pic18f25k50.h: 9560: unsigned WCOL :1;
[; ;pic18f25k50.h: 9561: };
[; ;pic18f25k50.h: 9562: struct {
[; ;pic18f25k50.h: 9563: unsigned SSPM0 :1;
[; ;pic18f25k50.h: 9564: unsigned SSPM1 :1;
[; ;pic18f25k50.h: 9565: unsigned SSPM2 :1;
[; ;pic18f25k50.h: 9566: unsigned SSPM3 :1;
[; ;pic18f25k50.h: 9567: };
[; ;pic18f25k50.h: 9568: struct {
[; ;pic18f25k50.h: 9569: unsigned SSPM01 :1;
[; ;pic18f25k50.h: 9570: unsigned SSPM11 :1;
[; ;pic18f25k50.h: 9571: unsigned SSPM21 :1;
[; ;pic18f25k50.h: 9572: unsigned SSPM31 :1;
[; ;pic18f25k50.h: 9573: unsigned CKP1 :1;
[; ;pic18f25k50.h: 9574: unsigned SSPEN1 :1;
[; ;pic18f25k50.h: 9575: unsigned SSPOV1 :1;
[; ;pic18f25k50.h: 9576: unsigned WCOL1 :1;
[; ;pic18f25k50.h: 9577: };
[; ;pic18f25k50.h: 9578: } SSPCONbits_t;
[; ;pic18f25k50.h: 9579: extern volatile SSPCONbits_t SSPCONbits @ 0xFC6;
[; ;pic18f25k50.h: 9666: typedef union {
[; ;pic18f25k50.h: 9667: struct {
[; ;pic18f25k50.h: 9668: unsigned SSPM :4;
[; ;pic18f25k50.h: 9669: unsigned CKP :1;
[; ;pic18f25k50.h: 9670: unsigned SSPEN :1;
[; ;pic18f25k50.h: 9671: unsigned SSPOV :1;
[; ;pic18f25k50.h: 9672: unsigned WCOL :1;
[; ;pic18f25k50.h: 9673: };
[; ;pic18f25k50.h: 9674: struct {
[; ;pic18f25k50.h: 9675: unsigned SSPM0 :1;
[; ;pic18f25k50.h: 9676: unsigned SSPM1 :1;
[; ;pic18f25k50.h: 9677: unsigned SSPM2 :1;
[; ;pic18f25k50.h: 9678: unsigned SSPM3 :1;
[; ;pic18f25k50.h: 9679: };
[; ;pic18f25k50.h: 9680: struct {
[; ;pic18f25k50.h: 9681: unsigned SSPM01 :1;
[; ;pic18f25k50.h: 9682: unsigned SSPM11 :1;
[; ;pic18f25k50.h: 9683: unsigned SSPM21 :1;
[; ;pic18f25k50.h: 9684: unsigned SSPM31 :1;
[; ;pic18f25k50.h: 9685: unsigned CKP1 :1;
[; ;pic18f25k50.h: 9686: unsigned SSPEN1 :1;
[; ;pic18f25k50.h: 9687: unsigned SSPOV1 :1;
[; ;pic18f25k50.h: 9688: unsigned WCOL1 :1;
[; ;pic18f25k50.h: 9689: };
[; ;pic18f25k50.h: 9690: } SSPCON1bits_t;
[; ;pic18f25k50.h: 9691: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f25k50.h: 9781: extern volatile unsigned char SSP1STAT @ 0xFC7;
"9783
[; ;pic18f25k50.h: 9783: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f25k50.h: 9786: extern volatile unsigned char SSPSTAT @ 0xFC7;
"9788
[; ;pic18f25k50.h: 9788: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f25k50.h: 9791: typedef union {
[; ;pic18f25k50.h: 9792: struct {
[; ;pic18f25k50.h: 9793: unsigned :2;
[; ;pic18f25k50.h: 9794: unsigned R_NOT_W :1;
[; ;pic18f25k50.h: 9795: };
[; ;pic18f25k50.h: 9796: struct {
[; ;pic18f25k50.h: 9797: unsigned :5;
[; ;pic18f25k50.h: 9798: unsigned D_NOT_A :1;
[; ;pic18f25k50.h: 9799: };
[; ;pic18f25k50.h: 9800: struct {
[; ;pic18f25k50.h: 9801: unsigned BF :1;
[; ;pic18f25k50.h: 9802: unsigned UA :1;
[; ;pic18f25k50.h: 9803: unsigned R_nW :1;
[; ;pic18f25k50.h: 9804: unsigned S :1;
[; ;pic18f25k50.h: 9805: unsigned P :1;
[; ;pic18f25k50.h: 9806: unsigned D_nA :1;
[; ;pic18f25k50.h: 9807: unsigned CKE :1;
[; ;pic18f25k50.h: 9808: unsigned SMP :1;
[; ;pic18f25k50.h: 9809: };
[; ;pic18f25k50.h: 9810: struct {
[; ;pic18f25k50.h: 9811: unsigned BF1 :1;
[; ;pic18f25k50.h: 9812: unsigned UA1 :1;
[; ;pic18f25k50.h: 9813: unsigned I2C_READ :1;
[; ;pic18f25k50.h: 9814: unsigned I2C_START :1;
[; ;pic18f25k50.h: 9815: unsigned I2C_STOP :1;
[; ;pic18f25k50.h: 9816: unsigned D :1;
[; ;pic18f25k50.h: 9817: unsigned CKE1 :1;
[; ;pic18f25k50.h: 9818: unsigned SMP1 :1;
[; ;pic18f25k50.h: 9819: };
[; ;pic18f25k50.h: 9820: struct {
[; ;pic18f25k50.h: 9821: unsigned :2;
[; ;pic18f25k50.h: 9822: unsigned R :1;
[; ;pic18f25k50.h: 9823: unsigned START :1;
[; ;pic18f25k50.h: 9824: unsigned STOP :1;
[; ;pic18f25k50.h: 9825: unsigned DA :1;
[; ;pic18f25k50.h: 9826: };
[; ;pic18f25k50.h: 9827: struct {
[; ;pic18f25k50.h: 9828: unsigned :2;
[; ;pic18f25k50.h: 9829: unsigned READ_WRITE :1;
[; ;pic18f25k50.h: 9830: unsigned START1 :1;
[; ;pic18f25k50.h: 9831: unsigned STOP1 :1;
[; ;pic18f25k50.h: 9832: unsigned DA1 :1;
[; ;pic18f25k50.h: 9833: };
[; ;pic18f25k50.h: 9834: struct {
[; ;pic18f25k50.h: 9835: unsigned :2;
[; ;pic18f25k50.h: 9836: unsigned RW :1;
[; ;pic18f25k50.h: 9837: unsigned :2;
[; ;pic18f25k50.h: 9838: unsigned DATA_ADDRESS :1;
[; ;pic18f25k50.h: 9839: };
[; ;pic18f25k50.h: 9840: struct {
[; ;pic18f25k50.h: 9841: unsigned :2;
[; ;pic18f25k50.h: 9842: unsigned RW1 :1;
[; ;pic18f25k50.h: 9843: unsigned :2;
[; ;pic18f25k50.h: 9844: unsigned D_A :1;
[; ;pic18f25k50.h: 9845: };
[; ;pic18f25k50.h: 9846: struct {
[; ;pic18f25k50.h: 9847: unsigned :2;
[; ;pic18f25k50.h: 9848: unsigned R_W :1;
[; ;pic18f25k50.h: 9849: unsigned :2;
[; ;pic18f25k50.h: 9850: unsigned I2C_DAT :1;
[; ;pic18f25k50.h: 9851: };
[; ;pic18f25k50.h: 9852: struct {
[; ;pic18f25k50.h: 9853: unsigned :2;
[; ;pic18f25k50.h: 9854: unsigned nW :1;
[; ;pic18f25k50.h: 9855: unsigned :2;
[; ;pic18f25k50.h: 9856: unsigned nA :1;
[; ;pic18f25k50.h: 9857: };
[; ;pic18f25k50.h: 9858: struct {
[; ;pic18f25k50.h: 9859: unsigned :2;
[; ;pic18f25k50.h: 9860: unsigned NOT_WRITE :1;
[; ;pic18f25k50.h: 9861: };
[; ;pic18f25k50.h: 9862: struct {
[; ;pic18f25k50.h: 9863: unsigned :5;
[; ;pic18f25k50.h: 9864: unsigned NOT_ADDRESS :1;
[; ;pic18f25k50.h: 9865: };
[; ;pic18f25k50.h: 9866: struct {
[; ;pic18f25k50.h: 9867: unsigned :2;
[; ;pic18f25k50.h: 9868: unsigned nWRITE :1;
[; ;pic18f25k50.h: 9869: unsigned :2;
[; ;pic18f25k50.h: 9870: unsigned nADDRESS :1;
[; ;pic18f25k50.h: 9871: };
[; ;pic18f25k50.h: 9872: struct {
[; ;pic18f25k50.h: 9873: unsigned :2;
[; ;pic18f25k50.h: 9874: unsigned NOT_W :1;
[; ;pic18f25k50.h: 9875: };
[; ;pic18f25k50.h: 9876: struct {
[; ;pic18f25k50.h: 9877: unsigned :5;
[; ;pic18f25k50.h: 9878: unsigned NOT_A :1;
[; ;pic18f25k50.h: 9879: };
[; ;pic18f25k50.h: 9880: } SSP1STATbits_t;
[; ;pic18f25k50.h: 9881: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f25k50.h: 10084: typedef union {
[; ;pic18f25k50.h: 10085: struct {
[; ;pic18f25k50.h: 10086: unsigned :2;
[; ;pic18f25k50.h: 10087: unsigned R_NOT_W :1;
[; ;pic18f25k50.h: 10088: };
[; ;pic18f25k50.h: 10089: struct {
[; ;pic18f25k50.h: 10090: unsigned :5;
[; ;pic18f25k50.h: 10091: unsigned D_NOT_A :1;
[; ;pic18f25k50.h: 10092: };
[; ;pic18f25k50.h: 10093: struct {
[; ;pic18f25k50.h: 10094: unsigned BF :1;
[; ;pic18f25k50.h: 10095: unsigned UA :1;
[; ;pic18f25k50.h: 10096: unsigned R_nW :1;
[; ;pic18f25k50.h: 10097: unsigned S :1;
[; ;pic18f25k50.h: 10098: unsigned P :1;
[; ;pic18f25k50.h: 10099: unsigned D_nA :1;
[; ;pic18f25k50.h: 10100: unsigned CKE :1;
[; ;pic18f25k50.h: 10101: unsigned SMP :1;
[; ;pic18f25k50.h: 10102: };
[; ;pic18f25k50.h: 10103: struct {
[; ;pic18f25k50.h: 10104: unsigned BF1 :1;
[; ;pic18f25k50.h: 10105: unsigned UA1 :1;
[; ;pic18f25k50.h: 10106: unsigned I2C_READ :1;
[; ;pic18f25k50.h: 10107: unsigned I2C_START :1;
[; ;pic18f25k50.h: 10108: unsigned I2C_STOP :1;
[; ;pic18f25k50.h: 10109: unsigned D :1;
[; ;pic18f25k50.h: 10110: unsigned CKE1 :1;
[; ;pic18f25k50.h: 10111: unsigned SMP1 :1;
[; ;pic18f25k50.h: 10112: };
[; ;pic18f25k50.h: 10113: struct {
[; ;pic18f25k50.h: 10114: unsigned :2;
[; ;pic18f25k50.h: 10115: unsigned R :1;
[; ;pic18f25k50.h: 10116: unsigned START :1;
[; ;pic18f25k50.h: 10117: unsigned STOP :1;
[; ;pic18f25k50.h: 10118: unsigned DA :1;
[; ;pic18f25k50.h: 10119: };
[; ;pic18f25k50.h: 10120: struct {
[; ;pic18f25k50.h: 10121: unsigned :2;
[; ;pic18f25k50.h: 10122: unsigned READ_WRITE :1;
[; ;pic18f25k50.h: 10123: unsigned START1 :1;
[; ;pic18f25k50.h: 10124: unsigned STOP1 :1;
[; ;pic18f25k50.h: 10125: unsigned DA1 :1;
[; ;pic18f25k50.h: 10126: };
[; ;pic18f25k50.h: 10127: struct {
[; ;pic18f25k50.h: 10128: unsigned :2;
[; ;pic18f25k50.h: 10129: unsigned RW :1;
[; ;pic18f25k50.h: 10130: unsigned :2;
[; ;pic18f25k50.h: 10131: unsigned DATA_ADDRESS :1;
[; ;pic18f25k50.h: 10132: };
[; ;pic18f25k50.h: 10133: struct {
[; ;pic18f25k50.h: 10134: unsigned :2;
[; ;pic18f25k50.h: 10135: unsigned RW1 :1;
[; ;pic18f25k50.h: 10136: unsigned :2;
[; ;pic18f25k50.h: 10137: unsigned D_A :1;
[; ;pic18f25k50.h: 10138: };
[; ;pic18f25k50.h: 10139: struct {
[; ;pic18f25k50.h: 10140: unsigned :2;
[; ;pic18f25k50.h: 10141: unsigned R_W :1;
[; ;pic18f25k50.h: 10142: unsigned :2;
[; ;pic18f25k50.h: 10143: unsigned I2C_DAT :1;
[; ;pic18f25k50.h: 10144: };
[; ;pic18f25k50.h: 10145: struct {
[; ;pic18f25k50.h: 10146: unsigned :2;
[; ;pic18f25k50.h: 10147: unsigned nW :1;
[; ;pic18f25k50.h: 10148: unsigned :2;
[; ;pic18f25k50.h: 10149: unsigned nA :1;
[; ;pic18f25k50.h: 10150: };
[; ;pic18f25k50.h: 10151: struct {
[; ;pic18f25k50.h: 10152: unsigned :2;
[; ;pic18f25k50.h: 10153: unsigned NOT_WRITE :1;
[; ;pic18f25k50.h: 10154: };
[; ;pic18f25k50.h: 10155: struct {
[; ;pic18f25k50.h: 10156: unsigned :5;
[; ;pic18f25k50.h: 10157: unsigned NOT_ADDRESS :1;
[; ;pic18f25k50.h: 10158: };
[; ;pic18f25k50.h: 10159: struct {
[; ;pic18f25k50.h: 10160: unsigned :2;
[; ;pic18f25k50.h: 10161: unsigned nWRITE :1;
[; ;pic18f25k50.h: 10162: unsigned :2;
[; ;pic18f25k50.h: 10163: unsigned nADDRESS :1;
[; ;pic18f25k50.h: 10164: };
[; ;pic18f25k50.h: 10165: struct {
[; ;pic18f25k50.h: 10166: unsigned :2;
[; ;pic18f25k50.h: 10167: unsigned NOT_W :1;
[; ;pic18f25k50.h: 10168: };
[; ;pic18f25k50.h: 10169: struct {
[; ;pic18f25k50.h: 10170: unsigned :5;
[; ;pic18f25k50.h: 10171: unsigned NOT_A :1;
[; ;pic18f25k50.h: 10172: };
[; ;pic18f25k50.h: 10173: } SSPSTATbits_t;
[; ;pic18f25k50.h: 10174: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f25k50.h: 10379: extern volatile unsigned char SSP1ADD @ 0xFC8;
"10381
[; ;pic18f25k50.h: 10381: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f25k50.h: 10384: extern volatile unsigned char SSPADD @ 0xFC8;
"10386
[; ;pic18f25k50.h: 10386: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f25k50.h: 10389: typedef union {
[; ;pic18f25k50.h: 10390: struct {
[; ;pic18f25k50.h: 10391: unsigned SSP1ADD :8;
[; ;pic18f25k50.h: 10392: };
[; ;pic18f25k50.h: 10393: struct {
[; ;pic18f25k50.h: 10394: unsigned SSP1ADD0 :1;
[; ;pic18f25k50.h: 10395: unsigned SSP1ADD1 :1;
[; ;pic18f25k50.h: 10396: unsigned SSP1ADD2 :1;
[; ;pic18f25k50.h: 10397: unsigned SSP1ADD3 :1;
[; ;pic18f25k50.h: 10398: unsigned SSP1ADD4 :1;
[; ;pic18f25k50.h: 10399: unsigned SSP1ADD5 :1;
[; ;pic18f25k50.h: 10400: unsigned SSP1ADD6 :1;
[; ;pic18f25k50.h: 10401: unsigned SSP1ADD7 :1;
[; ;pic18f25k50.h: 10402: };
[; ;pic18f25k50.h: 10403: struct {
[; ;pic18f25k50.h: 10404: unsigned MSK0 :1;
[; ;pic18f25k50.h: 10405: unsigned MSK1 :1;
[; ;pic18f25k50.h: 10406: unsigned MSK2 :1;
[; ;pic18f25k50.h: 10407: unsigned MSK3 :1;
[; ;pic18f25k50.h: 10408: unsigned MSK4 :1;
[; ;pic18f25k50.h: 10409: unsigned MSK5 :1;
[; ;pic18f25k50.h: 10410: unsigned MSK6 :1;
[; ;pic18f25k50.h: 10411: unsigned MSK7 :1;
[; ;pic18f25k50.h: 10412: };
[; ;pic18f25k50.h: 10413: struct {
[; ;pic18f25k50.h: 10414: unsigned MSK01 :1;
[; ;pic18f25k50.h: 10415: unsigned MSK11 :1;
[; ;pic18f25k50.h: 10416: unsigned MSK21 :1;
[; ;pic18f25k50.h: 10417: unsigned MSK31 :1;
[; ;pic18f25k50.h: 10418: unsigned MSK41 :1;
[; ;pic18f25k50.h: 10419: unsigned MSK51 :1;
[; ;pic18f25k50.h: 10420: unsigned MSK61 :1;
[; ;pic18f25k50.h: 10421: unsigned MSK71 :1;
[; ;pic18f25k50.h: 10422: };
[; ;pic18f25k50.h: 10423: } SSP1ADDbits_t;
[; ;pic18f25k50.h: 10424: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f25k50.h: 10552: typedef union {
[; ;pic18f25k50.h: 10553: struct {
[; ;pic18f25k50.h: 10554: unsigned SSP1ADD :8;
[; ;pic18f25k50.h: 10555: };
[; ;pic18f25k50.h: 10556: struct {
[; ;pic18f25k50.h: 10557: unsigned SSP1ADD0 :1;
[; ;pic18f25k50.h: 10558: unsigned SSP1ADD1 :1;
[; ;pic18f25k50.h: 10559: unsigned SSP1ADD2 :1;
[; ;pic18f25k50.h: 10560: unsigned SSP1ADD3 :1;
[; ;pic18f25k50.h: 10561: unsigned SSP1ADD4 :1;
[; ;pic18f25k50.h: 10562: unsigned SSP1ADD5 :1;
[; ;pic18f25k50.h: 10563: unsigned SSP1ADD6 :1;
[; ;pic18f25k50.h: 10564: unsigned SSP1ADD7 :1;
[; ;pic18f25k50.h: 10565: };
[; ;pic18f25k50.h: 10566: struct {
[; ;pic18f25k50.h: 10567: unsigned MSK0 :1;
[; ;pic18f25k50.h: 10568: unsigned MSK1 :1;
[; ;pic18f25k50.h: 10569: unsigned MSK2 :1;
[; ;pic18f25k50.h: 10570: unsigned MSK3 :1;
[; ;pic18f25k50.h: 10571: unsigned MSK4 :1;
[; ;pic18f25k50.h: 10572: unsigned MSK5 :1;
[; ;pic18f25k50.h: 10573: unsigned MSK6 :1;
[; ;pic18f25k50.h: 10574: unsigned MSK7 :1;
[; ;pic18f25k50.h: 10575: };
[; ;pic18f25k50.h: 10576: struct {
[; ;pic18f25k50.h: 10577: unsigned MSK01 :1;
[; ;pic18f25k50.h: 10578: unsigned MSK11 :1;
[; ;pic18f25k50.h: 10579: unsigned MSK21 :1;
[; ;pic18f25k50.h: 10580: unsigned MSK31 :1;
[; ;pic18f25k50.h: 10581: unsigned MSK41 :1;
[; ;pic18f25k50.h: 10582: unsigned MSK51 :1;
[; ;pic18f25k50.h: 10583: unsigned MSK61 :1;
[; ;pic18f25k50.h: 10584: unsigned MSK71 :1;
[; ;pic18f25k50.h: 10585: };
[; ;pic18f25k50.h: 10586: } SSPADDbits_t;
[; ;pic18f25k50.h: 10587: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f25k50.h: 10717: extern volatile unsigned char SSP1BUF @ 0xFC9;
"10719
[; ;pic18f25k50.h: 10719: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f25k50.h: 10722: extern volatile unsigned char SSPBUF @ 0xFC9;
"10724
[; ;pic18f25k50.h: 10724: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f25k50.h: 10727: typedef union {
[; ;pic18f25k50.h: 10728: struct {
[; ;pic18f25k50.h: 10729: unsigned SSP1BUF :8;
[; ;pic18f25k50.h: 10730: };
[; ;pic18f25k50.h: 10731: } SSP1BUFbits_t;
[; ;pic18f25k50.h: 10732: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f25k50.h: 10740: typedef union {
[; ;pic18f25k50.h: 10741: struct {
[; ;pic18f25k50.h: 10742: unsigned SSP1BUF :8;
[; ;pic18f25k50.h: 10743: };
[; ;pic18f25k50.h: 10744: } SSPBUFbits_t;
[; ;pic18f25k50.h: 10745: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f25k50.h: 10755: extern volatile unsigned char SSP1MSK @ 0xFCA;
"10757
[; ;pic18f25k50.h: 10757: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f25k50.h: 10760: extern volatile unsigned char SSPMSK @ 0xFCA;
"10762
[; ;pic18f25k50.h: 10762: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f25k50.h: 10765: typedef union {
[; ;pic18f25k50.h: 10766: struct {
[; ;pic18f25k50.h: 10767: unsigned SSP1MSK :8;
[; ;pic18f25k50.h: 10768: };
[; ;pic18f25k50.h: 10769: struct {
[; ;pic18f25k50.h: 10770: unsigned SSP1MSK0 :1;
[; ;pic18f25k50.h: 10771: unsigned SSP1MSK1 :1;
[; ;pic18f25k50.h: 10772: unsigned SSP1MSK2 :1;
[; ;pic18f25k50.h: 10773: unsigned SSP1MSK3 :1;
[; ;pic18f25k50.h: 10774: unsigned SSP1MSK4 :1;
[; ;pic18f25k50.h: 10775: unsigned SSP1MSK5 :1;
[; ;pic18f25k50.h: 10776: unsigned SSP1MSK6 :1;
[; ;pic18f25k50.h: 10777: unsigned SSP1MSK7 :1;
[; ;pic18f25k50.h: 10778: };
[; ;pic18f25k50.h: 10779: } SSP1MSKbits_t;
[; ;pic18f25k50.h: 10780: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f25k50.h: 10828: typedef union {
[; ;pic18f25k50.h: 10829: struct {
[; ;pic18f25k50.h: 10830: unsigned SSP1MSK :8;
[; ;pic18f25k50.h: 10831: };
[; ;pic18f25k50.h: 10832: struct {
[; ;pic18f25k50.h: 10833: unsigned SSP1MSK0 :1;
[; ;pic18f25k50.h: 10834: unsigned SSP1MSK1 :1;
[; ;pic18f25k50.h: 10835: unsigned SSP1MSK2 :1;
[; ;pic18f25k50.h: 10836: unsigned SSP1MSK3 :1;
[; ;pic18f25k50.h: 10837: unsigned SSP1MSK4 :1;
[; ;pic18f25k50.h: 10838: unsigned SSP1MSK5 :1;
[; ;pic18f25k50.h: 10839: unsigned SSP1MSK6 :1;
[; ;pic18f25k50.h: 10840: unsigned SSP1MSK7 :1;
[; ;pic18f25k50.h: 10841: };
[; ;pic18f25k50.h: 10842: } SSPMSKbits_t;
[; ;pic18f25k50.h: 10843: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f25k50.h: 10893: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"10895
[; ;pic18f25k50.h: 10895: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f25k50.h: 10898: extern volatile unsigned char SSPCON3 @ 0xFCB;
"10900
[; ;pic18f25k50.h: 10900: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f25k50.h: 10903: typedef union {
[; ;pic18f25k50.h: 10904: struct {
[; ;pic18f25k50.h: 10905: unsigned DHEN :1;
[; ;pic18f25k50.h: 10906: unsigned AHEN :1;
[; ;pic18f25k50.h: 10907: unsigned SBCDE :1;
[; ;pic18f25k50.h: 10908: unsigned SDAHT :1;
[; ;pic18f25k50.h: 10909: unsigned BOEN :1;
[; ;pic18f25k50.h: 10910: unsigned SCIE :1;
[; ;pic18f25k50.h: 10911: unsigned PCIE :1;
[; ;pic18f25k50.h: 10912: unsigned ACKTIM :1;
[; ;pic18f25k50.h: 10913: };
[; ;pic18f25k50.h: 10914: } SSP1CON3bits_t;
[; ;pic18f25k50.h: 10915: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f25k50.h: 10958: typedef union {
[; ;pic18f25k50.h: 10959: struct {
[; ;pic18f25k50.h: 10960: unsigned DHEN :1;
[; ;pic18f25k50.h: 10961: unsigned AHEN :1;
[; ;pic18f25k50.h: 10962: unsigned SBCDE :1;
[; ;pic18f25k50.h: 10963: unsigned SDAHT :1;
[; ;pic18f25k50.h: 10964: unsigned BOEN :1;
[; ;pic18f25k50.h: 10965: unsigned SCIE :1;
[; ;pic18f25k50.h: 10966: unsigned PCIE :1;
[; ;pic18f25k50.h: 10967: unsigned ACKTIM :1;
[; ;pic18f25k50.h: 10968: };
[; ;pic18f25k50.h: 10969: } SSPCON3bits_t;
[; ;pic18f25k50.h: 10970: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f25k50.h: 11015: extern volatile unsigned char T1GCON @ 0xFCC;
"11017
[; ;pic18f25k50.h: 11017: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f25k50.h: 11020: typedef union {
[; ;pic18f25k50.h: 11021: struct {
[; ;pic18f25k50.h: 11022: unsigned :3;
[; ;pic18f25k50.h: 11023: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f25k50.h: 11024: };
[; ;pic18f25k50.h: 11025: struct {
[; ;pic18f25k50.h: 11026: unsigned T1GSS :2;
[; ;pic18f25k50.h: 11027: unsigned T1GVAL :1;
[; ;pic18f25k50.h: 11028: unsigned T1GGO_nT1DONE :1;
[; ;pic18f25k50.h: 11029: unsigned T1GSPM :1;
[; ;pic18f25k50.h: 11030: unsigned T1GTM :1;
[; ;pic18f25k50.h: 11031: unsigned T1GPOL :1;
[; ;pic18f25k50.h: 11032: unsigned TMR1GE :1;
[; ;pic18f25k50.h: 11033: };
[; ;pic18f25k50.h: 11034: struct {
[; ;pic18f25k50.h: 11035: unsigned T1GSS0 :1;
[; ;pic18f25k50.h: 11036: unsigned T1GSS1 :1;
[; ;pic18f25k50.h: 11037: unsigned :1;
[; ;pic18f25k50.h: 11038: unsigned T1GGO :1;
[; ;pic18f25k50.h: 11039: };
[; ;pic18f25k50.h: 11040: struct {
[; ;pic18f25k50.h: 11041: unsigned :3;
[; ;pic18f25k50.h: 11042: unsigned NOT_T1DONE :1;
[; ;pic18f25k50.h: 11043: };
[; ;pic18f25k50.h: 11044: struct {
[; ;pic18f25k50.h: 11045: unsigned :3;
[; ;pic18f25k50.h: 11046: unsigned nT1DONE :1;
[; ;pic18f25k50.h: 11047: };
[; ;pic18f25k50.h: 11048: struct {
[; ;pic18f25k50.h: 11049: unsigned :3;
[; ;pic18f25k50.h: 11050: unsigned T1DONE :1;
[; ;pic18f25k50.h: 11051: };
[; ;pic18f25k50.h: 11052: struct {
[; ;pic18f25k50.h: 11053: unsigned :3;
[; ;pic18f25k50.h: 11054: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f25k50.h: 11055: };
[; ;pic18f25k50.h: 11056: struct {
[; ;pic18f25k50.h: 11057: unsigned :3;
[; ;pic18f25k50.h: 11058: unsigned T1GGO_nDONE :1;
[; ;pic18f25k50.h: 11059: };
[; ;pic18f25k50.h: 11060: } T1GCONbits_t;
[; ;pic18f25k50.h: 11061: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f25k50.h: 11146: extern volatile unsigned char T1CON @ 0xFCD;
"11148
[; ;pic18f25k50.h: 11148: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f25k50.h: 11151: typedef union {
[; ;pic18f25k50.h: 11152: struct {
[; ;pic18f25k50.h: 11153: unsigned :2;
[; ;pic18f25k50.h: 11154: unsigned NOT_T1SYNC :1;
[; ;pic18f25k50.h: 11155: };
[; ;pic18f25k50.h: 11156: struct {
[; ;pic18f25k50.h: 11157: unsigned TMR1ON :1;
[; ;pic18f25k50.h: 11158: unsigned RD16 :1;
[; ;pic18f25k50.h: 11159: unsigned nT1SYNC :1;
[; ;pic18f25k50.h: 11160: unsigned SOSCEN :1;
[; ;pic18f25k50.h: 11161: unsigned T1CKPS :2;
[; ;pic18f25k50.h: 11162: unsigned TMR1CS :2;
[; ;pic18f25k50.h: 11163: };
[; ;pic18f25k50.h: 11164: struct {
[; ;pic18f25k50.h: 11165: unsigned :1;
[; ;pic18f25k50.h: 11166: unsigned T1RD16 :1;
[; ;pic18f25k50.h: 11167: unsigned T1SYNC :1;
[; ;pic18f25k50.h: 11168: unsigned T1SOSCEN :1;
[; ;pic18f25k50.h: 11169: unsigned T1CKPS0 :1;
[; ;pic18f25k50.h: 11170: unsigned T1CKPS1 :1;
[; ;pic18f25k50.h: 11171: unsigned TMR1CS0 :1;
[; ;pic18f25k50.h: 11172: unsigned TMR1CS1 :1;
[; ;pic18f25k50.h: 11173: };
[; ;pic18f25k50.h: 11174: struct {
[; ;pic18f25k50.h: 11175: unsigned :3;
[; ;pic18f25k50.h: 11176: unsigned T1OSCEN :1;
[; ;pic18f25k50.h: 11177: };
[; ;pic18f25k50.h: 11178: struct {
[; ;pic18f25k50.h: 11179: unsigned :3;
[; ;pic18f25k50.h: 11180: unsigned SOSCEN1 :1;
[; ;pic18f25k50.h: 11181: unsigned :3;
[; ;pic18f25k50.h: 11182: unsigned RD161 :1;
[; ;pic18f25k50.h: 11183: };
[; ;pic18f25k50.h: 11184: } T1CONbits_t;
[; ;pic18f25k50.h: 11185: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f25k50.h: 11275: extern volatile unsigned short TMR1 @ 0xFCE;
"11277
[; ;pic18f25k50.h: 11277: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f25k50.h: 11282: extern volatile unsigned char TMR1L @ 0xFCE;
"11284
[; ;pic18f25k50.h: 11284: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f25k50.h: 11287: typedef union {
[; ;pic18f25k50.h: 11288: struct {
[; ;pic18f25k50.h: 11289: unsigned TMR1L :8;
[; ;pic18f25k50.h: 11290: };
[; ;pic18f25k50.h: 11291: } TMR1Lbits_t;
[; ;pic18f25k50.h: 11292: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f25k50.h: 11302: extern volatile unsigned char TMR1H @ 0xFCF;
"11304
[; ;pic18f25k50.h: 11304: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f25k50.h: 11307: typedef union {
[; ;pic18f25k50.h: 11308: struct {
[; ;pic18f25k50.h: 11309: unsigned TMR1H :8;
[; ;pic18f25k50.h: 11310: };
[; ;pic18f25k50.h: 11311: } TMR1Hbits_t;
[; ;pic18f25k50.h: 11312: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f25k50.h: 11322: extern volatile unsigned char RCON @ 0xFD0;
"11324
[; ;pic18f25k50.h: 11324: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f25k50.h: 11327: typedef union {
[; ;pic18f25k50.h: 11328: struct {
[; ;pic18f25k50.h: 11329: unsigned NOT_BOR :1;
[; ;pic18f25k50.h: 11330: };
[; ;pic18f25k50.h: 11331: struct {
[; ;pic18f25k50.h: 11332: unsigned :1;
[; ;pic18f25k50.h: 11333: unsigned NOT_POR :1;
[; ;pic18f25k50.h: 11334: };
[; ;pic18f25k50.h: 11335: struct {
[; ;pic18f25k50.h: 11336: unsigned :2;
[; ;pic18f25k50.h: 11337: unsigned NOT_PD :1;
[; ;pic18f25k50.h: 11338: };
[; ;pic18f25k50.h: 11339: struct {
[; ;pic18f25k50.h: 11340: unsigned :3;
[; ;pic18f25k50.h: 11341: unsigned NOT_TO :1;
[; ;pic18f25k50.h: 11342: };
[; ;pic18f25k50.h: 11343: struct {
[; ;pic18f25k50.h: 11344: unsigned :4;
[; ;pic18f25k50.h: 11345: unsigned NOT_RI :1;
[; ;pic18f25k50.h: 11346: };
[; ;pic18f25k50.h: 11347: struct {
[; ;pic18f25k50.h: 11348: unsigned nBOR :1;
[; ;pic18f25k50.h: 11349: unsigned nPOR :1;
[; ;pic18f25k50.h: 11350: unsigned nPD :1;
[; ;pic18f25k50.h: 11351: unsigned nTO :1;
[; ;pic18f25k50.h: 11352: unsigned nRI :1;
[; ;pic18f25k50.h: 11353: unsigned :1;
[; ;pic18f25k50.h: 11354: unsigned SBOREN :1;
[; ;pic18f25k50.h: 11355: unsigned IPEN :1;
[; ;pic18f25k50.h: 11356: };
[; ;pic18f25k50.h: 11357: struct {
[; ;pic18f25k50.h: 11358: unsigned BOR :1;
[; ;pic18f25k50.h: 11359: unsigned POR :1;
[; ;pic18f25k50.h: 11360: unsigned PD :1;
[; ;pic18f25k50.h: 11361: unsigned TO :1;
[; ;pic18f25k50.h: 11362: unsigned RI :1;
[; ;pic18f25k50.h: 11363: };
[; ;pic18f25k50.h: 11364: } RCONbits_t;
[; ;pic18f25k50.h: 11365: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f25k50.h: 11455: extern volatile unsigned char WDTCON @ 0xFD1;
"11457
[; ;pic18f25k50.h: 11457: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f25k50.h: 11460: typedef union {
[; ;pic18f25k50.h: 11461: struct {
[; ;pic18f25k50.h: 11462: unsigned SWDTEN :1;
[; ;pic18f25k50.h: 11463: };
[; ;pic18f25k50.h: 11464: struct {
[; ;pic18f25k50.h: 11465: unsigned SWDTE :1;
[; ;pic18f25k50.h: 11466: };
[; ;pic18f25k50.h: 11467: } WDTCONbits_t;
[; ;pic18f25k50.h: 11468: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f25k50.h: 11483: extern volatile unsigned char OSCCON2 @ 0xFD2;
"11485
[; ;pic18f25k50.h: 11485: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f25k50.h: 11488: typedef union {
[; ;pic18f25k50.h: 11489: struct {
[; ;pic18f25k50.h: 11490: unsigned LFIOFS :1;
[; ;pic18f25k50.h: 11491: unsigned HFIOFR :1;
[; ;pic18f25k50.h: 11492: unsigned PRISD :1;
[; ;pic18f25k50.h: 11493: unsigned SOSCGO :1;
[; ;pic18f25k50.h: 11494: unsigned PLLEN :1;
[; ;pic18f25k50.h: 11495: unsigned INTSRC :1;
[; ;pic18f25k50.h: 11496: unsigned SOSCRUN :1;
[; ;pic18f25k50.h: 11497: unsigned PLLRDY :1;
[; ;pic18f25k50.h: 11498: };
[; ;pic18f25k50.h: 11499: } OSCCON2bits_t;
[; ;pic18f25k50.h: 11500: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f25k50.h: 11545: extern volatile unsigned char OSCCON @ 0xFD3;
"11547
[; ;pic18f25k50.h: 11547: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f25k50.h: 11550: typedef union {
[; ;pic18f25k50.h: 11551: struct {
[; ;pic18f25k50.h: 11552: unsigned SCS :2;
[; ;pic18f25k50.h: 11553: unsigned HFIOFS :1;
[; ;pic18f25k50.h: 11554: unsigned OSTS :1;
[; ;pic18f25k50.h: 11555: unsigned IRCF :3;
[; ;pic18f25k50.h: 11556: unsigned IDLEN :1;
[; ;pic18f25k50.h: 11557: };
[; ;pic18f25k50.h: 11558: struct {
[; ;pic18f25k50.h: 11559: unsigned SCS0 :1;
[; ;pic18f25k50.h: 11560: unsigned SCS1 :1;
[; ;pic18f25k50.h: 11561: unsigned FLTS :1;
[; ;pic18f25k50.h: 11562: unsigned :1;
[; ;pic18f25k50.h: 11563: unsigned IRCF0 :1;
[; ;pic18f25k50.h: 11564: unsigned IRCF1 :1;
[; ;pic18f25k50.h: 11565: unsigned IRCF2 :1;
[; ;pic18f25k50.h: 11566: };
[; ;pic18f25k50.h: 11567: } OSCCONbits_t;
[; ;pic18f25k50.h: 11568: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f25k50.h: 11628: extern volatile unsigned char T0CON @ 0xFD5;
"11630
[; ;pic18f25k50.h: 11630: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f25k50.h: 11633: typedef union {
[; ;pic18f25k50.h: 11634: struct {
[; ;pic18f25k50.h: 11635: unsigned T0PS :3;
[; ;pic18f25k50.h: 11636: unsigned PSA :1;
[; ;pic18f25k50.h: 11637: unsigned T0SE :1;
[; ;pic18f25k50.h: 11638: unsigned T0CS :1;
[; ;pic18f25k50.h: 11639: unsigned T08BIT :1;
[; ;pic18f25k50.h: 11640: unsigned TMR0ON :1;
[; ;pic18f25k50.h: 11641: };
[; ;pic18f25k50.h: 11642: struct {
[; ;pic18f25k50.h: 11643: unsigned T0PS0 :1;
[; ;pic18f25k50.h: 11644: unsigned T0PS1 :1;
[; ;pic18f25k50.h: 11645: unsigned T0PS2 :1;
[; ;pic18f25k50.h: 11646: };
[; ;pic18f25k50.h: 11647: } T0CONbits_t;
[; ;pic18f25k50.h: 11648: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f25k50.h: 11698: extern volatile unsigned short TMR0 @ 0xFD6;
"11700
[; ;pic18f25k50.h: 11700: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f25k50.h: 11705: extern volatile unsigned char TMR0L @ 0xFD6;
"11707
[; ;pic18f25k50.h: 11707: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f25k50.h: 11710: typedef union {
[; ;pic18f25k50.h: 11711: struct {
[; ;pic18f25k50.h: 11712: unsigned TMR0L :8;
[; ;pic18f25k50.h: 11713: };
[; ;pic18f25k50.h: 11714: } TMR0Lbits_t;
[; ;pic18f25k50.h: 11715: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f25k50.h: 11725: extern volatile unsigned char TMR0H @ 0xFD7;
"11727
[; ;pic18f25k50.h: 11727: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f25k50.h: 11730: typedef union {
[; ;pic18f25k50.h: 11731: struct {
[; ;pic18f25k50.h: 11732: unsigned TMR0H :8;
[; ;pic18f25k50.h: 11733: };
[; ;pic18f25k50.h: 11734: } TMR0Hbits_t;
[; ;pic18f25k50.h: 11735: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f25k50.h: 11745: extern volatile unsigned char STATUS @ 0xFD8;
"11747
[; ;pic18f25k50.h: 11747: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f25k50.h: 11750: typedef union {
[; ;pic18f25k50.h: 11751: struct {
[; ;pic18f25k50.h: 11752: unsigned C :1;
[; ;pic18f25k50.h: 11753: unsigned DC :1;
[; ;pic18f25k50.h: 11754: unsigned Z :1;
[; ;pic18f25k50.h: 11755: unsigned OV :1;
[; ;pic18f25k50.h: 11756: unsigned N :1;
[; ;pic18f25k50.h: 11757: };
[; ;pic18f25k50.h: 11758: struct {
[; ;pic18f25k50.h: 11759: unsigned CARRY :1;
[; ;pic18f25k50.h: 11760: unsigned :1;
[; ;pic18f25k50.h: 11761: unsigned ZERO :1;
[; ;pic18f25k50.h: 11762: unsigned OVERFLOW :1;
[; ;pic18f25k50.h: 11763: unsigned NEGATIVE :1;
[; ;pic18f25k50.h: 11764: };
[; ;pic18f25k50.h: 11765: } STATUSbits_t;
[; ;pic18f25k50.h: 11766: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f25k50.h: 11816: extern volatile unsigned short FSR2 @ 0xFD9;
"11818
[; ;pic18f25k50.h: 11818: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f25k50.h: 11823: extern volatile unsigned char FSR2L @ 0xFD9;
"11825
[; ;pic18f25k50.h: 11825: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f25k50.h: 11828: typedef union {
[; ;pic18f25k50.h: 11829: struct {
[; ;pic18f25k50.h: 11830: unsigned FSR2L :8;
[; ;pic18f25k50.h: 11831: };
[; ;pic18f25k50.h: 11832: } FSR2Lbits_t;
[; ;pic18f25k50.h: 11833: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f25k50.h: 11843: extern volatile unsigned char FSR2H @ 0xFDA;
"11845
[; ;pic18f25k50.h: 11845: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f25k50.h: 11850: extern volatile unsigned char PLUSW2 @ 0xFDB;
"11852
[; ;pic18f25k50.h: 11852: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f25k50.h: 11855: typedef union {
[; ;pic18f25k50.h: 11856: struct {
[; ;pic18f25k50.h: 11857: unsigned PLUSW2 :8;
[; ;pic18f25k50.h: 11858: };
[; ;pic18f25k50.h: 11859: } PLUSW2bits_t;
[; ;pic18f25k50.h: 11860: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f25k50.h: 11870: extern volatile unsigned char PREINC2 @ 0xFDC;
"11872
[; ;pic18f25k50.h: 11872: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f25k50.h: 11875: typedef union {
[; ;pic18f25k50.h: 11876: struct {
[; ;pic18f25k50.h: 11877: unsigned PREINC2 :8;
[; ;pic18f25k50.h: 11878: };
[; ;pic18f25k50.h: 11879: } PREINC2bits_t;
[; ;pic18f25k50.h: 11880: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f25k50.h: 11890: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"11892
[; ;pic18f25k50.h: 11892: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f25k50.h: 11895: typedef union {
[; ;pic18f25k50.h: 11896: struct {
[; ;pic18f25k50.h: 11897: unsigned POSTDEC2 :8;
[; ;pic18f25k50.h: 11898: };
[; ;pic18f25k50.h: 11899: } POSTDEC2bits_t;
[; ;pic18f25k50.h: 11900: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f25k50.h: 11910: extern volatile unsigned char POSTINC2 @ 0xFDE;
"11912
[; ;pic18f25k50.h: 11912: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f25k50.h: 11915: typedef union {
[; ;pic18f25k50.h: 11916: struct {
[; ;pic18f25k50.h: 11917: unsigned POSTINC2 :8;
[; ;pic18f25k50.h: 11918: };
[; ;pic18f25k50.h: 11919: } POSTINC2bits_t;
[; ;pic18f25k50.h: 11920: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f25k50.h: 11930: extern volatile unsigned char INDF2 @ 0xFDF;
"11932
[; ;pic18f25k50.h: 11932: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f25k50.h: 11935: typedef union {
[; ;pic18f25k50.h: 11936: struct {
[; ;pic18f25k50.h: 11937: unsigned INDF2 :8;
[; ;pic18f25k50.h: 11938: };
[; ;pic18f25k50.h: 11939: } INDF2bits_t;
[; ;pic18f25k50.h: 11940: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f25k50.h: 11950: extern volatile unsigned char BSR @ 0xFE0;
"11952
[; ;pic18f25k50.h: 11952: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f25k50.h: 11957: extern volatile unsigned short FSR1 @ 0xFE1;
"11959
[; ;pic18f25k50.h: 11959: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f25k50.h: 11964: extern volatile unsigned char FSR1L @ 0xFE1;
"11966
[; ;pic18f25k50.h: 11966: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f25k50.h: 11969: typedef union {
[; ;pic18f25k50.h: 11970: struct {
[; ;pic18f25k50.h: 11971: unsigned FSR1L :8;
[; ;pic18f25k50.h: 11972: };
[; ;pic18f25k50.h: 11973: } FSR1Lbits_t;
[; ;pic18f25k50.h: 11974: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f25k50.h: 11984: extern volatile unsigned char FSR1H @ 0xFE2;
"11986
[; ;pic18f25k50.h: 11986: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f25k50.h: 11991: extern volatile unsigned char PLUSW1 @ 0xFE3;
"11993
[; ;pic18f25k50.h: 11993: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f25k50.h: 11996: typedef union {
[; ;pic18f25k50.h: 11997: struct {
[; ;pic18f25k50.h: 11998: unsigned PLUSW1 :8;
[; ;pic18f25k50.h: 11999: };
[; ;pic18f25k50.h: 12000: } PLUSW1bits_t;
[; ;pic18f25k50.h: 12001: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f25k50.h: 12011: extern volatile unsigned char PREINC1 @ 0xFE4;
"12013
[; ;pic18f25k50.h: 12013: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f25k50.h: 12016: typedef union {
[; ;pic18f25k50.h: 12017: struct {
[; ;pic18f25k50.h: 12018: unsigned PREINC1 :8;
[; ;pic18f25k50.h: 12019: };
[; ;pic18f25k50.h: 12020: } PREINC1bits_t;
[; ;pic18f25k50.h: 12021: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f25k50.h: 12031: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"12033
[; ;pic18f25k50.h: 12033: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f25k50.h: 12036: typedef union {
[; ;pic18f25k50.h: 12037: struct {
[; ;pic18f25k50.h: 12038: unsigned POSTDEC1 :8;
[; ;pic18f25k50.h: 12039: };
[; ;pic18f25k50.h: 12040: } POSTDEC1bits_t;
[; ;pic18f25k50.h: 12041: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f25k50.h: 12051: extern volatile unsigned char POSTINC1 @ 0xFE6;
"12053
[; ;pic18f25k50.h: 12053: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f25k50.h: 12056: typedef union {
[; ;pic18f25k50.h: 12057: struct {
[; ;pic18f25k50.h: 12058: unsigned POSTINC1 :8;
[; ;pic18f25k50.h: 12059: };
[; ;pic18f25k50.h: 12060: } POSTINC1bits_t;
[; ;pic18f25k50.h: 12061: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f25k50.h: 12071: extern volatile unsigned char INDF1 @ 0xFE7;
"12073
[; ;pic18f25k50.h: 12073: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f25k50.h: 12076: typedef union {
[; ;pic18f25k50.h: 12077: struct {
[; ;pic18f25k50.h: 12078: unsigned INDF1 :8;
[; ;pic18f25k50.h: 12079: };
[; ;pic18f25k50.h: 12080: } INDF1bits_t;
[; ;pic18f25k50.h: 12081: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f25k50.h: 12091: extern volatile unsigned char WREG @ 0xFE8;
"12093
[; ;pic18f25k50.h: 12093: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f25k50.h: 12096: typedef union {
[; ;pic18f25k50.h: 12097: struct {
[; ;pic18f25k50.h: 12098: unsigned WREG :8;
[; ;pic18f25k50.h: 12099: };
[; ;pic18f25k50.h: 12100: } WREGbits_t;
[; ;pic18f25k50.h: 12101: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f25k50.h: 12111: extern volatile unsigned short FSR0 @ 0xFE9;
"12113
[; ;pic18f25k50.h: 12113: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f25k50.h: 12118: extern volatile unsigned char FSR0L @ 0xFE9;
"12120
[; ;pic18f25k50.h: 12120: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f25k50.h: 12123: typedef union {
[; ;pic18f25k50.h: 12124: struct {
[; ;pic18f25k50.h: 12125: unsigned FSR0L :8;
[; ;pic18f25k50.h: 12126: };
[; ;pic18f25k50.h: 12127: } FSR0Lbits_t;
[; ;pic18f25k50.h: 12128: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f25k50.h: 12138: extern volatile unsigned char FSR0H @ 0xFEA;
"12140
[; ;pic18f25k50.h: 12140: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f25k50.h: 12145: extern volatile unsigned char PLUSW0 @ 0xFEB;
"12147
[; ;pic18f25k50.h: 12147: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f25k50.h: 12150: typedef union {
[; ;pic18f25k50.h: 12151: struct {
[; ;pic18f25k50.h: 12152: unsigned PLUSW0 :8;
[; ;pic18f25k50.h: 12153: };
[; ;pic18f25k50.h: 12154: } PLUSW0bits_t;
[; ;pic18f25k50.h: 12155: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f25k50.h: 12165: extern volatile unsigned char PREINC0 @ 0xFEC;
"12167
[; ;pic18f25k50.h: 12167: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f25k50.h: 12170: typedef union {
[; ;pic18f25k50.h: 12171: struct {
[; ;pic18f25k50.h: 12172: unsigned PREINC0 :8;
[; ;pic18f25k50.h: 12173: };
[; ;pic18f25k50.h: 12174: } PREINC0bits_t;
[; ;pic18f25k50.h: 12175: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f25k50.h: 12185: extern volatile unsigned char POSTDEC0 @ 0xFED;
"12187
[; ;pic18f25k50.h: 12187: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f25k50.h: 12190: typedef union {
[; ;pic18f25k50.h: 12191: struct {
[; ;pic18f25k50.h: 12192: unsigned POSTDEC0 :8;
[; ;pic18f25k50.h: 12193: };
[; ;pic18f25k50.h: 12194: } POSTDEC0bits_t;
[; ;pic18f25k50.h: 12195: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f25k50.h: 12205: extern volatile unsigned char POSTINC0 @ 0xFEE;
"12207
[; ;pic18f25k50.h: 12207: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f25k50.h: 12210: typedef union {
[; ;pic18f25k50.h: 12211: struct {
[; ;pic18f25k50.h: 12212: unsigned POSTINC0 :8;
[; ;pic18f25k50.h: 12213: };
[; ;pic18f25k50.h: 12214: } POSTINC0bits_t;
[; ;pic18f25k50.h: 12215: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f25k50.h: 12225: extern volatile unsigned char INDF0 @ 0xFEF;
"12227
[; ;pic18f25k50.h: 12227: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f25k50.h: 12230: typedef union {
[; ;pic18f25k50.h: 12231: struct {
[; ;pic18f25k50.h: 12232: unsigned INDF0 :8;
[; ;pic18f25k50.h: 12233: };
[; ;pic18f25k50.h: 12234: } INDF0bits_t;
[; ;pic18f25k50.h: 12235: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f25k50.h: 12245: extern volatile unsigned char INTCON3 @ 0xFF0;
"12247
[; ;pic18f25k50.h: 12247: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f25k50.h: 12250: typedef union {
[; ;pic18f25k50.h: 12251: struct {
[; ;pic18f25k50.h: 12252: unsigned INT1IF :1;
[; ;pic18f25k50.h: 12253: unsigned INT2IF :1;
[; ;pic18f25k50.h: 12254: unsigned :1;
[; ;pic18f25k50.h: 12255: unsigned INT1IE :1;
[; ;pic18f25k50.h: 12256: unsigned INT2IE :1;
[; ;pic18f25k50.h: 12257: unsigned :1;
[; ;pic18f25k50.h: 12258: unsigned INT1IP :1;
[; ;pic18f25k50.h: 12259: unsigned INT2IP :1;
[; ;pic18f25k50.h: 12260: };
[; ;pic18f25k50.h: 12261: struct {
[; ;pic18f25k50.h: 12262: unsigned INT1F :1;
[; ;pic18f25k50.h: 12263: unsigned INT2F :1;
[; ;pic18f25k50.h: 12264: unsigned :1;
[; ;pic18f25k50.h: 12265: unsigned INT1E :1;
[; ;pic18f25k50.h: 12266: unsigned INT2E :1;
[; ;pic18f25k50.h: 12267: unsigned :1;
[; ;pic18f25k50.h: 12268: unsigned INT1P :1;
[; ;pic18f25k50.h: 12269: unsigned INT2P :1;
[; ;pic18f25k50.h: 12270: };
[; ;pic18f25k50.h: 12271: } INTCON3bits_t;
[; ;pic18f25k50.h: 12272: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f25k50.h: 12337: extern volatile unsigned char INTCON2 @ 0xFF1;
"12339
[; ;pic18f25k50.h: 12339: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f25k50.h: 12342: typedef union {
[; ;pic18f25k50.h: 12343: struct {
[; ;pic18f25k50.h: 12344: unsigned :7;
[; ;pic18f25k50.h: 12345: unsigned NOT_RBPU :1;
[; ;pic18f25k50.h: 12346: };
[; ;pic18f25k50.h: 12347: struct {
[; ;pic18f25k50.h: 12348: unsigned IOCIP :1;
[; ;pic18f25k50.h: 12349: unsigned :1;
[; ;pic18f25k50.h: 12350: unsigned TMR0IP :1;
[; ;pic18f25k50.h: 12351: unsigned :1;
[; ;pic18f25k50.h: 12352: unsigned INTEDG2 :1;
[; ;pic18f25k50.h: 12353: unsigned INTEDG1 :1;
[; ;pic18f25k50.h: 12354: unsigned INTEDG0 :1;
[; ;pic18f25k50.h: 12355: unsigned nRBPU :1;
[; ;pic18f25k50.h: 12356: };
[; ;pic18f25k50.h: 12357: struct {
[; ;pic18f25k50.h: 12358: unsigned :2;
[; ;pic18f25k50.h: 12359: unsigned T0IP :1;
[; ;pic18f25k50.h: 12360: unsigned :4;
[; ;pic18f25k50.h: 12361: unsigned RBPU :1;
[; ;pic18f25k50.h: 12362: };
[; ;pic18f25k50.h: 12363: } INTCON2bits_t;
[; ;pic18f25k50.h: 12364: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f25k50.h: 12414: extern volatile unsigned char INTCON @ 0xFF2;
"12416
[; ;pic18f25k50.h: 12416: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f25k50.h: 12419: typedef union {
[; ;pic18f25k50.h: 12420: struct {
[; ;pic18f25k50.h: 12421: unsigned IOCIF :1;
[; ;pic18f25k50.h: 12422: unsigned INT0IF :1;
[; ;pic18f25k50.h: 12423: unsigned TMR0IF :1;
[; ;pic18f25k50.h: 12424: unsigned IOCIE :1;
[; ;pic18f25k50.h: 12425: unsigned INT0IE :1;
[; ;pic18f25k50.h: 12426: unsigned TMR0IE :1;
[; ;pic18f25k50.h: 12427: unsigned PEIE_GIEL :1;
[; ;pic18f25k50.h: 12428: unsigned GIE_GIEH :1;
[; ;pic18f25k50.h: 12429: };
[; ;pic18f25k50.h: 12430: struct {
[; ;pic18f25k50.h: 12431: unsigned :1;
[; ;pic18f25k50.h: 12432: unsigned INT0F :1;
[; ;pic18f25k50.h: 12433: unsigned T0IF :1;
[; ;pic18f25k50.h: 12434: unsigned :1;
[; ;pic18f25k50.h: 12435: unsigned INT0E :1;
[; ;pic18f25k50.h: 12436: unsigned T0IE :1;
[; ;pic18f25k50.h: 12437: unsigned PEIE :1;
[; ;pic18f25k50.h: 12438: unsigned GIE :1;
[; ;pic18f25k50.h: 12439: };
[; ;pic18f25k50.h: 12440: struct {
[; ;pic18f25k50.h: 12441: unsigned :6;
[; ;pic18f25k50.h: 12442: unsigned GIEL :1;
[; ;pic18f25k50.h: 12443: unsigned GIEH :1;
[; ;pic18f25k50.h: 12444: };
[; ;pic18f25k50.h: 12445: } INTCONbits_t;
[; ;pic18f25k50.h: 12446: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f25k50.h: 12531: extern volatile unsigned short PROD @ 0xFF3;
"12533
[; ;pic18f25k50.h: 12533: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f25k50.h: 12538: extern volatile unsigned char PRODL @ 0xFF3;
"12540
[; ;pic18f25k50.h: 12540: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f25k50.h: 12543: typedef union {
[; ;pic18f25k50.h: 12544: struct {
[; ;pic18f25k50.h: 12545: unsigned PRODL :8;
[; ;pic18f25k50.h: 12546: };
[; ;pic18f25k50.h: 12547: } PRODLbits_t;
[; ;pic18f25k50.h: 12548: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f25k50.h: 12558: extern volatile unsigned char PRODH @ 0xFF4;
"12560
[; ;pic18f25k50.h: 12560: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f25k50.h: 12563: typedef union {
[; ;pic18f25k50.h: 12564: struct {
[; ;pic18f25k50.h: 12565: unsigned PRODH :8;
[; ;pic18f25k50.h: 12566: };
[; ;pic18f25k50.h: 12567: } PRODHbits_t;
[; ;pic18f25k50.h: 12568: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f25k50.h: 12578: extern volatile unsigned char TABLAT @ 0xFF5;
"12580
[; ;pic18f25k50.h: 12580: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f25k50.h: 12583: typedef union {
[; ;pic18f25k50.h: 12584: struct {
[; ;pic18f25k50.h: 12585: unsigned TABLAT :8;
[; ;pic18f25k50.h: 12586: };
[; ;pic18f25k50.h: 12587: } TABLATbits_t;
[; ;pic18f25k50.h: 12588: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f25k50.h: 12599: extern volatile unsigned short long TBLPTR @ 0xFF6;
"12602
[; ;pic18f25k50.h: 12602: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f25k50.h: 12607: extern volatile unsigned char TBLPTRL @ 0xFF6;
"12609
[; ;pic18f25k50.h: 12609: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f25k50.h: 12612: typedef union {
[; ;pic18f25k50.h: 12613: struct {
[; ;pic18f25k50.h: 12614: unsigned TBLPTRL :8;
[; ;pic18f25k50.h: 12615: };
[; ;pic18f25k50.h: 12616: } TBLPTRLbits_t;
[; ;pic18f25k50.h: 12617: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f25k50.h: 12627: extern volatile unsigned char TBLPTRH @ 0xFF7;
"12629
[; ;pic18f25k50.h: 12629: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f25k50.h: 12632: typedef union {
[; ;pic18f25k50.h: 12633: struct {
[; ;pic18f25k50.h: 12634: unsigned TBLPTRH :8;
[; ;pic18f25k50.h: 12635: };
[; ;pic18f25k50.h: 12636: } TBLPTRHbits_t;
[; ;pic18f25k50.h: 12637: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f25k50.h: 12647: extern volatile unsigned char TBLPTRU @ 0xFF8;
"12649
[; ;pic18f25k50.h: 12649: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f25k50.h: 12655: extern volatile unsigned short long PCLAT @ 0xFF9;
"12658
[; ;pic18f25k50.h: 12658: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f25k50.h: 12662: extern volatile unsigned short long PC @ 0xFF9;
"12665
[; ;pic18f25k50.h: 12665: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f25k50.h: 12670: extern volatile unsigned char PCL @ 0xFF9;
"12672
[; ;pic18f25k50.h: 12672: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f25k50.h: 12675: typedef union {
[; ;pic18f25k50.h: 12676: struct {
[; ;pic18f25k50.h: 12677: unsigned PCL :8;
[; ;pic18f25k50.h: 12678: };
[; ;pic18f25k50.h: 12679: } PCLbits_t;
[; ;pic18f25k50.h: 12680: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f25k50.h: 12690: extern volatile unsigned char PCLATH @ 0xFFA;
"12692
[; ;pic18f25k50.h: 12692: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f25k50.h: 12695: typedef union {
[; ;pic18f25k50.h: 12696: struct {
[; ;pic18f25k50.h: 12697: unsigned PCH :8;
[; ;pic18f25k50.h: 12698: };
[; ;pic18f25k50.h: 12699: } PCLATHbits_t;
[; ;pic18f25k50.h: 12700: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f25k50.h: 12710: extern volatile unsigned char PCLATU @ 0xFFB;
"12712
[; ;pic18f25k50.h: 12712: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f25k50.h: 12717: extern volatile unsigned char STKPTR @ 0xFFC;
"12719
[; ;pic18f25k50.h: 12719: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f25k50.h: 12722: typedef union {
[; ;pic18f25k50.h: 12723: struct {
[; ;pic18f25k50.h: 12724: unsigned STKPTR :5;
[; ;pic18f25k50.h: 12725: unsigned :1;
[; ;pic18f25k50.h: 12726: unsigned STKUNF :1;
[; ;pic18f25k50.h: 12727: unsigned STKFUL :1;
[; ;pic18f25k50.h: 12728: };
[; ;pic18f25k50.h: 12729: struct {
[; ;pic18f25k50.h: 12730: unsigned SP0 :1;
[; ;pic18f25k50.h: 12731: unsigned SP1 :1;
[; ;pic18f25k50.h: 12732: unsigned SP2 :1;
[; ;pic18f25k50.h: 12733: unsigned SP3 :1;
[; ;pic18f25k50.h: 12734: unsigned SP4 :1;
[; ;pic18f25k50.h: 12735: unsigned :2;
[; ;pic18f25k50.h: 12736: unsigned STKOVF :1;
[; ;pic18f25k50.h: 12737: };
[; ;pic18f25k50.h: 12738: } STKPTRbits_t;
[; ;pic18f25k50.h: 12739: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f25k50.h: 12790: extern volatile unsigned short long TOS @ 0xFFD;
"12793
[; ;pic18f25k50.h: 12793: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f25k50.h: 12798: extern volatile unsigned char TOSL @ 0xFFD;
"12800
[; ;pic18f25k50.h: 12800: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f25k50.h: 12803: typedef union {
[; ;pic18f25k50.h: 12804: struct {
[; ;pic18f25k50.h: 12805: unsigned TOSL :8;
[; ;pic18f25k50.h: 12806: };
[; ;pic18f25k50.h: 12807: } TOSLbits_t;
[; ;pic18f25k50.h: 12808: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f25k50.h: 12818: extern volatile unsigned char TOSH @ 0xFFE;
"12820
[; ;pic18f25k50.h: 12820: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f25k50.h: 12823: typedef union {
[; ;pic18f25k50.h: 12824: struct {
[; ;pic18f25k50.h: 12825: unsigned TOSH :8;
[; ;pic18f25k50.h: 12826: };
[; ;pic18f25k50.h: 12827: } TOSHbits_t;
[; ;pic18f25k50.h: 12828: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f25k50.h: 12838: extern volatile unsigned char TOSU @ 0xFFF;
"12840
[; ;pic18f25k50.h: 12840: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f25k50.h: 12850: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f25k50.h: 12852: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f25k50.h: 12854: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f25k50.h: 12856: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f25k50.h: 12858: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f25k50.h: 12860: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f25k50.h: 12862: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f25k50.h: 12864: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f25k50.h: 12866: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f25k50.h: 12868: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f25k50.h: 12870: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic18f25k50.h: 12872: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f25k50.h: 12874: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f25k50.h: 12876: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f25k50.h: 12878: extern volatile __bit ACTD @ (((unsigned) &ACTCON)*8) + 6;
[; ;pic18f25k50.h: 12880: extern volatile __bit ACTEN @ (((unsigned) &ACTCON)*8) + 7;
[; ;pic18f25k50.h: 12882: extern volatile __bit ACTIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f25k50.h: 12884: extern volatile __bit ACTIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f25k50.h: 12886: extern volatile __bit ACTIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f25k50.h: 12888: extern volatile __bit ACTLOCK @ (((unsigned) &ACTCON)*8) + 3;
[; ;pic18f25k50.h: 12890: extern volatile __bit ACTMD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f25k50.h: 12892: extern volatile __bit ACTOR @ (((unsigned) &ACTCON)*8) + 1;
[; ;pic18f25k50.h: 12894: extern volatile __bit ACTORS @ (((unsigned) &ACTCON)*8) + 1;
[; ;pic18f25k50.h: 12896: extern volatile __bit ACTSEL @ (((unsigned) &ACTCON)*8) + 7;
[; ;pic18f25k50.h: 12898: extern volatile __bit ACTSRC @ (((unsigned) &ACTCON)*8) + 4;
[; ;pic18f25k50.h: 12900: extern volatile __bit ACTUD @ (((unsigned) &ACTCON)*8) + 6;
[; ;pic18f25k50.h: 12902: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f25k50.h: 12904: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f25k50.h: 12906: extern volatile __bit ADCMD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f25k50.h: 12908: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f25k50.h: 12910: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f25k50.h: 12912: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f25k50.h: 12914: extern volatile __bit ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f25k50.h: 12916: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f25k50.h: 12918: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f25k50.h: 12920: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f25k50.h: 12922: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f25k50.h: 12924: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f25k50.h: 12926: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f25k50.h: 12928: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f25k50.h: 12930: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f25k50.h: 12932: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f25k50.h: 12934: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f25k50.h: 12936: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f25k50.h: 12938: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f25k50.h: 12940: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f25k50.h: 12942: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f25k50.h: 12944: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f25k50.h: 12946: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f25k50.h: 12948: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f25k50.h: 12950: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f25k50.h: 12952: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f25k50.h: 12954: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f25k50.h: 12956: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f25k50.h: 12958: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f25k50.h: 12960: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f25k50.h: 12962: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic18f25k50.h: 12964: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f25k50.h: 12966: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f25k50.h: 12968: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f25k50.h: 12970: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f25k50.h: 12972: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f25k50.h: 12974: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f25k50.h: 12976: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f25k50.h: 12978: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f25k50.h: 12980: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f25k50.h: 12982: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f25k50.h: 12984: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f25k50.h: 12986: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f25k50.h: 12988: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f25k50.h: 12990: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f25k50.h: 12992: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f25k50.h: 12994: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f25k50.h: 12996: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f25k50.h: 12998: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f25k50.h: 13000: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f25k50.h: 13002: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f25k50.h: 13004: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f25k50.h: 13006: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f25k50.h: 13008: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f25k50.h: 13010: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f25k50.h: 13012: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f25k50.h: 13014: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f25k50.h: 13016: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f25k50.h: 13018: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f25k50.h: 13020: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic18f25k50.h: 13022: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f25k50.h: 13024: extern volatile __bit BRG0 @ (((unsigned) &SPBRG1)*8) + 0;
[; ;pic18f25k50.h: 13026: extern volatile __bit BRG1 @ (((unsigned) &SPBRG1)*8) + 1;
[; ;pic18f25k50.h: 13028: extern volatile __bit BRG10 @ (((unsigned) &SPBRGH1)*8) + 2;
[; ;pic18f25k50.h: 13030: extern volatile __bit BRG11 @ (((unsigned) &SPBRGH1)*8) + 3;
[; ;pic18f25k50.h: 13032: extern volatile __bit BRG12 @ (((unsigned) &SPBRGH1)*8) + 4;
[; ;pic18f25k50.h: 13034: extern volatile __bit BRG13 @ (((unsigned) &SPBRGH1)*8) + 5;
[; ;pic18f25k50.h: 13036: extern volatile __bit BRG14 @ (((unsigned) &SPBRGH1)*8) + 6;
[; ;pic18f25k50.h: 13038: extern volatile __bit BRG15 @ (((unsigned) &SPBRGH1)*8) + 7;
[; ;pic18f25k50.h: 13040: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f25k50.h: 13042: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f25k50.h: 13044: extern volatile __bit BRG2 @ (((unsigned) &SPBRG1)*8) + 2;
[; ;pic18f25k50.h: 13046: extern volatile __bit BRG3 @ (((unsigned) &SPBRG1)*8) + 3;
[; ;pic18f25k50.h: 13048: extern volatile __bit BRG4 @ (((unsigned) &SPBRG1)*8) + 4;
[; ;pic18f25k50.h: 13050: extern volatile __bit BRG5 @ (((unsigned) &SPBRG1)*8) + 5;
[; ;pic18f25k50.h: 13052: extern volatile __bit BRG6 @ (((unsigned) &SPBRG1)*8) + 6;
[; ;pic18f25k50.h: 13054: extern volatile __bit BRG7 @ (((unsigned) &SPBRG1)*8) + 7;
[; ;pic18f25k50.h: 13056: extern volatile __bit BRG8 @ (((unsigned) &SPBRGH1)*8) + 0;
[; ;pic18f25k50.h: 13058: extern volatile __bit BRG9 @ (((unsigned) &SPBRGH1)*8) + 1;
[; ;pic18f25k50.h: 13060: extern volatile __bit BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f25k50.h: 13062: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f25k50.h: 13064: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f25k50.h: 13066: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f25k50.h: 13068: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f25k50.h: 13070: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f25k50.h: 13072: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f25k50.h: 13074: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f25k50.h: 13076: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f25k50.h: 13078: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f25k50.h: 13080: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f25k50.h: 13082: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f25k50.h: 13084: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f25k50.h: 13086: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f25k50.h: 13088: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f25k50.h: 13090: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f25k50.h: 13092: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f25k50.h: 13094: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f25k50.h: 13096: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f25k50.h: 13098: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f25k50.h: 13100: extern volatile __bit C1TSEL @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic18f25k50.h: 13102: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f25k50.h: 13104: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f25k50.h: 13106: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f25k50.h: 13108: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f25k50.h: 13110: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f25k50.h: 13112: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f25k50.h: 13114: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f25k50.h: 13116: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f25k50.h: 13118: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f25k50.h: 13120: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f25k50.h: 13122: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f25k50.h: 13124: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f25k50.h: 13126: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f25k50.h: 13128: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f25k50.h: 13130: extern volatile __bit C2TSEL @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic18f25k50.h: 13132: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f25k50.h: 13134: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f25k50.h: 13136: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f25k50.h: 13138: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f25k50.h: 13140: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f25k50.h: 13142: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f25k50.h: 13144: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f25k50.h: 13146: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f25k50.h: 13148: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f25k50.h: 13150: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f25k50.h: 13152: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f25k50.h: 13154: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f25k50.h: 13156: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f25k50.h: 13158: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f25k50.h: 13160: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f25k50.h: 13162: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f25k50.h: 13164: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f25k50.h: 13166: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f25k50.h: 13168: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f25k50.h: 13170: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f25k50.h: 13172: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f25k50.h: 13174: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f25k50.h: 13176: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f25k50.h: 13178: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f25k50.h: 13180: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f25k50.h: 13182: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f25k50.h: 13184: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f25k50.h: 13186: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f25k50.h: 13188: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f25k50.h: 13190: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f25k50.h: 13192: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f25k50.h: 13194: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f25k50.h: 13196: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f25k50.h: 13198: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f25k50.h: 13200: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f25k50.h: 13202: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f25k50.h: 13204: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f25k50.h: 13206: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f25k50.h: 13208: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f25k50.h: 13210: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f25k50.h: 13212: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f25k50.h: 13214: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f25k50.h: 13216: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f25k50.h: 13218: extern volatile __bit CMP1MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f25k50.h: 13220: extern volatile __bit CMP2MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f25k50.h: 13222: extern volatile __bit COUT1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f25k50.h: 13224: extern volatile __bit COUT2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f25k50.h: 13226: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f25k50.h: 13228: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f25k50.h: 13230: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f25k50.h: 13232: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f25k50.h: 13234: extern volatile __bit CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f25k50.h: 13236: extern volatile __bit CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f25k50.h: 13238: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f25k50.h: 13240: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f25k50.h: 13242: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f25k50.h: 13244: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f25k50.h: 13246: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f25k50.h: 13248: extern volatile __bit CTMUMD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic18f25k50.h: 13250: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f25k50.h: 13252: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f25k50.h: 13254: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13256: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13258: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f25k50.h: 13260: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f25k50.h: 13262: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f25k50.h: 13264: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f25k50.h: 13266: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f25k50.h: 13268: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f25k50.h: 13270: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f25k50.h: 13272: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f25k50.h: 13274: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f25k50.h: 13276: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f25k50.h: 13278: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f25k50.h: 13280: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13282: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f25k50.h: 13284: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f25k50.h: 13286: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f25k50.h: 13288: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f25k50.h: 13290: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f25k50.h: 13292: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f25k50.h: 13294: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f25k50.h: 13296: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic18f25k50.h: 13298: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f25k50.h: 13300: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13302: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f25k50.h: 13304: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f25k50.h: 13306: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f25k50.h: 13308: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13310: extern volatile __bit D_NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13312: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13314: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f25k50.h: 13316: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f25k50.h: 13318: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f25k50.h: 13320: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f25k50.h: 13322: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f25k50.h: 13324: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f25k50.h: 13326: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f25k50.h: 13328: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f25k50.h: 13330: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f25k50.h: 13332: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f25k50.h: 13334: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f25k50.h: 13336: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f25k50.h: 13338: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f25k50.h: 13340: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f25k50.h: 13342: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f25k50.h: 13344: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f25k50.h: 13346: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f25k50.h: 13348: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f25k50.h: 13350: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f25k50.h: 13352: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f25k50.h: 13354: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f25k50.h: 13356: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f25k50.h: 13358: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f25k50.h: 13360: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f25k50.h: 13362: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f25k50.h: 13364: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f25k50.h: 13366: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f25k50.h: 13368: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f25k50.h: 13370: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f25k50.h: 13372: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f25k50.h: 13374: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f25k50.h: 13376: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f25k50.h: 13378: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f25k50.h: 13380: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f25k50.h: 13382: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f25k50.h: 13384: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f25k50.h: 13386: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f25k50.h: 13388: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f25k50.h: 13390: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f25k50.h: 13392: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f25k50.h: 13394: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f25k50.h: 13396: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f25k50.h: 13398: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f25k50.h: 13400: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f25k50.h: 13402: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f25k50.h: 13404: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f25k50.h: 13406: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f25k50.h: 13408: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f25k50.h: 13410: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f25k50.h: 13412: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f25k50.h: 13414: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f25k50.h: 13416: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f25k50.h: 13418: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f25k50.h: 13420: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f25k50.h: 13422: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f25k50.h: 13424: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f25k50.h: 13426: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f25k50.h: 13428: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f25k50.h: 13430: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f25k50.h: 13432: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f25k50.h: 13434: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f25k50.h: 13436: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f25k50.h: 13438: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f25k50.h: 13440: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f25k50.h: 13442: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f25k50.h: 13444: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f25k50.h: 13446: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f25k50.h: 13448: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f25k50.h: 13450: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f25k50.h: 13452: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f25k50.h: 13454: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f25k50.h: 13456: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f25k50.h: 13458: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f25k50.h: 13460: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f25k50.h: 13462: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f25k50.h: 13464: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f25k50.h: 13466: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f25k50.h: 13468: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f25k50.h: 13470: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f25k50.h: 13472: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f25k50.h: 13474: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f25k50.h: 13476: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f25k50.h: 13478: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f25k50.h: 13480: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f25k50.h: 13482: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f25k50.h: 13484: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f25k50.h: 13486: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f25k50.h: 13488: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f25k50.h: 13490: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f25k50.h: 13492: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f25k50.h: 13494: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f25k50.h: 13496: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f25k50.h: 13498: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f25k50.h: 13500: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f25k50.h: 13502: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f25k50.h: 13504: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f25k50.h: 13506: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f25k50.h: 13508: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f25k50.h: 13510: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f25k50.h: 13512: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f25k50.h: 13514: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f25k50.h: 13516: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f25k50.h: 13518: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f25k50.h: 13520: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f25k50.h: 13522: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f25k50.h: 13524: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f25k50.h: 13526: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f25k50.h: 13528: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f25k50.h: 13530: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f25k50.h: 13532: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f25k50.h: 13534: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f25k50.h: 13536: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f25k50.h: 13538: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f25k50.h: 13540: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f25k50.h: 13542: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f25k50.h: 13544: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f25k50.h: 13546: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f25k50.h: 13548: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f25k50.h: 13550: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f25k50.h: 13552: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f25k50.h: 13554: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f25k50.h: 13556: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f25k50.h: 13558: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f25k50.h: 13560: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f25k50.h: 13562: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f25k50.h: 13564: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f25k50.h: 13566: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f25k50.h: 13568: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f25k50.h: 13570: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f25k50.h: 13572: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f25k50.h: 13574: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f25k50.h: 13576: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f25k50.h: 13578: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f25k50.h: 13580: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f25k50.h: 13582: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f25k50.h: 13584: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f25k50.h: 13586: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f25k50.h: 13588: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f25k50.h: 13590: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f25k50.h: 13592: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f25k50.h: 13594: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f25k50.h: 13596: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f25k50.h: 13598: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f25k50.h: 13600: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f25k50.h: 13602: extern volatile __bit FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f25k50.h: 13604: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f25k50.h: 13606: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f25k50.h: 13608: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f25k50.h: 13610: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f25k50.h: 13612: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f25k50.h: 13614: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f25k50.h: 13616: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f25k50.h: 13618: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f25k50.h: 13620: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f25k50.h: 13622: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f25k50.h: 13624: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f25k50.h: 13626: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f25k50.h: 13628: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f25k50.h: 13630: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f25k50.h: 13632: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f25k50.h: 13634: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f25k50.h: 13636: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f25k50.h: 13638: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f25k50.h: 13640: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f25k50.h: 13642: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f25k50.h: 13644: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f25k50.h: 13646: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f25k50.h: 13648: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f25k50.h: 13650: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f25k50.h: 13652: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13654: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13656: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13658: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13660: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13662: extern volatile __bit HFIOFR @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f25k50.h: 13664: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f25k50.h: 13666: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f25k50.h: 13668: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f25k50.h: 13670: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f25k50.h: 13672: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f25k50.h: 13674: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f25k50.h: 13676: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f25k50.h: 13678: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f25k50.h: 13680: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f25k50.h: 13682: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f25k50.h: 13684: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13686: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 13688: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f25k50.h: 13690: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f25k50.h: 13692: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f25k50.h: 13694: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f25k50.h: 13696: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f25k50.h: 13698: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f25k50.h: 13700: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f25k50.h: 13702: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f25k50.h: 13704: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f25k50.h: 13706: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f25k50.h: 13708: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f25k50.h: 13710: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f25k50.h: 13712: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f25k50.h: 13714: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f25k50.h: 13716: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f25k50.h: 13718: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f25k50.h: 13720: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f25k50.h: 13722: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f25k50.h: 13724: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f25k50.h: 13726: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f25k50.h: 13728: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f25k50.h: 13730: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f25k50.h: 13732: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f25k50.h: 13734: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f25k50.h: 13736: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f25k50.h: 13738: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f25k50.h: 13740: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f25k50.h: 13742: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f25k50.h: 13744: extern volatile __bit INTSRC @ (((unsigned) &OSCCON2)*8) + 5;
[; ;pic18f25k50.h: 13746: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f25k50.h: 13748: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f25k50.h: 13750: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f25k50.h: 13752: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f25k50.h: 13754: extern volatile __bit IOCC0 @ (((unsigned) &IOCC)*8) + 0;
[; ;pic18f25k50.h: 13756: extern volatile __bit IOCC1 @ (((unsigned) &IOCC)*8) + 1;
[; ;pic18f25k50.h: 13758: extern volatile __bit IOCC2 @ (((unsigned) &IOCC)*8) + 2;
[; ;pic18f25k50.h: 13760: extern volatile __bit IOCC4 @ (((unsigned) &IOCC)*8) + 4;
[; ;pic18f25k50.h: 13762: extern volatile __bit IOCC5 @ (((unsigned) &IOCC)*8) + 5;
[; ;pic18f25k50.h: 13764: extern volatile __bit IOCC6 @ (((unsigned) &IOCC)*8) + 6;
[; ;pic18f25k50.h: 13766: extern volatile __bit IOCC7 @ (((unsigned) &IOCC)*8) + 7;
[; ;pic18f25k50.h: 13768: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f25k50.h: 13770: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f25k50.h: 13772: extern volatile __bit IOCIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f25k50.h: 13774: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f25k50.h: 13776: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f25k50.h: 13778: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f25k50.h: 13780: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f25k50.h: 13782: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f25k50.h: 13784: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f25k50.h: 13786: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f25k50.h: 13788: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f25k50.h: 13790: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f25k50.h: 13792: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f25k50.h: 13794: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f25k50.h: 13796: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f25k50.h: 13798: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f25k50.h: 13800: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f25k50.h: 13802: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f25k50.h: 13804: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f25k50.h: 13806: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f25k50.h: 13808: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f25k50.h: 13810: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f25k50.h: 13812: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f25k50.h: 13814: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f25k50.h: 13816: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f25k50.h: 13818: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f25k50.h: 13820: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f25k50.h: 13822: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f25k50.h: 13824: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f25k50.h: 13826: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f25k50.h: 13828: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f25k50.h: 13830: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f25k50.h: 13832: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f25k50.h: 13834: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f25k50.h: 13836: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f25k50.h: 13838: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f25k50.h: 13840: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f25k50.h: 13842: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f25k50.h: 13844: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f25k50.h: 13846: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f25k50.h: 13848: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f25k50.h: 13850: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f25k50.h: 13852: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f25k50.h: 13854: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f25k50.h: 13856: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f25k50.h: 13858: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f25k50.h: 13860: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f25k50.h: 13862: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f25k50.h: 13864: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f25k50.h: 13866: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f25k50.h: 13868: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f25k50.h: 13870: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f25k50.h: 13872: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f25k50.h: 13874: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f25k50.h: 13876: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f25k50.h: 13878: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f25k50.h: 13880: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f25k50.h: 13882: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f25k50.h: 13884: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f25k50.h: 13886: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f25k50.h: 13888: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f25k50.h: 13890: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f25k50.h: 13892: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f25k50.h: 13894: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f25k50.h: 13896: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f25k50.h: 13898: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f25k50.h: 13900: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f25k50.h: 13902: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f25k50.h: 13904: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f25k50.h: 13906: extern volatile __bit MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f25k50.h: 13908: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f25k50.h: 13910: extern volatile __bit MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f25k50.h: 13912: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f25k50.h: 13914: extern volatile __bit MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f25k50.h: 13916: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f25k50.h: 13918: extern volatile __bit MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f25k50.h: 13920: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f25k50.h: 13922: extern volatile __bit MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f25k50.h: 13924: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f25k50.h: 13926: extern volatile __bit MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f25k50.h: 13928: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f25k50.h: 13930: extern volatile __bit MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f25k50.h: 13932: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f25k50.h: 13934: extern volatile __bit MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f25k50.h: 13936: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f25k50.h: 13938: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f25k50.h: 13940: extern volatile __bit MSSPMD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f25k50.h: 13942: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f25k50.h: 13944: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13946: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 13948: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f25k50.h: 13950: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 13952: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f25k50.h: 13954: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f25k50.h: 13956: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f25k50.h: 13958: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f25k50.h: 13960: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 13962: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f25k50.h: 13964: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 13966: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f25k50.h: 13968: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f25k50.h: 13970: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 13972: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 13974: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f25k50.h: 13976: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f25k50.h: 13978: extern volatile __bit OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f25k50.h: 13980: extern volatile __bit ON @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f25k50.h: 13982: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f25k50.h: 13984: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f25k50.h: 13986: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f25k50.h: 13988: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f25k50.h: 13990: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f25k50.h: 13992: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f25k50.h: 13994: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f25k50.h: 13996: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f25k50.h: 13998: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f25k50.h: 14000: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f25k50.h: 14002: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f25k50.h: 14004: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f25k50.h: 14006: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f25k50.h: 14008: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f25k50.h: 14010: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic18f25k50.h: 14012: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f25k50.h: 14014: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f25k50.h: 14016: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f25k50.h: 14018: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f25k50.h: 14020: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f25k50.h: 14022: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f25k50.h: 14024: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f25k50.h: 14026: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f25k50.h: 14028: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f25k50.h: 14030: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f25k50.h: 14032: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f25k50.h: 14034: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f25k50.h: 14036: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f25k50.h: 14038: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f25k50.h: 14040: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f25k50.h: 14042: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f25k50.h: 14044: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f25k50.h: 14046: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f25k50.h: 14048: extern volatile __bit PLLEN @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f25k50.h: 14050: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f25k50.h: 14052: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f25k50.h: 14054: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f25k50.h: 14056: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f25k50.h: 14058: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f25k50.h: 14060: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f25k50.h: 14062: extern volatile __bit PR1SEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f25k50.h: 14064: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f25k50.h: 14066: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f25k50.h: 14068: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f25k50.h: 14070: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f25k50.h: 14072: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f25k50.h: 14074: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f25k50.h: 14076: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f25k50.h: 14078: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f25k50.h: 14080: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f25k50.h: 14082: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f25k50.h: 14084: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f25k50.h: 14086: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f25k50.h: 14088: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f25k50.h: 14090: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f25k50.h: 14092: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f25k50.h: 14094: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f25k50.h: 14096: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f25k50.h: 14098: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f25k50.h: 14100: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f25k50.h: 14102: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f25k50.h: 14104: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f25k50.h: 14106: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f25k50.h: 14108: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f25k50.h: 14110: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f25k50.h: 14112: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f25k50.h: 14114: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f25k50.h: 14116: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f25k50.h: 14118: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f25k50.h: 14120: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f25k50.h: 14122: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f25k50.h: 14124: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f25k50.h: 14126: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f25k50.h: 14128: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f25k50.h: 14130: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f25k50.h: 14132: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f25k50.h: 14134: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f25k50.h: 14136: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f25k50.h: 14138: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14140: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f25k50.h: 14142: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f25k50.h: 14144: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f25k50.h: 14146: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f25k50.h: 14148: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f25k50.h: 14150: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14152: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14154: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f25k50.h: 14156: extern volatile __bit RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f25k50.h: 14158: extern volatile __bit RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f25k50.h: 14160: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f25k50.h: 14162: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f25k50.h: 14164: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f25k50.h: 14166: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f25k50.h: 14168: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f25k50.h: 14170: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f25k50.h: 14172: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f25k50.h: 14174: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f25k50.h: 14176: extern volatile __bit R_NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14178: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14180: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14182: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic18f25k50.h: 14184: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f25k50.h: 14186: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic18f25k50.h: 14188: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f25k50.h: 14190: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f25k50.h: 14192: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f25k50.h: 14194: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f25k50.h: 14196: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic18f25k50.h: 14198: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f25k50.h: 14200: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f25k50.h: 14202: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f25k50.h: 14204: extern volatile __bit SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f25k50.h: 14206: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f25k50.h: 14208: extern volatile __bit SIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f25k50.h: 14210: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f25k50.h: 14212: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f25k50.h: 14214: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f25k50.h: 14216: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f25k50.h: 14218: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f25k50.h: 14220: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f25k50.h: 14222: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f25k50.h: 14224: extern volatile __bit SOSCEN1 @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f25k50.h: 14226: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f25k50.h: 14228: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f25k50.h: 14230: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f25k50.h: 14232: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f25k50.h: 14234: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f25k50.h: 14236: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f25k50.h: 14238: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f25k50.h: 14240: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f25k50.h: 14242: extern volatile __bit SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f25k50.h: 14244: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f25k50.h: 14246: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f25k50.h: 14248: extern volatile __bit SPLLMULT @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f25k50.h: 14250: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f25k50.h: 14252: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f25k50.h: 14254: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f25k50.h: 14256: extern volatile __bit SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f25k50.h: 14258: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f25k50.h: 14260: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f25k50.h: 14262: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f25k50.h: 14264: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f25k50.h: 14266: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f25k50.h: 14268: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f25k50.h: 14270: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f25k50.h: 14272: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f25k50.h: 14274: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f25k50.h: 14276: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f25k50.h: 14278: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f25k50.h: 14280: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f25k50.h: 14282: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f25k50.h: 14284: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f25k50.h: 14286: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f25k50.h: 14288: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f25k50.h: 14290: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f25k50.h: 14292: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f25k50.h: 14294: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f25k50.h: 14296: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f25k50.h: 14298: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f25k50.h: 14300: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f25k50.h: 14302: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f25k50.h: 14304: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f25k50.h: 14306: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f25k50.h: 14308: extern volatile __bit SSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f25k50.h: 14310: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic18f25k50.h: 14312: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic18f25k50.h: 14314: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic18f25k50.h: 14316: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic18f25k50.h: 14318: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic18f25k50.h: 14320: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic18f25k50.h: 14322: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic18f25k50.h: 14324: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic18f25k50.h: 14326: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f25k50.h: 14328: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f25k50.h: 14330: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f25k50.h: 14332: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f25k50.h: 14334: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f25k50.h: 14336: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f25k50.h: 14338: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f25k50.h: 14340: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f25k50.h: 14342: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f25k50.h: 14344: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f25k50.h: 14346: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f25k50.h: 14348: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f25k50.h: 14350: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f25k50.h: 14352: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f25k50.h: 14354: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f25k50.h: 14356: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f25k50.h: 14358: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f25k50.h: 14360: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f25k50.h: 14362: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f25k50.h: 14364: extern volatile __bit STEN @ (((unsigned) &ACTCON)*8) + 7;
[; ;pic18f25k50.h: 14366: extern volatile __bit STIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f25k50.h: 14368: extern volatile __bit STIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f25k50.h: 14370: extern volatile __bit STIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f25k50.h: 14372: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f25k50.h: 14374: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f25k50.h: 14376: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f25k50.h: 14378: extern volatile __bit STLOCK @ (((unsigned) &ACTCON)*8) + 3;
[; ;pic18f25k50.h: 14380: extern volatile __bit STMD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f25k50.h: 14382: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f25k50.h: 14384: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f25k50.h: 14386: extern volatile __bit STOR @ (((unsigned) &ACTCON)*8) + 1;
[; ;pic18f25k50.h: 14388: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f25k50.h: 14390: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f25k50.h: 14392: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f25k50.h: 14394: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f25k50.h: 14396: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f25k50.h: 14398: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f25k50.h: 14400: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f25k50.h: 14402: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f25k50.h: 14404: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f25k50.h: 14406: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f25k50.h: 14408: extern volatile __bit STSRC @ (((unsigned) &ACTCON)*8) + 4;
[; ;pic18f25k50.h: 14410: extern volatile __bit STUD @ (((unsigned) &ACTCON)*8) + 6;
[; ;pic18f25k50.h: 14412: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f25k50.h: 14414: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f25k50.h: 14416: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f25k50.h: 14418: extern volatile __bit SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f25k50.h: 14420: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f25k50.h: 14422: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f25k50.h: 14424: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f25k50.h: 14426: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f25k50.h: 14428: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f25k50.h: 14430: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f25k50.h: 14432: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f25k50.h: 14434: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f25k50.h: 14436: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f25k50.h: 14438: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f25k50.h: 14440: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f25k50.h: 14442: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f25k50.h: 14444: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f25k50.h: 14446: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f25k50.h: 14448: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14450: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14452: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14454: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14456: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14458: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14460: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f25k50.h: 14462: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f25k50.h: 14464: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f25k50.h: 14466: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f25k50.h: 14468: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f25k50.h: 14470: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f25k50.h: 14472: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f25k50.h: 14474: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f25k50.h: 14476: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f25k50.h: 14478: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f25k50.h: 14480: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f25k50.h: 14482: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f25k50.h: 14484: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f25k50.h: 14486: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f25k50.h: 14488: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f25k50.h: 14490: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f25k50.h: 14492: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f25k50.h: 14494: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f25k50.h: 14496: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f25k50.h: 14498: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f25k50.h: 14500: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14502: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14504: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14506: extern volatile __bit T3GGO_NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14508: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14510: extern volatile __bit T3GGO_nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14512: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f25k50.h: 14514: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f25k50.h: 14516: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f25k50.h: 14518: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f25k50.h: 14520: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f25k50.h: 14522: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f25k50.h: 14524: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f25k50.h: 14526: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f25k50.h: 14528: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f25k50.h: 14530: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f25k50.h: 14532: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f25k50.h: 14534: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f25k50.h: 14536: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f25k50.h: 14538: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f25k50.h: 14540: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f25k50.h: 14542: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f25k50.h: 14544: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f25k50.h: 14546: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f25k50.h: 14548: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f25k50.h: 14550: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f25k50.h: 14552: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f25k50.h: 14554: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f25k50.h: 14556: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f25k50.h: 14558: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f25k50.h: 14560: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f25k50.h: 14562: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f25k50.h: 14564: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f25k50.h: 14566: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f25k50.h: 14568: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f25k50.h: 14570: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f25k50.h: 14572: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f25k50.h: 14574: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f25k50.h: 14576: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f25k50.h: 14578: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f25k50.h: 14580: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f25k50.h: 14582: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f25k50.h: 14584: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f25k50.h: 14586: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f25k50.h: 14588: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f25k50.h: 14590: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f25k50.h: 14592: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f25k50.h: 14594: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f25k50.h: 14596: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f25k50.h: 14598: extern volatile __bit TRIGEN @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f25k50.h: 14600: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f25k50.h: 14602: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f25k50.h: 14604: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f25k50.h: 14606: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f25k50.h: 14608: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f25k50.h: 14610: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f25k50.h: 14612: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f25k50.h: 14614: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f25k50.h: 14616: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f25k50.h: 14618: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f25k50.h: 14620: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f25k50.h: 14622: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f25k50.h: 14624: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f25k50.h: 14626: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f25k50.h: 14628: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f25k50.h: 14630: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f25k50.h: 14632: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f25k50.h: 14634: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f25k50.h: 14636: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f25k50.h: 14638: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f25k50.h: 14640: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f25k50.h: 14642: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f25k50.h: 14644: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f25k50.h: 14646: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f25k50.h: 14648: extern volatile __bit TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f25k50.h: 14650: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f25k50.h: 14652: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f25k50.h: 14654: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f25k50.h: 14656: extern volatile __bit TSEN @ (((unsigned) &VREFCON0)*8) + 3;
[; ;pic18f25k50.h: 14658: extern volatile __bit TSRNG @ (((unsigned) &VREFCON0)*8) + 2;
[; ;pic18f25k50.h: 14660: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f25k50.h: 14662: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f25k50.h: 14664: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f25k50.h: 14666: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f25k50.h: 14668: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f25k50.h: 14670: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f25k50.h: 14672: extern volatile __bit TUN6 @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f25k50.h: 14674: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f25k50.h: 14676: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f25k50.h: 14678: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f25k50.h: 14680: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f25k50.h: 14682: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f25k50.h: 14684: extern volatile __bit TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f25k50.h: 14686: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f25k50.h: 14688: extern volatile __bit TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f25k50.h: 14690: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f25k50.h: 14692: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f25k50.h: 14694: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f25k50.h: 14696: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f25k50.h: 14698: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f25k50.h: 14700: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f25k50.h: 14702: extern volatile __bit TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f25k50.h: 14704: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f25k50.h: 14706: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f25k50.h: 14708: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f25k50.h: 14710: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f25k50.h: 14712: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f25k50.h: 14714: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f25k50.h: 14716: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f25k50.h: 14718: extern volatile __bit UARTMD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f25k50.h: 14720: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f25k50.h: 14722: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f25k50.h: 14724: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f25k50.h: 14726: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f25k50.h: 14728: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f25k50.h: 14730: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f25k50.h: 14732: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f25k50.h: 14734: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f25k50.h: 14736: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f25k50.h: 14738: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f25k50.h: 14740: extern volatile __bit USBIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f25k50.h: 14742: extern volatile __bit USBIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f25k50.h: 14744: extern volatile __bit USBIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f25k50.h: 14746: extern volatile __bit USBMD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f25k50.h: 14748: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f25k50.h: 14750: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f25k50.h: 14752: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f25k50.h: 14754: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f25k50.h: 14756: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f25k50.h: 14758: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f25k50.h: 14760: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f25k50.h: 14762: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f25k50.h: 14764: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f25k50.h: 14766: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f25k50.h: 14768: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f25k50.h: 14770: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f25k50.h: 14772: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f25k50.h: 14774: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f25k50.h: 14776: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f25k50.h: 14778: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f25k50.h: 14780: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f25k50.h: 14782: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f25k50.h: 14784: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f25k50.h: 14786: extern volatile __bit WUE @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f25k50.h: 14788: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f25k50.h: 14790: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f25k50.h: 14792: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 14794: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f25k50.h: 14796: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f25k50.h: 14798: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f25k50.h: 14800: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f25k50.h: 14802: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f25k50.h: 14804: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f25k50.h: 14806: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f25k50.h: 14808: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f25k50.h: 14810: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f25k50.h: 14812: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f25k50.h: 14814: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f25k50.h: 14816: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f25k50.h: 14818: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f25k50.h: 14820: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;error.h: 38: typedef enum error_modules {
[; ;error.h: 39: ERROR_MODULE_MEMORY,
[; ;error.h: 40: ERROR_MODULE_ETHERNET_CONTROLLER,
[; ;error.h: 41: ERROR_MODULE_ETHERNET,
[; ;error.h: 42: ERROR_MODULE_ARP,
[; ;error.h: 43: ERROR_MODULE_IPv4
[; ;error.h: 44: } error_module_t;
[; ;error.h: 47: enum module_offsets {
[; ;error.h: 48: ERROR_MEMORY_OFFSET = 100,
[; ;error.h: 49: ERROR_ETHERNET_OFFSET = 200,
[; ;error.h: 50: ERROR_ETHERNET_CONTROLLER_OFFSET = 300,
[; ;error.h: 51: ERROR_ARP_OFFSET = 400
[; ;error.h: 52: };
[; ;error.h: 54: enum errors_memory {
[; ;error.h: 55: ERROR_MEMORY_OUT_OF_MEMORY = ERROR_MEMORY_OFFSET + 1,
[; ;error.h: 56: ERROR_MEMORY_UNKNOWN = ERROR_MEMORY_OFFSET + 99
[; ;error.h: 57: };
[; ;error.h: 59: enum error_ethernet {
[; ;error.h: 60: ERROR_ETHERNET_SYMBOL_ERRORS = ERROR_ETHERNET_OFFSET + 1,
[; ;error.h: 61: ERROR_ETHERNET_CRC_ERROR = ERROR_ETHERNET_OFFSET + 2
[; ;error.h: 62: };
[; ;error.h: 64: enum errors_ethernetController {
[; ;error.h: 66: ERROR_ETHERNET_CONTROLLER_UNKNOWN_DEVICE_ID = ERROR_ETHERNET_CONTROLLER_OFFSET + 1,
[; ;error.h: 67: ERROR_ETHERNET_CONTROLLER_UNRESPONSIVE = ERROR_ETHERNET_CONTROLLER_OFFSET + 2,
[; ;error.h: 69: ERROR_ETHERNET_CONTROLLER_PACKET_COUNTER_OVERFLOW = ERROR_ETHERNET_CONTROLLER_OFFSET + 3,
[; ;error.h: 71: ERROR_ETHERNET_CONTROLLER_UNKNOWN = ERROR_ETHERNET_CONTROLLER_OFFSET + 99
[; ;error.h: 72: };
[; ;error.h: 74: enum errors_arp {
[; ;error.h: 75: ERROR_ARP_WAITING_FOR_REPLY = ERROR_ARP_OFFSET + 1,
[; ;error.h: 76: ERROR_ARP_MAXIMUM_NUMBER_OF_REQUESTS_REACHED = ERROR_ARP_OFFSET + 2,
[; ;error.h: 77: ERROR_ARP_INVALID_VALUES = ERROR_ARP_OFFSET + 3
[; ;error.h: 78: };
[; ;error.h: 80: typedef struct error {
[; ;error.h: 81: error_module_t module;
[; ;error.h: 82: uint16_t code;
[; ;error.h: 83: } error_t;
[; ;rsv.h: 33: typedef struct RSV {
[; ;rsv.h: 39: uint16_t length;
[; ;rsv.h: 40: uint8_t packetPreviouslyIgnored : 1;
[; ;rsv.h: 47: uint8_t carrierEventPreviouslySeen : 1;
[; ;rsv.h: 48: uint8_t CRCError : 1;
[; ;rsv.h: 49: uint8_t lengthCheckError : 1;
[; ;rsv.h: 50: uint8_t lengthOutOfRange : 1;
[; ;rsv.h: 51: uint8_t receivedOk : 1;
[; ;rsv.h: 52: uint8_t multicast : 1;
[; ;rsv.h: 53: uint8_t broadcast : 1;
[; ;rsv.h: 54: uint8_t dribbleNibble : 1;
[; ;rsv.h: 55: uint8_t controlFrame : 1;
[; ;rsv.h: 56: uint8_t pauseFrame : 1;
[; ;rsv.h: 57: uint8_t unknownOpcode : 1;
[; ;rsv.h: 58: uint8_t vlan : 1;
[; ;rsv.h: 59: uint8_t runtFilter : 1;
[; ;rsv.h: 60: uint8_t notMeFilter : 1;
[; ;rsv.h: 61: uint8_t hashFilter : 1;
[; ;rsv.h: 62: uint8_t magicFilter : 1;
[; ;rsv.h: 63: uint8_t patternMatch : 1;
[; ;rsv.h: 64: uint8_t unicast : 1;
[; ;rsv.h: 65: } RSV_t;
[; ;bool.h: 32: typedef bit bool_t;
[; ;memoryTypes.h: 35: typedef struct memoryField {
[; ;memoryTypes.h: 42: uint16_t start;
[; ;memoryTypes.h: 43: uint16_t end;
[; ;memoryTypes.h: 44: uint16_t length;
[; ;memoryTypes.h: 45: uint8_t fIsAssigned;
[; ;memoryTypes.h: 46: uint8_t fOutOfMemory;
[; ;memoryTypes.h: 51: uint8_t index;
[; ;memoryTypes.h: 52: } memoryField_t;
[; ;ethernetTypes.h: 48: typedef enum etherTypes {
[; ;ethernetTypes.h: 49: ETHERTYPE_IPv4 = 0x0800,
[; ;ethernetTypes.h: 50: ETHERTYPE_ARP = 0x0806,
[; ;ethernetTypes.h: 51: ETHERTYPE_WOL = 0x0842,
[; ;ethernetTypes.h: 52: ETHERTYPE_FLOW_CONTROL = 0x8808
[; ;ethernetTypes.h: 53: } etherType_t;
[; ;ethernetTypes.h: 57: typedef struct macaddress {
[; ;ethernetTypes.h: 58: uint8_t address[6];
[; ;ethernetTypes.h: 59: } macaddress_t;
[; ;ethernetTypes.h: 63: typedef enum linkStates {
[; ;ethernetTypes.h: 64: NO_LINK, LINK_ESTABLISHED
[; ;ethernetTypes.h: 65: } linkState_t;
[; ;ethernetTypes.h: 69: typedef enum speeds {
[; ;ethernetTypes.h: 70: TEN_MBIT, HUNDRED_MBIT
[; ;ethernetTypes.h: 71: } speed_t;
[; ;ethernetTypes.h: 75: typedef enum duplexStates {
[; ;ethernetTypes.h: 76: HALF_DUPLEX, FULL_DUPLEX
[; ;ethernetTypes.h: 77: } duplexState_t;
[; ;ethernetTypes.h: 82: typedef struct ethernetFrame {
[; ;ethernetTypes.h: 83: uint16_t length;
[; ;ethernetTypes.h: 84: macaddress_t source;
[; ;ethernetTypes.h: 85: macaddress_t destination;
[; ;ethernetTypes.h: 86: etherType_t ethertype;
[; ;ethernetTypes.h: 87: memoryField_t memory;
[; ;ethernetTypes.h: 91: RSV_t receiveStatusVector;
[; ;ethernetTypes.h: 92: } ethernetFrame_t;
[; ;ethernetTypes.h: 97: typedef struct ethernetConnection {
[; ;ethernetTypes.h: 98: linkState_t link;
[; ;ethernetTypes.h: 99: speed_t speed;
[; ;ethernetTypes.h: 100: duplexState_t duplex;
[; ;ethernetTypes.h: 101: macaddress_t source;
[; ;ethernetTypes.h: 102: macaddress_t destination;
[; ;ethernetTypes.h: 103: } ethernetConnection_t;
[; ;interrupt.h: 34: typedef struct interruptFlags {
[; ;interrupt.h: 35: uint8_t MODEXIF : 1;
[; ;interrupt.h: 36: uint8_t HASHIF : 1;
[; ;interrupt.h: 37: uint8_t AESIF : 1;
[; ;interrupt.h: 38: uint8_t LINKIF : 1;
[; ;interrupt.h: 40: uint8_t PKTIF : 1;
[; ;interrupt.h: 41: uint8_t DMAIF : 1;
[; ;interrupt.h: 43: uint8_t TXIF : 1;
[; ;interrupt.h: 44: uint8_t TXABTIF : 1;
[; ;interrupt.h: 45: uint8_t RXABTIF : 1;
[; ;interrupt.h: 46: uint8_t PCFULIF : 1;
[; ;interrupt.h: 47: } interruptFlags_t;
[; ;interrupt.h: 56: typedef enum interruptFlagsNames {
[; ;interrupt.h: 57: PCFULIF = 0,
[; ;interrupt.h: 58: RXABTIF = 1,
[; ;interrupt.h: 59: TXABTIF = 2,
[; ;interrupt.h: 60: TXDIF = 3,
[; ;interrupt.h: 61: DMAIF = 5,
[; ;interrupt.h: 62: PKTIF = 6,
[; ;interrupt.h: 63: LINKIF = 11,
[; ;interrupt.h: 64: AESIF = 12,
[; ;interrupt.h: 65: HASHIF = 13,
[; ;interrupt.h: 66: MODEXIF = 14
[; ;interrupt.h: 67: } interruptFlagName_t;
[; ;ethernetController.h: 52: enum LEDs {
[; ;ethernetController.h: 53: LEDA, LEDB
[; ;ethernetController.h: 54: };
[; ;ethernetController.h: 60: enum LEDStates {
[; ;ethernetController.h: 61: LED_ON,
[; ;ethernetController.h: 62: LED_OFF,
[; ;ethernetController.h: 63: LED_TRANSMIT_RECEIVE_EVENTS
[; ;ethernetController.h: 64: };
[; ;ethernetController.h: 84: error_t ethernetController_init();
[; ;ethernetController.h: 98: void ethernetController_enableEthernet();
[; ;ethernetController.h: 104: void ethernetController_disableEthernet();
[; ;ethernetController.h: 110: void ethernetController_enableTransmission();
[; ;ethernetController.h: 116: void ethernetController_disableTransmission();
[; ;ethernetController.h: 121: void ethernetController_enableReception();
[; ;ethernetController.h: 127: void ethernetController_disableReception();
[; ;ethernetController.h: 133: error_t ethernetController_softReset();
[; ;ethernetController.h: 139: error_t ethernetController_checkDeviceId();
[; ;ethernetController.h: 145: uint8_t ethernetController_getSiliconRevision();
[; ;ethernetController.h: 151: uint8_t *ethernetController_getDeviceName();
[; ;ethernetController.h: 157: void ethernetController_updateLinkStatus(ethernetConnection_t *state);
[; ;ethernetController.h: 163: uint16_t ethernetController_getMTU();
[; ;ethernetController.h: 171: interruptFlags_t ethernetController_pollInterruptFlags();
[; ;ethernetController.h: 177: void ethernetController_clearInterruptFlag(uint8_t flag);
[; ;ethernetController.h: 191: void ethernetController_sendPacket(memoryField_t field);
[; ;ethernetController.h: 199: void ethernetController_streamToTransmitBuffer(uint8_t data, uint16_t len);
[; ;ethernetController.h: 205: void ethernetController_writeEtherTypeFieldToBuffer(etherType_t ethtype, memoryField_t f);
[; ;ethernetController.h: 211: void ethernetController_writeDestinationMACAddress(macaddress_t addr, memoryField_t f);
[; ;ethernetController.h: 227: void ethernetController_dropPacket(ethernetFrame_t *frame);
[; ;ethernetController.h: 233: void ethernetController_updateNextPacketPointer();
[; ;ethernetController.h: 247: uint8_t ethernetController_streamFromRXBuffer(uint8_t startEnd, uint16_t startAddress);
[; ;ethernetController.h: 254: macaddress_t ethernetController_getDestinationMACAddress(memoryField_t field);
[; ;ethernetController.h: 261: macaddress_t ethernetController_getSourceMACAddress(memoryField_t field);
[; ;ethernetController.h: 268: etherType_t ethernetController_getEtherTypeField(memoryField_t field);
[; ;ethernetController.h: 274: RSV_t ethernetController_getRSV(uint16_t address);
[; ;ethernetController.h: 280: uint8_t ethernetController_newPacketAvailable();
[; ;ethernetController.h: 286: uint8_t ethernetController_getCurrentPacketCount();
[; ;ethernetController.h: 292: uint16_t ethernetController_getNextPacketPointer();
[; ;ethernetController.h: 298: macaddress_t ethernetController_getMacAddress();
[; ;ethernetController.h: 304: void ethernetController_setMacAddress(macaddress_t mac);
[; ;ethernetController.h: 318: void ethernetController_setLEDStatus(uint8_t LED, uint8_t status);
[; ;ethernetController.h: 325: void ethernetController_setLEDConfiguration(uint8_t LED, uint8_t conf);
[; ;memoryController.h: 61: memoryField_t memory_txFrameRequest(uint16_t length);
[; ;memoryController.h: 67: void memory_txFrameClear(uint8_t index);
[; ;memoryController.h: 75: uint8_t static checkForOverlap(memoryField_t a, memoryField_t b);
[; ;memoryController.h: 84: uint8_t static checkForOverlapSwitched(memoryField_t a, memoryField_t b);
[; ;ENC424J600.h: 70: void static ENC424J600_initSPI();
[; ;ENC424J600.h: 84: void static ENC424J600_writeSPI(uint8_t *data);
[; ;ENC424J600.h: 90: void static ENC424J600_readSPI(uint8_t *data);
[; ;ENC424J600.h: 96: void static ENC424J600_writeSingleByte(uint8_t opcode);
[; ;ENC424J600.h: 102: void static ENC424J600_readSingleByte(uint8_t opcode);
[; ;ENC424J600.h: 109: void static ENC424J600_writeControlRegisterUnbanked(uint8_t addr, uint8_t *data);
[; ;ENC424J600.h: 116: void static ENC424J600_readControlRegisterUnbanked(uint8_t addr, uint8_t *data);
[; ;ENC424J600.h: 132: void static ENC424J600_readPHYRegister(uint8_t addr, uint16_t *data);
[; ;ENC424J600.h: 146: void static ENC424J600_setTXLength(uint16_t len);
[; ;ENC424J600.h: 161: void static ENC424J600_setNextPacketPointer(uint16_t ptr);
[; ;ENC424J600.h: 167: uint16_t static ENC424J600_getNextPacketPointer();
[; ;ENC424J600.h: 177: uint8_t static ENC424J600_getPacketCount();
[; ;ENC424J600.h: 196: void static ENC424J600_setTXStartAddress(uint16_t addr);
[; ;ENC424J600.h: 204: void static ENC424J600_setGPDATAWritePointer(uint16_t addr);
[; ;ENC424J600.h: 211: void static ENC424J600_setGPDATAReadPointer(uint16_t addr);
[; ;ENC424J600.h: 219: void static ENC424J600_setERXDATAReadPointer(uint16_t addr);
[; ;ENC424J600.h: 225: void static ENC424J600_setRXBufferStartAddress(uint16_t addr);
[; ;ENC424J600.h: 234: void static ENC424J600_setRXTailPointer(uint16_t addr);
[; ;ENC424J600.h: 247: void static ENC424J600_enableReception();
[; ;ENC424J600.h: 252: void static ENC424J600_enableAutoMACInsertion();
[; ;ENC424J600.h: 257: void static ENC424J600_disableAutoMACInsertion();
[; ;ENC424J600.h: 274: uint16_t ENC424J600_getInterruptFlags();
[; ;ENC424J600.h: 282: void static ENC424J600_clearInterruptFlag(uint8_t flag);
[; ;ENC424J600.h: 299: RSV_t static ENC424J600_updateReceiveStatusVector(uint8_t *rsv);
[; ;ipv4Types.h: 40: typedef enum ipv4_protocols {
[; ;ipv4Types.h: 41: IPv4_PROTOCOL_ICMP = 0x01
[; ;ipv4Types.h: 42: }ipv4_protocol_t;
[; ;ipv4Types.h: 44: typedef struct ipv4_address {
[; ;ipv4Types.h: 45: uint8_t address[4];
[; ;ipv4Types.h: 46: } ipv4_address_t;
[; ;ipv4Types.h: 48: typedef struct ipv4_header {
[; ;ipv4Types.h: 53: uint8_t version;
[; ;ipv4Types.h: 54: uint8_t headerLength;
[; ;ipv4Types.h: 61: uint8_t dscp;
[; ;ipv4Types.h: 62: uint8_t ecn;
[; ;ipv4Types.h: 69: uint16_t totalLength;
[; ;ipv4Types.h: 76: uint16_t identification;
[; ;ipv4Types.h: 83: uint8_t flags;
[; ;ipv4Types.h: 84: uint16_t fragmentOffset;
[; ;ipv4Types.h: 91: uint8_t timeToLive;
[; ;ipv4Types.h: 98: ipv4_protocol_t protocol;
[; ;ipv4Types.h: 105: uint16_t checksum;
[; ;ipv4Types.h: 112: ipv4_address_t source;
[; ;ipv4Types.h: 119: ipv4_address_t destination;
[; ;ipv4Types.h: 122: } ipv4_header_t;
[; ;ipv4Types.h: 124: typedef struct ipv4_packet {
[; ;ipv4Types.h: 125: ipv4_header_t ipv4Header;
[; ;ipv4Types.h: 126: memoryField_t memory;
[; ;ipv4Types.h: 127: ethernetFrame_t ethernet;
[; ;ipv4Types.h: 128: } ipv4_packet_t;
[; ;arpTypes.h: 54: typedef struct ARP_message {
[; ;arpTypes.h: 55: uint16_t htype;
[; ;arpTypes.h: 56: uint16_t ptype;
[; ;arpTypes.h: 57: uint8_t hlen;
[; ;arpTypes.h: 58: uint8_t plen;
[; ;arpTypes.h: 59: uint16_t operation;
[; ;arpTypes.h: 60: macaddress_t senderMACAddress;
[; ;arpTypes.h: 61: ipv4_address_t senderIPAddress;
[; ;arpTypes.h: 62: macaddress_t targetMACAddress;
[; ;arpTypes.h: 63: ipv4_address_t targetIPAddress;
[; ;arpTypes.h: 64: uint8_t fIsGratuitous : 1;
[; ;arpTypes.h: 65: uint8_t fIsProbe : 1;
[; ;arpTypes.h: 66: error_t err;
[; ;arpTypes.h: 67: } ARP_message_t;
[; ;arpTypes.h: 73: typedef enum ARP_operation {
[; ;arpTypes.h: 74: ARP_REQUEST = 1,
[; ;arpTypes.h: 75: ARP_REPLY = 2
[; ;arpTypes.h: 76: } ARP_operation_t;
[; ;arpTypes.h: 82: typedef enum ARP_htype {
[; ;arpTypes.h: 83: ARP_HTYPE_ETHERNET = 1
[; ;arpTypes.h: 84: } ARP_htype_t;
[; ;arpTypes.h: 90: typedef enum ARP_ptype {
[; ;arpTypes.h: 91: ARP_PTYPE_IPv4 = 0x0800
[; ;arpTypes.h: 92: } ARP_ptype_t;
[; ;arpTypes.h: 98: typedef struct ARP_tableEntry {
[; ;arpTypes.h: 99: ipv4_address_t ip;
[; ;arpTypes.h: 100: macaddress_t mac;
[; ;arpTypes.h: 101: uint32_t secondsCreated;
[; ;arpTypes.h: 102: } ARP_tableEntry_t;
[; ;mac.h: 43: bool_t mac_cmp(macaddress_t *a, macaddress_t *b);
[; ;mac.h: 49: void mac_setToBroadcast(macaddress_t *mac);
[; ;mac.h: 56: bool_t mac_isBroadcast(macaddress_t *mac);
[; ;mac.h: 62: void mac_setAllZero(macaddress_t *mac);
[; ;mac.h: 70: bool_t mac_isAllZero(macaddress_t *mac);
[; ;ethernet.h: 53: error_t ethernet_txFrameRequest(ethernetFrame_t *frame);
[; ;ethernet.h: 64: error_t ethernet_rxGetNewFrame(ethernetFrame_t *frame);
[; ;arp.h: 47: void ARP_initTable();
[; ;arp.h: 55: void ARP_handleNewPacket(ethernetFrame_t *frame);
[; ;arp.h: 63: ARP_message_t ARP_parseFromRXBuffer(ethernetFrame_t *frame);
[; ;arp.h: 70: void ARP_replyIfNeeded(ARP_message_t request);
[; ;arp.h: 77: void ARP_send(ARP_message_t arp);
[; ;arp.h: 84: void ARP_sendRequest(ipv4_address_t ip);
[; ;arp.h: 93: uint8_t ARP_checkForEntry(ipv4_address_t ip, uint8_t *index);
[; ;arp.h: 101: macaddress_t ARP_getEntryFromTable(uint8_t index);
[; ;arp.h: 110: void ARP_setNewEntry(macaddress_t mac, ipv4_address_t ip, uint32_t timestamp);
[; ;arp.h: 118: macaddress_t ARP_resolveAddress(ipv4_address_t ip);
[; ;arp.h: 125: void printArpTable();
[; ;backgroundTasksTypes.h: 37: typedef struct backgroundTaskHandler {
[; ;backgroundTasksTypes.h: 41: error_t err;
[; ;backgroundTasksTypes.h: 46: interruptFlags_t interruptFlags;
[; ;backgroundTasksTypes.h: 51: uint8_t fPacketPending : 1;
[; ;backgroundTasksTypes.h: 52: } backgroundTaskHandler_t;
[; ;stack.h: 41: typedef struct stack {
[; ;stack.h: 42: ethernetConnection_t ethernet;
[; ;stack.h: 43: backgroundTaskHandler_t volatile background;
[; ;stack.h: 44: ethernetFrame_t newReceivedFrame;
[; ;stack.h: 45: ipv4_packet_t pendingPacketToSend;
[; ;stack.h: 46: } stack_t;
[; ;stack.h: 52: void updateSeconds();
[; ;stack.h: 59: uint32_t getSeconds();
[; ;ipv4.h: 45: void ipv4_txFrameRequest(ipv4_packet_t *packet);
[; ;ipv4.h: 50: void ipv4_calculateHeaderChecksum(ipv4_header_t *header);
[; ;ipv4.h: 58: void ipv4_writeHeaderIntoBuffer(ipv4_header_t header, uint8_t* ptr);
[; ;ipv4.h: 65: void ipv4_streamToTransmissionBuffer(uint8_t data, ipv4_packet_t packet);
[; ;ipv4.h: 72: error_t ipv4_sendFrame(ipv4_packet_t ipPacket);
[; ;ipv4.h: 79: void ipv4_handleNewPacket(ethernetFrame_t *frame);
[; ;ipv4.h: 94: bool_t ipv4_cmp(ipv4_address_t* a, ipv4_address_t *b);
[; ;ipv4.h: 101: bool_t ipv4_isAllZero(ipv4_address_t *ip);
[; ;ipv4.h: 107: void ipv4_setToAllZero(ipv4_address_t *ip);
[; ;uart.h: 38: void UARTInit(void);
[; ;uart.h: 44: void UARTTransmitText(const char *str);
[; ;uart.h: 50: void DEBUG_MSG(char *text);
[; ;uart.h: 56: void UARTTransmitInt(uint32_t val);
[; ;uart.h: 63: char *intToString(uint32_t val);
[; ;uart.h: 70: char *hexToString(uint32_t val);
[; ;uart.h: 77: char *macToString(macaddress_t addr);
[; ;uart.h: 84: char *etherTypeToString(etherType_t ethertype);
[; ;uart.h: 91: char *ipAdressToString(ipv4_address_t ip);
[; ;uart.h: 98: char *arpEntryToString(ARP_tableEntry_t table);
"28 src/enc424j600/ENC424J600.c
[v _nextPacketPointer `ui ~T0 @X0 1 s ]
[i _nextPacketPointer
-> -> 0 `i `ui
]
[; ;ENC424J600.c: 28: static uint16_t nextPacketPointer = 0x0000;
"30
[v _ethernetController_init `(S603 ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 30: error_t ethernetController_init() {
[e :U _ethernetController_init ]
[f ]
"31
[v _err `S603 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 31: error_t err;
[; ;ENC424J600.c: 32: ENC424J600_initSPI();
"32
[e ( _ENC424J600_initSPI ..  ]
[; ;ENC424J600.c: 33: err = ethernetController_softReset();
"33
[e = _err ( _ethernetController_softReset ..  ]
[; ;ENC424J600.c: 34: if (err.code != (uint16_t)0) {
"34
[e $ ! != . _err 1 -> -> 0 `i `ui 618  ]
{
"36
}
[e :U 618 ]
[; ;ENC424J600.c: 36: }
[; ;ENC424J600.c: 37: err = ethernetController_checkDeviceId();
"37
[e = _err ( _ethernetController_checkDeviceId ..  ]
[; ;ENC424J600.c: 38: if (err.code != (uint16_t)0) {
"38
[e $ ! != . _err 1 -> -> 0 `i `ui 619  ]
{
"40
}
[e :U 619 ]
[; ;ENC424J600.c: 40: }
[; ;ENC424J600.c: 59: ENC424J600_setRXBufferStartAddress(0x3000);
"59
[e ( _ENC424J600_setRXBufferStartAddress (1 -> -> 12288 `i `ui ]
[; ;ENC424J600.c: 60: ENC424J600_setNextPacketPointer(0x3000);
"60
[e ( _ENC424J600_setNextPacketPointer (1 -> -> 12288 `i `ui ]
[; ;ENC424J600.c: 61: ENC424J600_setRXTailPointer(0x5FFE);
"61
[e ( _ENC424J600_setRXTailPointer (1 -> -> 24574 `i `ui ]
[; ;ENC424J600.c: 63: ENC424J600_enableReception();
"63
[e ( _ENC424J600_enableReception ..  ]
[; ;ENC424J600.c: 65: ENC424J600_enableAutoMACInsertion();
"65
[e ( _ENC424J600_enableAutoMACInsertion ..  ]
[; ;ENC424J600.c: 67: err.module = ERROR_MODULE_ETHERNET_CONTROLLER;
"67
[e = . _err 0 . `E5436 1 ]
[; ;ENC424J600.c: 68: err.code = (uint16_t)0;
"68
[e = . _err 1 -> -> 0 `i `ui ]
[; ;ENC424J600.c: 69: return err;
"69
[e ) _err ]
[e $UE 617  ]
[; ;ENC424J600.c: 70: }
"70
[e :UE 617 ]
}
"72
[v _ethernetController_softReset `(S603 ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 72: error_t ethernetController_softReset() {
[e :U _ethernetController_softReset ]
[f ]
"90
[v _comFailCount `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 90: uint8_t comFailCount = 0;
[e = _comFailCount -> -> 0 `i `uc ]
[v F5827 `uc ~T0 @X0 -> 2 `i s ]
[i F5827
:U ..
"91
-> -> 18 `i `uc
-> -> 52 `i `uc
..
]
[v _dataToSend `uc ~T0 @X0 -> 2 `i a ]
[; ;ENC424J600.c: 91: uint8_t dataToSend[2] = {0x12, 0x34};
[e = _dataToSend F5827 ]
[v F5829 `uc ~T0 @X0 -> 2 `i s ]
[i F5829
:U ..
"92
-> -> 0 `i `uc
-> -> 0 `i `uc
..
]
[v _receivedData `uc ~T0 @X0 -> 2 `i a ]
[; ;ENC424J600.c: 92: uint8_t receivedData[2] = {0, 0};
[e = _receivedData F5829 ]
"93
[v _err `S603 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 93: error_t err;
[; ;ENC424J600.c: 94: err.module = ERROR_MODULE_ETHERNET_CONTROLLER;
"94
[e = . _err 0 . `E5436 1 ]
[; ;ENC424J600.c: 95: err.code = (uint16_t)0;
"95
[e = . _err 1 -> -> 0 `i `ui ]
[; ;ENC424J600.c: 96: if (comFailCount < 5) {
"96
[e $ ! < -> _comFailCount `i -> 5 `i 621  ]
{
[; ;ENC424J600.c: 98: ENC424J600_writeControlRegisterUnbanked(0x16 + 0x00, &dataToSend[0]);
"98
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 22 `i -> 0 `i `uc &U *U + &U _dataToSend * -> -> -> 0 `i `ui `ux -> -> # *U &U _dataToSend `ui `ux ]
[; ;ENC424J600.c: 99: ENC424J600_writeControlRegisterUnbanked(0x17 + 0x00, &dataToSend[1]);
"99
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 23 `i -> 0 `i `uc &U *U + &U _dataToSend * -> -> -> 1 `i `ui `ux -> -> # *U &U _dataToSend `ui `ux ]
[; ;ENC424J600.c: 101: ENC424J600_readControlRegisterUnbanked(0x16 + 0x00, &receivedData[0]);
"101
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 22 `i -> 0 `i `uc &U *U + &U _receivedData * -> -> -> 0 `i `ui `ux -> -> # *U &U _receivedData `ui `ux ]
[; ;ENC424J600.c: 102: ENC424J600_readControlRegisterUnbanked(0x17 + 0x00, &receivedData[1]);
"102
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 23 `i -> 0 `i `uc &U *U + &U _receivedData * -> -> -> 1 `i `ui `ux -> -> # *U &U _receivedData `ui `ux ]
[; ;ENC424J600.c: 104: if ((receivedData[0] == dataToSend[0]) && (receivedData[1] == dataToSend[1])) {
"104
[e $ ! && == -> *U + &U _receivedData * -> -> -> 0 `i `ui `ux -> -> # *U &U _receivedData `ui `ux `i -> *U + &U _dataToSend * -> -> -> 0 `i `ui `ux -> -> # *U &U _dataToSend `ui `ux `i == -> *U + &U _receivedData * -> -> -> 1 `i `ui `ux -> -> # *U &U _receivedData `ui `ux `i -> *U + &U _dataToSend * -> -> -> 1 `i `ui `ux -> -> # *U &U _dataToSend `ui `ux `i 622  ]
{
[; ;ENC424J600.c: 106: UARTTransmitText("Writing 0x1234 successful.\n\r");
"106
[e ( _UARTTransmitText (1 :s 1C ]
[; ;ENC424J600.c: 107: ENC424J600_writeSingleByte(0b11001010);
"107
[e ( _ENC424J600_writeSingleByte (1 -> -> 202 `i `uc ]
[; ;ENC424J600.c: 108: _delay((unsigned long)((25)*(32000000UL/4000000.0)));
"108
[e ( __delay (1 -> * -> -> 25 `i `d / -> -> 32000000 `ul `d .4000000.0 `ul ]
[; ;ENC424J600.c: 110: ENC424J600_readControlRegisterUnbanked(0x16 + 0x00, &receivedData[0]);
"110
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 22 `i -> 0 `i `uc &U *U + &U _receivedData * -> -> -> 0 `i `ui `ux -> -> # *U &U _receivedData `ui `ux ]
[; ;ENC424J600.c: 111: ENC424J600_readControlRegisterUnbanked(0x17 + 0x00, &receivedData[1]);
"111
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 23 `i -> 0 `i `uc &U *U + &U _receivedData * -> -> -> 1 `i `ui `ux -> -> # *U &U _receivedData `ui `ux ]
[; ;ENC424J600.c: 113: if (!receivedData[0] && !receivedData[1]) {
"113
[e $ ! && ! != -> *U + &U _receivedData * -> -> -> 0 `i `ui `ux -> -> # *U &U _receivedData `ui `ux `i -> -> -> 0 `i `uc `i ! != -> *U + &U _receivedData * -> -> -> 1 `i `ui `ux -> -> # *U &U _receivedData `ui `ux `i -> -> -> 0 `i `uc `i 623  ]
{
[; ;ENC424J600.c: 114: UARTTransmitText("Reset success.\n\r");
"114
[e ( _UARTTransmitText (1 :s 2C ]
[; ;ENC424J600.c: 116: _delay((unsigned long)((256)*(32000000UL/4000000.0)));
"116
[e ( __delay (1 -> * -> -> 256 `i `d / -> -> 32000000 `ul `d .4000000.0 `ul ]
[; ;ENC424J600.c: 117: return err;
"117
[e ) _err ]
[e $UE 620  ]
"118
}
[; ;ENC424J600.c: 118: } else {
[e $U 624  ]
[e :U 623 ]
{
[; ;ENC424J600.c: 119: UARTTransmitText("Reset failed.\n\r");
"119
[e ( _UARTTransmitText (1 :s 3C ]
[; ;ENC424J600.c: 120: err.code = ERROR_ETHERNET_CONTROLLER_UNRESPONSIVE;
"120
[e = . _err 1 -> . `E5454 1 `ui ]
[; ;ENC424J600.c: 121: return err;
"121
[e ) _err ]
[e $UE 620  ]
"122
}
[e :U 624 ]
"123
}
[e :U 622 ]
[; ;ENC424J600.c: 122: }
[; ;ENC424J600.c: 123: }
[; ;ENC424J600.c: 124: comFailCount++;
"124
[e ++ _comFailCount -> -> 1 `i `uc ]
"125
}
[; ;ENC424J600.c: 125: } else {
[e $U 625  ]
[e :U 621 ]
{
[; ;ENC424J600.c: 126: UARTTransmitText("Writing 0x1234 failed.\n\r");
"126
[e ( _UARTTransmitText (1 :s 4C ]
[; ;ENC424J600.c: 127: err.code = ERROR_ETHERNET_CONTROLLER_UNRESPONSIVE;
"127
[e = . _err 1 -> . `E5454 1 `ui ]
[; ;ENC424J600.c: 128: return err;
"128
[e ) _err ]
[e $UE 620  ]
"129
}
[e :U 625 ]
[; ;ENC424J600.c: 129: }
[; ;ENC424J600.c: 130: return err;
"130
[e ) _err ]
[e $UE 620  ]
[; ;ENC424J600.c: 131: }
"131
[e :UE 620 ]
}
"133
[v _ethernetController_checkDeviceId `(S603 ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 133: error_t ethernetController_checkDeviceId() {
[e :U _ethernetController_checkDeviceId ]
[f ]
"134
[v _err `S603 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 134: error_t err;
[; ;ENC424J600.c: 135: err.module = ERROR_MODULE_ETHERNET_CONTROLLER;
"135
[e = . _err 0 . `E5436 1 ]
[; ;ENC424J600.c: 136: err.code = (uint16_t)0;
"136
[e = . _err 1 -> -> 0 `i `ui ]
"137
[v _data `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 137: uint8_t data = 0;
[e = _data -> -> 0 `i `uc ]
[; ;ENC424J600.c: 138: ENC424J600_readControlRegisterUnbanked(0x14 + 0x60, &data);
"138
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 20 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 139: if (((data >> 5)&0x07) == 0b001)
"139
[e $ ! == & >> -> _data `i -> 5 `i -> 7 `i -> 1 `i 627  ]
[; ;ENC424J600.c: 140: err.code = (uint16_t)0;
"140
[e = . _err 1 -> -> 0 `i `ui ]
[e $U 628  ]
"141
[e :U 627 ]
[; ;ENC424J600.c: 141: else
[; ;ENC424J600.c: 142: err.code = ERROR_ETHERNET_CONTROLLER_UNKNOWN_DEVICE_ID;
"142
[e = . _err 1 -> . `E5454 0 `ui ]
[e :U 628 ]
[; ;ENC424J600.c: 143: return err;
"143
[e ) _err ]
[e $UE 626  ]
[; ;ENC424J600.c: 144: }
"144
[e :UE 626 ]
}
"146
[v _ethernetController_getDeviceName `(*uc ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 146: char *ethernetController_getDeviceName() {
[e :U _ethernetController_getDeviceName ]
[f ]
[v F5839 `Cuc ~T0 @X0 -> 0 `x s ]
[i F5839
:U ..
-> 69 `c
-> 78 `c
-> 67 `c
-> 52 `c
-> 50 `c
-> 52 `c
-> 74 `c
-> 54 `c
-> 48 `c
-> 48 `c
-> 0 `c
..
]
"147
[v _string `Cuc ~T0 @X0 11  a ]
[; ;ENC424J600.c: 147: const char string [] = "ENC424J600";
[e = _string F5839 ]
[; ;ENC424J600.c: 148: return string;
"148
[e ) -> &U _string `*uc ]
[e $UE 629  ]
[; ;ENC424J600.c: 149: }
"149
[e :UE 629 ]
}
"151
[v _ethernetController_getSiliconRevision `(uc ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 151: uint8_t ethernetController_getSiliconRevision() {
[e :U _ethernetController_getSiliconRevision ]
[f ]
"152
[v _data `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 152: uint8_t data = 0;
[e = _data -> -> 0 `i `uc ]
[; ;ENC424J600.c: 153: ENC424J600_readControlRegisterUnbanked(0x14 + 0x60, &data);
"153
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 20 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 154: data &= 0x1F;
"154
[e =& _data -> -> 31 `i `uc ]
[; ;ENC424J600.c: 155: return data;
"155
[e ) _data ]
[e $UE 630  ]
[; ;ENC424J600.c: 156: }
"156
[e :UE 630 ]
}
"158
[v _ethernetController_getMacAddress `(S606 ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 158: macaddress_t ethernetController_getMacAddress() {
[e :U _ethernetController_getMacAddress ]
[f ]
"159
[v _mac `S606 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 159: macaddress_t mac;
[; ;ENC424J600.c: 160: ENC424J600_readControlRegisterUnbanked(0x04 + 0x60, &mac.address[0]);
"160
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 4 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 161: ENC424J600_readControlRegisterUnbanked(0x05 + 0x60, &mac.address[1]);
"161
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 5 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 162: ENC424J600_readControlRegisterUnbanked(0x02 + 0x60, &mac.address[2]);
"162
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 2 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 163: ENC424J600_readControlRegisterUnbanked(0x03 + 0x60, &mac.address[3]);
"163
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 3 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 164: ENC424J600_readControlRegisterUnbanked(0x00 + 0x60, &mac.address[4]);
"164
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 0 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 165: ENC424J600_readControlRegisterUnbanked(0x01 + 0x60, &mac.address[5]);
"165
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 1 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 166: return mac;
"166
[e ) _mac ]
[e $UE 631  ]
[; ;ENC424J600.c: 167: }
"167
[e :UE 631 ]
}
"169
[v _ethernetController_getMTU `(ui ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 169: uint16_t ethernetController_getMTU() {
[e :U _ethernetController_getMTU ]
[f ]
[; ;ENC424J600.c: 170: return 1500;
"170
[e ) -> -> 1500 `i `ui ]
[e $UE 632  ]
[; ;ENC424J600.c: 171: }
"171
[e :UE 632 ]
}
"173
[v _ethernetController_setMacAddress `(v ~T0 @X0 1 ef1`S606 ]
{
[; ;ENC424J600.c: 173: void ethernetController_setMacAddress(macaddress_t mac) {
[e :U _ethernetController_setMacAddress ]
[v _mac `S606 ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 174: ENC424J600_writeControlRegisterUnbanked(0x04 + 0x60, &mac.address[0]);
"174
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 4 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 175: ENC424J600_writeControlRegisterUnbanked(0x05 + 0x60, &mac.address[1]);
"175
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 5 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 176: ENC424J600_writeControlRegisterUnbanked(0x02 + 0x60, &mac.address[2]);
"176
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 2 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 2 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 177: ENC424J600_writeControlRegisterUnbanked(0x03 + 0x60, &mac.address[3]);
"177
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 3 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 3 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 178: ENC424J600_writeControlRegisterUnbanked(0x00 + 0x60, &mac.address[4]);
"178
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 0 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 179: ENC424J600_writeControlRegisterUnbanked(0x01 + 0x60, &mac.address[5]);
"179
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 1 `i -> 96 `i `uc &U *U + &U . _mac 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . _mac 0 `ui `ux ]
[; ;ENC424J600.c: 180: }
"180
[e :UE 633 ]
}
"182
[v _ethernetController_enableReception `(v ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 182: void ethernetController_enableReception() {
[e :U _ethernetController_enableReception ]
[f ]
[; ;ENC424J600.c: 183: ENC424J600_enableReception();
"183
[e ( _ENC424J600_enableReception ..  ]
[; ;ENC424J600.c: 184: }
"184
[e :UE 634 ]
}
"186
[v _ethernetController_sendPacket `(v ~T0 @X0 1 ef1`S605 ]
{
[; ;ENC424J600.c: 186: void ethernetController_sendPacket(memoryField_t field) {
[e :U _ethernetController_sendPacket ]
[v _field `S605 ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 187: ENC424J600_setTXStartAddress(field.start);
"187
[e ( _ENC424J600_setTXStartAddress (1 . _field 0 ]
[; ;ENC424J600.c: 188: ENC424J600_setTXLength(field.length);
"188
[e ( _ENC424J600_setTXLength (1 . _field 2 ]
[; ;ENC424J600.c: 189: ENC424J600_writeSingleByte(0b11010100);
"189
[e ( _ENC424J600_writeSingleByte (1 -> -> 212 `i `uc ]
[; ;ENC424J600.c: 190: memory_txFrameClear(field.index);
"190
[e ( _memory_txFrameClear (1 . _field 5 ]
[; ;ENC424J600.c: 191: }
"191
[e :UE 635 ]
}
"193
[v _ethernetController_streamToTransmitBuffer `(v ~T0 @X0 1 ef2`uc`ui ]
{
[; ;ENC424J600.c: 193: void ethernetController_streamToTransmitBuffer(uint8_t data, uint16_t len) {
[e :U _ethernetController_streamToTransmitBuffer ]
[v _data `uc ~T0 @X0 1 r1 ]
[v _len `ui ~T0 @X0 1 r2 ]
[f ]
"194
[v _opcode `uc ~T0 @X0 1 a ]
"195
[v F5847 `ui ~T0 @X0 1 s pointer ]
[i F5847
-> -> 0 `i `ui
]
[; ;ENC424J600.c: 194: uint8_t opcode;
[; ;ENC424J600.c: 195: uint16_t static pointer = 0;
[; ;ENC424J600.c: 196: if (pointer == 0) {
"196
[e $ ! == F5847 -> -> 0 `i `ui 637  ]
{
[; ;ENC424J600.c: 206: opcode = 0x2A;
"206
[e = _opcode -> -> 42 `i `uc ]
[; ;ENC424J600.c: 207: PORTBbits.RB4=0;
"207
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 208: ENC424J600_writeSPI(&opcode);
"208
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
"209
}
[e :U 637 ]
[; ;ENC424J600.c: 209: }
[; ;ENC424J600.c: 211: ENC424J600_writeSPI(&data);
"211
[e ( _ENC424J600_writeSPI (1 &U _data ]
[; ;ENC424J600.c: 213: if (pointer == len - 1) {
"213
[e $ ! == F5847 - _len -> -> 1 `i `ui 638  ]
{
[; ;ENC424J600.c: 214: PORTBbits.RB4=1;
"214
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 215: pointer = 0;
"215
[e = F5847 -> -> 0 `i `ui ]
"216
}
[; ;ENC424J600.c: 216: } else {
[e $U 639  ]
[e :U 638 ]
{
[; ;ENC424J600.c: 217: pointer++;
"217
[e ++ F5847 -> -> 1 `i `ui ]
"218
}
[e :U 639 ]
[; ;ENC424J600.c: 218: }
[; ;ENC424J600.c: 219: }
"219
[e :UE 636 ]
}
"221
[v _ethernetController_writeDestinationMACAddress `(v ~T0 @X0 1 ef2`S606`S605 ]
{
[; ;ENC424J600.c: 221: void ethernetController_writeDestinationMACAddress(macaddress_t addr, memoryField_t field) {
[e :U _ethernetController_writeDestinationMACAddress ]
[v _addr `S606 ~T0 @X0 1 r1 ]
[v _field `S605 ~T0 @X0 1 r2 ]
[f ]
[; ;ENC424J600.c: 222: ENC424J600_setGPDATAWritePointer(field.start);
"222
[e ( _ENC424J600_setGPDATAWritePointer (1 . _field 0 ]
"223
[v _data `uc ~T0 @X0 -> 6 `i a ]
[; ;ENC424J600.c: 223: uint8_t data[6];
[; ;ENC424J600.c: 224: for (uint8_t i = 0; i < 6; i++)
"224
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 6 `i 641  ]
[e $U 642  ]
"225
[e :U 641 ]
[; ;ENC424J600.c: 225: data[i] = addr.address[i];
[e = *U + &U _data * -> _i `ux -> -> # *U &U _data `ui `ux *U + &U . _addr 0 * -> _i `ux -> -> # *U &U . _addr 0 `ui `ux ]
"224
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 6 `i 641  ]
[e :U 642 ]
"225
}
"226
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 226: uint8_t opcode = 0x2A;
[e = _opcode -> -> 42 `i `uc ]
[; ;ENC424J600.c: 227: PORTBbits.RB4=0;
"227
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 228: ENC424J600_writeSPI(&opcode);
"228
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 229: for (uint8_t i = 0; i < 6; i++)
"229
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 6 `i 644  ]
[e $U 645  ]
"230
[e :U 644 ]
[; ;ENC424J600.c: 230: ENC424J600_writeSPI(&data[i]);
[e ( _ENC424J600_writeSPI (1 &U *U + &U _data * -> _i `ux -> -> # *U &U _data `ui `ux ]
"229
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 6 `i 644  ]
[e :U 645 ]
"230
}
[; ;ENC424J600.c: 231: PORTBbits.RB4=1;
"231
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 232: }
"232
[e :UE 640 ]
}
"234
[v _ethernetController_writeEtherTypeFieldToBuffer `(v ~T0 @X0 1 ef2`E5498`S605 ]
{
[; ;ENC424J600.c: 234: void ethernetController_writeEtherTypeFieldToBuffer(etherType_t ethtype, memoryField_t field) {
[e :U _ethernetController_writeEtherTypeFieldToBuffer ]
[v _ethtype `E5498 ~T0 @X0 1 r1 ]
[v _field `S605 ~T0 @X0 1 r2 ]
[f ]
[; ;ENC424J600.c: 235: ENC424J600_setGPDATAWritePointer(field.start + 0x0006);
"235
[e ( _ENC424J600_setGPDATAWritePointer (1 + . _field 0 -> -> 6 `i `ui ]
"236
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 236: uint8_t lowByte = ethtype & 0x00ff;
[e = _lowByte -> & -> _ethtype `i -> 255 `i `uc ]
"237
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 237: uint8_t highByte = (ethtype & 0xff00) >> 8;
[e = _highByte -> >> & -> _ethtype `ui -> 65280 `ui -> 8 `i `uc ]
"238
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 238: uint8_t opcode = 0x2A;
[e = _opcode -> -> 42 `i `uc ]
[; ;ENC424J600.c: 239: PORTBbits.RB4=0;
"239
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 240: ENC424J600_writeSPI(&opcode);
"240
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 241: ENC424J600_writeSPI(&highByte);
"241
[e ( _ENC424J600_writeSPI (1 &U _highByte ]
[; ;ENC424J600.c: 242: ENC424J600_writeSPI(&lowByte);
"242
[e ( _ENC424J600_writeSPI (1 &U _lowByte ]
[; ;ENC424J600.c: 243: PORTBbits.RB4=1;
"243
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 244: }
"244
[e :UE 647 ]
}
"246
[v _ethernetController_getDestinationMACAddress `(S606 ~T0 @X0 1 ef1`S605 ]
{
[; ;ENC424J600.c: 246: macaddress_t ethernetController_getDestinationMACAddress(memoryField_t field) {
[e :U _ethernetController_getDestinationMACAddress ]
[v _field `S605 ~T0 @X0 1 r1 ]
[f ]
"247
[v _destinationAddress `S606 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 247: macaddress_t destinationAddress;
[; ;ENC424J600.c: 248: ENC424J600_setERXDATAReadPointer(field.start + 8);
"248
[e ( _ENC424J600_setERXDATAReadPointer (1 + . _field 0 -> -> 8 `i `ui ]
"249
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 249: uint8_t opcode = 0x2C;
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 250: PORTBbits.RB4=0;
"250
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 251: ENC424J600_writeSPI(&opcode);
"251
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 252: for (uint8_t i = 0; i < 6; i++) {
"252
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 6 `i 649  ]
[e $U 650  ]
[e :U 649 ]
{
"253
[v _temp `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 253: uint8_t temp;
[; ;ENC424J600.c: 254: ENC424J600_readSPI(&temp);
"254
[e ( _ENC424J600_readSPI (1 &U _temp ]
[; ;ENC424J600.c: 255: destinationAddress.address[i] = temp;
"255
[e = *U + &U . _destinationAddress 0 * -> _i `ux -> -> # *U &U . _destinationAddress 0 `ui `ux _temp ]
"256
}
"252
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 6 `i 649  ]
[e :U 650 ]
"256
}
[; ;ENC424J600.c: 256: }
[; ;ENC424J600.c: 257: PORTBbits.RB4=1;
"257
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 258: return destinationAddress;
"258
[e ) _destinationAddress ]
[e $UE 648  ]
[; ;ENC424J600.c: 259: }
"259
[e :UE 648 ]
}
"261
[v _ethernetController_getSourceMACAddress `(S606 ~T0 @X0 1 ef1`S605 ]
{
[; ;ENC424J600.c: 261: macaddress_t ethernetController_getSourceMACAddress(memoryField_t field) {
[e :U _ethernetController_getSourceMACAddress ]
[v _field `S605 ~T0 @X0 1 r1 ]
[f ]
"262
[v _sourceAddress `S606 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 262: macaddress_t sourceAddress;
[; ;ENC424J600.c: 263: ENC424J600_setERXDATAReadPointer(field.start + 14);
"263
[e ( _ENC424J600_setERXDATAReadPointer (1 + . _field 0 -> -> 14 `i `ui ]
"264
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 264: uint8_t opcode = 0x2C;
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 265: PORTBbits.RB4=0;
"265
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 266: ENC424J600_writeSPI(&opcode);
"266
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 267: for (uint8_t i = 0; i < 6; i++) {
"267
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 6 `i 653  ]
[e $U 654  ]
[e :U 653 ]
{
"268
[v _temp `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 268: uint8_t temp;
[; ;ENC424J600.c: 269: ENC424J600_readSPI(&temp);
"269
[e ( _ENC424J600_readSPI (1 &U _temp ]
[; ;ENC424J600.c: 270: sourceAddress.address[i] = temp;
"270
[e = *U + &U . _sourceAddress 0 * -> _i `ux -> -> # *U &U . _sourceAddress 0 `ui `ux _temp ]
"271
}
"267
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 6 `i 653  ]
[e :U 654 ]
"271
}
[; ;ENC424J600.c: 271: }
[; ;ENC424J600.c: 272: PORTBbits.RB4=1;
"272
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 273: return sourceAddress;
"273
[e ) _sourceAddress ]
[e $UE 652  ]
[; ;ENC424J600.c: 274: }
"274
[e :UE 652 ]
}
"276
[v _ethernetController_getEtherTypeField `(E5498 ~T0 @X0 1 ef1`S605 ]
{
[; ;ENC424J600.c: 276: etherType_t ethernetController_getEtherTypeField(memoryField_t field) {
[e :U _ethernetController_getEtherTypeField ]
[v _field `S605 ~T0 @X0 1 r1 ]
[f ]
"277
[v _ethertype `E5498 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 277: etherType_t ethertype = 0x0000;
[e = _ethertype -> -> 0 `i `E5498 ]
[; ;ENC424J600.c: 278: ENC424J600_setERXDATAReadPointer(field.start + 20);
"278
[e ( _ENC424J600_setERXDATAReadPointer (1 + . _field 0 -> -> 20 `i `ui ]
"279
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 279: uint8_t opcode = 0x2C;
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 280: PORTBbits.RB4=0;
"280
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 281: ENC424J600_writeSPI(&opcode);
"281
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
"283
[v _lowByte `uc ~T0 @X0 1 a ]
"284
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 283: uint8_t lowByte;
[; ;ENC424J600.c: 284: uint8_t highByte;
[; ;ENC424J600.c: 285: ENC424J600_readSPI(&highByte);
"285
[e ( _ENC424J600_readSPI (1 &U _highByte ]
[; ;ENC424J600.c: 286: ENC424J600_readSPI(&lowByte);
"286
[e ( _ENC424J600_readSPI (1 &U _lowByte ]
[; ;ENC424J600.c: 287: ethertype = (uint16_t) (lowByte | (highByte << 8));
"287
[e = _ethertype -> -> | -> _lowByte `i << -> _highByte `i -> 8 `i `ui `E5498 ]
[; ;ENC424J600.c: 288: PORTBbits.RB4=1;
"288
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 289: return ethertype;
"289
[e ) _ethertype ]
[e $UE 656  ]
[; ;ENC424J600.c: 290: }
"290
[e :UE 656 ]
}
"292
[v _ethernetController_getRSV `(S604 ~T0 @X0 1 ef1`ui ]
{
[; ;ENC424J600.c: 292: RSV_t ethernetController_getRSV(uint16_t address) {
[e :U _ethernetController_getRSV ]
[v _address `ui ~T0 @X0 1 r1 ]
[f ]
"293
[v F5876 `uc ~T0 @X0 -> 6 `i s temp ]
[; ;ENC424J600.c: 293: uint8_t static temp[6];
[; ;ENC424J600.c: 294: ENC424J600_setERXDATAReadPointer(address + 2);
"294
[e ( _ENC424J600_setERXDATAReadPointer (1 + _address -> -> 2 `i `ui ]
"295
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 295: uint8_t opcode = 0x2C;
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 296: PORTBbits.RB4=0;
"296
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 297: ENC424J600_writeSPI(&opcode);
"297
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 298: for (uint8_t i = 0; i < 6; i++) {
"298
{
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 6 `i 658  ]
[e $U 659  ]
[e :U 658 ]
{
[; ;ENC424J600.c: 299: ENC424J600_readSPI(&temp[i]);
"299
[e ( _ENC424J600_readSPI (1 &U *U + &U F5876 * -> _i `ux -> -> # *U &U F5876 `ui `ux ]
"300
}
"298
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 6 `i 658  ]
[e :U 659 ]
"300
}
[; ;ENC424J600.c: 300: }
[; ;ENC424J600.c: 301: PORTBbits.RB4=1;
"301
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 302: return ENC424J600_updateReceiveStatusVector(&temp[0]);
"302
[e ) ( _ENC424J600_updateReceiveStatusVector (1 &U *U + &U F5876 * -> -> -> 0 `i `ui `ux -> -> # *U &U F5876 `ui `ux ]
[e $UE 657  ]
[; ;ENC424J600.c: 303: }
"303
[e :UE 657 ]
}
"305
[v _ethernetController_pollInterruptFlags `(S609 ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 305: interruptFlags_t ethernetController_pollInterruptFlags() {
[e :U _ethernetController_pollInterruptFlags ]
[f ]
"306
[v _flags `S609 ~T0 @X0 1 a ]
"307
[v _reg `ui ~T0 @X0 1 a ]
[; ;ENC424J600.c: 306: interruptFlags_t flags;
[; ;ENC424J600.c: 307: uint16_t reg = ENC424J600_getInterruptFlags();
[e = _reg ( _ENC424J600_getInterruptFlags ..  ]
[; ;ENC424J600.c: 308: flags.MODEXIF = (reg & (1 << 14)) != 0 ? 1 : 0;
"308
[e = . _flags 0 -> ? != & _reg -> << -> 1 `i -> 14 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 309: flags.HASHIF = (reg & (1 << 13)) != 0 ? 1 : 0;
"309
[e = . _flags 1 -> ? != & _reg -> << -> 1 `i -> 13 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 310: flags.AESIF = (reg & (1 << 12)) != 0 ? 1 : 0;
"310
[e = . _flags 2 -> ? != & _reg -> << -> 1 `i -> 12 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 311: flags.LINKIF = (reg & (1 << 11)) != 0 ? 1 : 0;
"311
[e = . _flags 3 -> ? != & _reg -> << -> 1 `i -> 11 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 313: flags.PKTIF = (reg & (1 << 6)) != 0 ? 1 : 0;
"313
[e = . _flags 4 -> ? != & _reg -> << -> 1 `i -> 6 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 314: flags.DMAIF = (reg & (1 << 5)) != 0 ? 1 : 0;
"314
[e = . _flags 5 -> ? != & _reg -> << -> 1 `i -> 5 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 316: flags.TXIF = (reg & (1 << 3)) != 0 ? 1 : 0;
"316
[e = . _flags 6 -> ? != & _reg -> << -> 1 `i -> 3 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 317: flags.TXABTIF = (reg & (1 << 2)) != 0 ? 1 : 0;
"317
[e = . _flags 7 -> ? != & _reg -> << -> 1 `i -> 2 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 318: flags.RXABTIF = (reg & (1 << 1)) != 0 ? 1 : 0;
"318
[e = . _flags 8 -> ? != & _reg -> << -> 1 `i -> 1 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 319: flags.PCFULIF = (reg & (1 << 0)) != 0 ? 1 : 0;
"319
[e = . _flags 9 -> ? != & _reg -> << -> 1 `i -> 0 `i `ui -> -> 0 `i `ui : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 320: return flags;
"320
[e ) _flags ]
[e $UE 661  ]
[; ;ENC424J600.c: 321: }
"321
[e :UE 661 ]
}
"323
[v _ethernetController_clearInterruptFlag `(v ~T0 @X0 1 ef1`uc ]
{
[; ;ENC424J600.c: 323: void ethernetController_clearInterruptFlag(uint8_t flag) {
[e :U _ethernetController_clearInterruptFlag ]
[v _flag `uc ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 324: ENC424J600_clearInterruptFlag(flag);
"324
[e ( _ENC424J600_clearInterruptFlag (1 _flag ]
[; ;ENC424J600.c: 325: }
"325
[e :UE 662 ]
}
"327
[v _ethernetController_updateNextPacketPointer `(v ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 327: void ethernetController_updateNextPacketPointer() {
[e :U _ethernetController_updateNextPacketPointer ]
[f ]
"328
[v _nextPktPointer `ui ~T0 @X0 1 a ]
"329
[v _opcode `uc ~T0 @X0 1 a ]
"330
[v _newPointerL `uc ~T0 @X0 1 a ]
[v _newPointerH `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 328: uint16_t nextPktPointer;
[; ;ENC424J600.c: 329: uint8_t opcode;
[; ;ENC424J600.c: 330: uint8_t newPointerL, newPointerH;
[; ;ENC424J600.c: 331: nextPktPointer = ENC424J600_getNextPacketPointer();
"331
[e = _nextPktPointer ( _ENC424J600_getNextPacketPointer ..  ]
[; ;ENC424J600.c: 332: ENC424J600_setERXDATAReadPointer(nextPktPointer);
"332
[e ( _ENC424J600_setERXDATAReadPointer (1 _nextPktPointer ]
[; ;ENC424J600.c: 333: opcode = 0x2C;
"333
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 334: PORTBbits.RB4=0;
"334
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 335: ENC424J600_writeSPI(&opcode);
"335
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 336: ENC424J600_readSPI(&newPointerL);
"336
[e ( _ENC424J600_readSPI (1 &U _newPointerL ]
[; ;ENC424J600.c: 337: ENC424J600_readSPI(&newPointerH);
"337
[e ( _ENC424J600_readSPI (1 &U _newPointerH ]
[; ;ENC424J600.c: 338: PORTBbits.RB4=1;
"338
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 340: ENC424J600_setNextPacketPointer((uint16_t) ((newPointerL & (unsigned) 0x00ff) | ((unsigned) (newPointerH << 8)&(unsigned) 0xff00)));
"340
[e ( _ENC424J600_setNextPacketPointer (1 | & -> _newPointerL `ui -> -> 255 `i `ui & -> << -> _newPointerH `i -> 8 `i `ui -> 65280 `ui ]
[; ;ENC424J600.c: 341: }
"341
[e :UE 663 ]
}
"343
[v _ethernetController_streamFromRXBuffer `(uc ~T0 @X0 1 ef2`uc`ui ]
{
[; ;ENC424J600.c: 343: uint8_t ethernetController_streamFromRXBuffer(uint8_t startEnd, uint16_t startAddress) {
[e :U _ethernetController_streamFromRXBuffer ]
[v _startEnd `uc ~T0 @X0 1 r1 ]
[v _startAddress `ui ~T0 @X0 1 r2 ]
[f ]
"344
[v _temp `uc ~T0 @X0 1 a ]
"345
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 344: uint8_t temp;
[; ;ENC424J600.c: 345: uint8_t opcode;
[; ;ENC424J600.c: 346: switch (startEnd) {
"346
[e $U 666  ]
{
[; ;ENC424J600.c: 347: case 0:
"347
[e :U 667 ]
[; ;ENC424J600.c: 348: ENC424J600_setERXDATAReadPointer(startAddress);
"348
[e ( _ENC424J600_setERXDATAReadPointer (1 _startAddress ]
[; ;ENC424J600.c: 349: opcode = 0x2C;
"349
[e = _opcode -> -> 44 `i `uc ]
[; ;ENC424J600.c: 350: PORTBbits.RB4=0;
"350
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 351: ENC424J600_writeSPI(&opcode);
"351
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 352: return 0;
"352
[e ) -> -> 0 `i `uc ]
[e $UE 664  ]
[; ;ENC424J600.c: 353: case 1:
"353
[e :U 668 ]
[; ;ENC424J600.c: 354: ENC424J600_readSPI(&temp);
"354
[e ( _ENC424J600_readSPI (1 &U _temp ]
[; ;ENC424J600.c: 355: return temp;
"355
[e ) _temp ]
[e $UE 664  ]
[; ;ENC424J600.c: 356: case 2:
"356
[e :U 669 ]
[; ;ENC424J600.c: 357: PORTBbits.RB4=1;
"357
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 359: if (ethernetController_getNextPacketPointer() == 0x3000) {
"359
[e $ ! == ( _ethernetController_getNextPacketPointer ..  -> -> 12288 `i `ui 670  ]
{
[; ;ENC424J600.c: 360: ENC424J600_setRXTailPointer(0x55FE);
"360
[e ( _ENC424J600_setRXTailPointer (1 -> -> 22014 `i `ui ]
"361
}
[; ;ENC424J600.c: 361: } else {
[e $U 671  ]
[e :U 670 ]
{
[; ;ENC424J600.c: 362: ENC424J600_setRXTailPointer(ethernetController_getNextPacketPointer() - 2);
"362
[e ( _ENC424J600_setRXTailPointer (1 - ( _ethernetController_getNextPacketPointer ..  -> -> 2 `i `ui ]
"363
}
[e :U 671 ]
[; ;ENC424J600.c: 363: }
[; ;ENC424J600.c: 366: ENC424J600_writeSingleByte(0b11001100);
"366
[e ( _ENC424J600_writeSingleByte (1 -> -> 204 `i `uc ]
[; ;ENC424J600.c: 367: return 0;
"367
[e ) -> -> 0 `i `uc ]
[e $UE 664  ]
"368
}
[; ;ENC424J600.c: 368: }
[e $U 665  ]
"346
[e :U 666 ]
[e [\ _startEnd , $ -> -> 0 `i `uc 667
 , $ -> -> 1 `i `uc 668
 , $ -> -> 2 `i `uc 669
 665 ]
"368
[e :U 665 ]
[; ;ENC424J600.c: 369: return 0;
"369
[e ) -> -> 0 `i `uc ]
[e $UE 664  ]
[; ;ENC424J600.c: 370: }
"370
[e :UE 664 ]
}
"372
[v _ethernetController_dropPacket `(v ~T0 @X0 1 ef1`*S607 ]
{
[; ;ENC424J600.c: 372: void ethernetController_dropPacket(ethernetFrame_t *frame) {
[e :U _ethernetController_dropPacket ]
[v _frame `*S607 ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 387: if (ethernetController_getNextPacketPointer() == 0x3000) {
"387
[e $ ! == ( _ethernetController_getNextPacketPointer ..  -> -> 12288 `i `ui 673  ]
{
[; ;ENC424J600.c: 388: ENC424J600_setRXTailPointer(0x5FFF - 1);
"388
[e ( _ENC424J600_setRXTailPointer (1 -> - -> 24575 `i -> 1 `i `ui ]
"389
}
[; ;ENC424J600.c: 389: } else {
[e $U 674  ]
[e :U 673 ]
{
[; ;ENC424J600.c: 390: ENC424J600_setRXTailPointer(ethernetController_getNextPacketPointer() - 2);
"390
[e ( _ENC424J600_setRXTailPointer (1 - ( _ethernetController_getNextPacketPointer ..  -> -> 2 `i `ui ]
"391
}
[e :U 674 ]
[; ;ENC424J600.c: 391: }
[; ;ENC424J600.c: 393: ENC424J600_writeSingleByte(0b11001100);
"393
[e ( _ENC424J600_writeSingleByte (1 -> -> 204 `i `uc ]
[; ;ENC424J600.c: 394: }
"394
[e :UE 672 ]
}
"396
[v _ethernetController_newPacketAvailable `(uc ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 396: uint8_t ethernetController_newPacketAvailable() {
[e :U _ethernetController_newPacketAvailable ]
[f ]
[; ;ENC424J600.c: 397: return (unsigned) (ENC424J600_getPacketCount() != 0);
"397
[e ) -> -> -> != -> ( _ENC424J600_getPacketCount ..  `i -> 0 `i `i `ui `uc ]
[e $UE 675  ]
[; ;ENC424J600.c: 398: }
"398
[e :UE 675 ]
}
"400
[v _ethernetController_updateLinkStatus `(v ~T0 @X0 1 ef1`*S608 ]
{
[; ;ENC424J600.c: 400: void ethernetController_updateLinkStatus(ethernetConnection_t * state) {
[e :U _ethernetController_updateLinkStatus ]
[v _state `*S608 ~T0 @X0 1 r1 ]
[f ]
"401
[v _temp `uc ~T0 @X0 1 a ]
[v _temp16 `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 401: uint8_t temp, temp16;
[; ;ENC424J600.c: 402: ENC424J600_readControlRegisterUnbanked(0x1B, &temp);
"402
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> -> 27 `i `uc &U _temp ]
[; ;ENC424J600.c: 403: if (temp & 0x01) {
"403
[e $ ! != & -> _temp `i -> 1 `i -> 0 `i 677  ]
{
[; ;ENC424J600.c: 404: state->link = LINK_ESTABLISHED;
"404
[e = . *U _state 0 . `E5507 1 ]
"405
}
[; ;ENC424J600.c: 405: } else {
[e $U 678  ]
[e :U 677 ]
{
[; ;ENC424J600.c: 406: state->link = NO_LINK;
"406
[e = . *U _state 0 . `E5507 0 ]
"407
}
[e :U 678 ]
[; ;ENC424J600.c: 407: }
[; ;ENC424J600.c: 409: ENC424J600_readPHYRegister(0x1F, &temp16);
"409
[e ( _ENC424J600_readPHYRegister (2 , -> -> 31 `i `uc -> &U _temp16 `*ui ]
[; ;ENC424J600.c: 411: if (temp16 & (1 << 3)) {
"411
[e $ ! != & -> _temp16 `i << -> 1 `i -> 3 `i -> 0 `i 679  ]
{
[; ;ENC424J600.c: 412: state->speed = HUNDRED_MBIT;
"412
[e = . *U _state 1 . `E5511 1 ]
"413
}
[; ;ENC424J600.c: 413: } else {
[e $U 680  ]
[e :U 679 ]
{
[; ;ENC424J600.c: 414: state->speed = TEN_MBIT;
"414
[e = . *U _state 1 . `E5511 0 ]
"415
}
[e :U 680 ]
[; ;ENC424J600.c: 415: }
[; ;ENC424J600.c: 417: if (temp16 & (1 << 4)) {
"417
[e $ ! != & -> _temp16 `i << -> 1 `i -> 4 `i -> 0 `i 681  ]
{
[; ;ENC424J600.c: 418: state->duplex = FULL_DUPLEX;
"418
[e = . *U _state 2 . `E5515 1 ]
"419
}
[; ;ENC424J600.c: 419: } else {
[e $U 682  ]
[e :U 681 ]
{
[; ;ENC424J600.c: 420: state->duplex = HALF_DUPLEX;
"420
[e = . *U _state 2 . `E5515 0 ]
"421
}
[e :U 682 ]
[; ;ENC424J600.c: 421: }
[; ;ENC424J600.c: 422: }
"422
[e :UE 676 ]
}
"424
[v _ethernetController_setLEDStatus `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;ENC424J600.c: 424: void ethernetController_setLEDStatus(uint8_t LED, uint8_t status) {
[e :U _ethernetController_setLEDStatus ]
[v _LED `uc ~T0 @X0 1 r1 ]
[v _status `uc ~T0 @X0 1 r2 ]
[f ]
"425
[v _data `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 425: uint8_t data;
[; ;ENC424J600.c: 426: ENC424J600_readControlRegisterUnbanked(0x15 + 0x60, &data);
"426
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 21 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 427: if (LED == LEDB) {
"427
[e $ ! == -> _LED `i -> . `E5558 1 `i 684  ]
{
[; ;ENC424J600.c: 429: if (status == LED_ON) {
"429
[e $ ! == -> _status `i -> . `E5561 0 `i 685  ]
{
[; ;ENC424J600.c: 430: data &= ~0x0f;
"430
[e =& _data -> ~ -> 15 `i `uc ]
"431
}
[; ;ENC424J600.c: 431: } else if (status == LED_OFF) {
[e $U 686  ]
[e :U 685 ]
[e $ ! == -> _status `i -> . `E5561 1 `i 687  ]
{
[; ;ENC424J600.c: 433: data &= ~0x0f;
"433
[e =& _data -> ~ -> 15 `i `uc ]
[; ;ENC424J600.c: 434: data |= 0x01;
"434
[e =| _data -> -> 1 `i `uc ]
"435
}
[e :U 687 ]
"436
[e :U 686 ]
}
[; ;ENC424J600.c: 435: }
[; ;ENC424J600.c: 436: } else if (LED == LEDA) {
[e $U 688  ]
[e :U 684 ]
[e $ ! == -> _LED `i -> . `E5558 0 `i 689  ]
{
[; ;ENC424J600.c: 438: if (status == LED_ON) {
"438
[e $ ! == -> _status `i -> . `E5561 0 `i 690  ]
{
[; ;ENC424J600.c: 439: data &= ~(0x0f << 4);
"439
[e =& _data -> ~ << -> 15 `i -> 4 `i `uc ]
"440
}
[; ;ENC424J600.c: 440: } else if (status == LED_OFF) {
[e $U 691  ]
[e :U 690 ]
[e $ ! == -> _status `i -> . `E5561 1 `i 692  ]
{
[; ;ENC424J600.c: 442: data &= ~(0x0f << 4);
"442
[e =& _data -> ~ << -> 15 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 443: data |= (0x01 << 4);
"443
[e =| _data -> << -> 1 `i -> 4 `i `uc ]
"444
}
[e :U 692 ]
"445
[e :U 691 ]
}
[e :U 689 ]
"446
[e :U 688 ]
[; ;ENC424J600.c: 444: }
[; ;ENC424J600.c: 445: }
[; ;ENC424J600.c: 446: ENC424J600_writeControlRegisterUnbanked(0x15 + 0x60, &data);
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 21 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 447: }
"447
[e :UE 683 ]
}
"449
[v _ethernetController_setLEDConfiguration `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;ENC424J600.c: 449: void ethernetController_setLEDConfiguration(uint8_t LED, uint8_t conf) {
[e :U _ethernetController_setLEDConfiguration ]
[v _LED `uc ~T0 @X0 1 r1 ]
[v _conf `uc ~T0 @X0 1 r2 ]
[f ]
"450
[v _data `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 450: uint8_t data;
[; ;ENC424J600.c: 451: ENC424J600_readControlRegisterUnbanked(0x15 + 0x60, &data);
"451
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 21 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 452: if (LED == LEDB) {
"452
[e $ ! == -> _LED `i -> . `E5558 1 `i 694  ]
{
[; ;ENC424J600.c: 454: switch (conf) {
"454
[e $U 696  ]
{
[; ;ENC424J600.c: 455: default:
"455
[e :U 697 ]
[; ;ENC424J600.c: 456: case LED_OFF:
"456
[e :U 698 ]
[; ;ENC424J600.c: 457: data &= ~0x0f;
"457
[e =& _data -> ~ -> 15 `i `uc ]
[; ;ENC424J600.c: 458: data |= 0x01;
"458
[e =| _data -> -> 1 `i `uc ]
[; ;ENC424J600.c: 459: break;
"459
[e $U 695  ]
[; ;ENC424J600.c: 460: case LED_ON:
"460
[e :U 699 ]
[; ;ENC424J600.c: 461: data &= ~0x0f;
"461
[e =& _data -> ~ -> 15 `i `uc ]
[; ;ENC424J600.c: 462: break;
"462
[e $U 695  ]
[; ;ENC424J600.c: 463: case LED_TRANSMIT_RECEIVE_EVENTS:
"463
[e :U 700 ]
[; ;ENC424J600.c: 464: data &= ~0x0f;
"464
[e =& _data -> ~ -> 15 `i `uc ]
[; ;ENC424J600.c: 465: data |= 0x06;
"465
[e =| _data -> -> 6 `i `uc ]
[; ;ENC424J600.c: 466: break;
"466
[e $U 695  ]
"467
}
[; ;ENC424J600.c: 467: }
[e $U 695  ]
"454
[e :U 696 ]
[e [\ _conf , $ -> . `E5561 1 `uc 698
 , $ -> . `E5561 0 `uc 699
 , $ -> . `E5561 2 `uc 700
 697 ]
"467
[e :U 695 ]
"468
}
[; ;ENC424J600.c: 468: } else if (LED == LEDA) {
[e $U 701  ]
[e :U 694 ]
[e $ ! == -> _LED `i -> . `E5558 0 `i 702  ]
{
[; ;ENC424J600.c: 469: switch (conf) {
"469
[e $U 704  ]
{
[; ;ENC424J600.c: 470: default:
"470
[e :U 705 ]
[; ;ENC424J600.c: 471: case LED_OFF:
"471
[e :U 706 ]
[; ;ENC424J600.c: 472: data &= ~(0x0f << 4);
"472
[e =& _data -> ~ << -> 15 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 473: data |= (0x01 << 4);
"473
[e =| _data -> << -> 1 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 474: break;
"474
[e $U 703  ]
[; ;ENC424J600.c: 475: case LED_ON:
"475
[e :U 707 ]
[; ;ENC424J600.c: 476: data &= ~(0x0f << 4);
"476
[e =& _data -> ~ << -> 15 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 477: break;
"477
[e $U 703  ]
[; ;ENC424J600.c: 478: case LED_TRANSMIT_RECEIVE_EVENTS:
"478
[e :U 708 ]
[; ;ENC424J600.c: 479: data &= ~(0x0f << 4);
"479
[e =& _data -> ~ << -> 15 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 480: data |= (0x06 << 4);
"480
[e =| _data -> << -> 6 `i -> 4 `i `uc ]
[; ;ENC424J600.c: 481: break;
"481
[e $U 703  ]
"482
}
[; ;ENC424J600.c: 482: }
[e $U 703  ]
"469
[e :U 704 ]
[e [\ _conf , $ -> . `E5561 1 `uc 706
 , $ -> . `E5561 0 `uc 707
 , $ -> . `E5561 2 `uc 708
 705 ]
"482
[e :U 703 ]
"483
}
[e :U 702 ]
"484
[e :U 701 ]
[; ;ENC424J600.c: 483: }
[; ;ENC424J600.c: 484: ENC424J600_writeControlRegisterUnbanked(0x15 + 0x60, &data);
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 21 `i -> 96 `i `uc &U _data ]
[; ;ENC424J600.c: 485: }
"485
[e :UE 693 ]
}
"487
[v _ethernetController_getCurrentPacketCount `(uc ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 487: uint8_t ethernetController_getCurrentPacketCount() {
[e :U _ethernetController_getCurrentPacketCount ]
[f ]
[; ;ENC424J600.c: 488: return ENC424J600_getPacketCount();
"488
[e ) ( _ENC424J600_getPacketCount ..  ]
[e $UE 709  ]
[; ;ENC424J600.c: 489: }
"489
[e :UE 709 ]
}
"491
[v _ethernetController_getNextPacketPointer `(ui ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 491: uint16_t ethernetController_getNextPacketPointer() {
[e :U _ethernetController_getNextPacketPointer ]
[f ]
[; ;ENC424J600.c: 492: return ENC424J600_getNextPacketPointer();
"492
[e ) ( _ENC424J600_getNextPacketPointer ..  ]
[e $UE 710  ]
[; ;ENC424J600.c: 493: }
"493
[e :UE 710 ]
}
"497
[v _ENC424J600_enableReception `(v ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 497: void static ENC424J600_enableReception() {
[e :U _ENC424J600_enableReception ]
[f ]
[; ;ENC424J600.c: 498: ENC424J600_writeSingleByte(0b11101000);
"498
[e ( _ENC424J600_writeSingleByte (1 -> -> 232 `i `uc ]
[; ;ENC424J600.c: 499: }
"499
[e :UE 711 ]
}
"501
[v _ENC424J600_setTXLength `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 501: void static ENC424J600_setTXLength(uint16_t len) {
[e :U _ENC424J600_setTXLength ]
[v _len `ui ~T0 @X0 1 r1 ]
[f ]
"502
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 502: uint8_t lowByte = len & 0x00ff;
[e = _lowByte -> & _len -> -> 255 `i `ui `uc ]
"503
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 503: uint8_t highByte = len >> 8;
[e = _highByte -> >> _len -> 8 `i `uc ]
[; ;ENC424J600.c: 504: ENC424J600_writeControlRegisterUnbanked(0x02 + 0x00, &lowByte);
"504
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 2 `i -> 0 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 505: ENC424J600_writeControlRegisterUnbanked(0x03 + 0x00, &highByte);
"505
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 3 `i -> 0 `i `uc &U _highByte ]
[; ;ENC424J600.c: 506: }
"506
[e :UE 712 ]
}
"508
[v _ENC424J600_setTXStartAddress `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 508: void static ENC424J600_setTXStartAddress(uint16_t addr) {
[e :U _ENC424J600_setTXStartAddress ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"509
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 509: uint8_t lowByte = addr & 0xff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"510
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 510: uint8_t highByte = (addr & 0xff00) >> 8;
[e = _highByte -> >> & _addr -> 65280 `ui -> 8 `i `uc ]
[; ;ENC424J600.c: 511: ENC424J600_writeControlRegisterUnbanked(0x00 + 0x00, &lowByte);
"511
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 0 `i -> 0 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 512: ENC424J600_writeControlRegisterUnbanked(0x01 + 0x00, &highByte);
"512
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 1 `i -> 0 `i `uc &U _highByte ]
[; ;ENC424J600.c: 513: }
"513
[e :UE 713 ]
}
"515
[v _ENC424J600_setGPDATAWritePointer `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 515: void static ENC424J600_setGPDATAWritePointer(uint16_t addr) {
[e :U _ENC424J600_setGPDATAWritePointer ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"516
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 516: uint8_t opcode = 0x6C;
[e = _opcode -> -> 108 `i `uc ]
"517
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 517: uint8_t lowByte = addr & 0x00ff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"518
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 518: uint8_t highByte = (addr & 0xff00) >> 8;
[e = _highByte -> >> & _addr -> 65280 `ui -> 8 `i `uc ]
[; ;ENC424J600.c: 519: PORTBbits.RB4=0;
"519
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 520: ENC424J600_writeSPI(&opcode);
"520
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 521: ENC424J600_writeSPI(&lowByte);
"521
[e ( _ENC424J600_writeSPI (1 &U _lowByte ]
[; ;ENC424J600.c: 522: ENC424J600_writeSPI(&highByte);
"522
[e ( _ENC424J600_writeSPI (1 &U _highByte ]
[; ;ENC424J600.c: 523: PORTBbits.RB4=1;
"523
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 524: }
"524
[e :UE 714 ]
}
"526
[v _ENC424J600_setGPDATAReadPointer `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 526: void static ENC424J600_setGPDATAReadPointer(uint16_t addr) {
[e :U _ENC424J600_setGPDATAReadPointer ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"527
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 527: uint8_t opcode = 0x60;
[e = _opcode -> -> 96 `i `uc ]
"528
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 528: uint8_t lowByte = addr & 0x00ff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"529
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 529: uint8_t highByte = (addr & 0xff00) >> 8;
[e = _highByte -> >> & _addr -> 65280 `ui -> 8 `i `uc ]
[; ;ENC424J600.c: 530: PORTBbits.RB4=0;
"530
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 531: ENC424J600_writeSPI(&opcode);
"531
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 532: ENC424J600_writeSPI(&lowByte);
"532
[e ( _ENC424J600_writeSPI (1 &U _lowByte ]
[; ;ENC424J600.c: 533: ENC424J600_writeSPI(&highByte);
"533
[e ( _ENC424J600_writeSPI (1 &U _highByte ]
[; ;ENC424J600.c: 534: PORTBbits.RB4=1;
"534
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 535: }
"535
[e :UE 715 ]
}
"537
[v _ENC424J600_setERXDATAReadPointer `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 537: void static ENC424J600_setERXDATAReadPointer(uint16_t addr) {
[e :U _ENC424J600_setERXDATAReadPointer ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"538
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 538: uint8_t opcode = 0x64;
[e = _opcode -> -> 100 `i `uc ]
"539
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 539: uint8_t lowByte = addr & 0x00ff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"540
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 540: uint8_t highByte = (addr >> 8) & 0xff;
[e = _highByte -> & >> _addr -> 8 `i -> -> 255 `i `ui `uc ]
[; ;ENC424J600.c: 541: PORTBbits.RB4=0;
"541
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 542: ENC424J600_writeSPI(&opcode);
"542
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 543: ENC424J600_writeSPI(&lowByte);
"543
[e ( _ENC424J600_writeSPI (1 &U _lowByte ]
[; ;ENC424J600.c: 544: ENC424J600_writeSPI(&highByte);
"544
[e ( _ENC424J600_writeSPI (1 &U _highByte ]
[; ;ENC424J600.c: 545: PORTBbits.RB4=1;
"545
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 546: }
"546
[e :UE 716 ]
}
"548
[v _ENC424J600_setRXBufferStartAddress `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 548: void static ENC424J600_setRXBufferStartAddress(uint16_t addr) {
[e :U _ENC424J600_setRXBufferStartAddress ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"549
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 549: uint8_t lowByte = addr & 0x00ff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"550
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 550: uint8_t highByte = (addr >> 8) & 0xff;
[e = _highByte -> & >> _addr -> 8 `i -> -> 255 `i `ui `uc ]
[; ;ENC424J600.c: 551: ENC424J600_writeControlRegisterUnbanked(0x04 + 0x00, &lowByte);
"551
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 4 `i -> 0 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 552: ENC424J600_writeControlRegisterUnbanked(0x05 + 0x00, &highByte);
"552
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 5 `i -> 0 `i `uc &U _highByte ]
[; ;ENC424J600.c: 553: }
"553
[e :UE 717 ]
}
"555
[v _ENC424J600_setRXTailPointer `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 555: void static ENC424J600_setRXTailPointer(uint16_t addr) {
[e :U _ENC424J600_setRXTailPointer ]
[v _addr `ui ~T0 @X0 1 r1 ]
[f ]
"556
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 556: uint8_t lowByte = addr & 0x00ff;
[e = _lowByte -> & _addr -> -> 255 `i `ui `uc ]
"557
[v _highByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 557: uint8_t highByte = (addr >> 8) & 0xff;
[e = _highByte -> & >> _addr -> 8 `i -> -> 255 `i `ui `uc ]
[; ;ENC424J600.c: 558: ENC424J600_writeControlRegisterUnbanked(0x06 + 0x00, &lowByte);
"558
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 6 `i -> 0 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 559: ENC424J600_writeControlRegisterUnbanked(0x07 + 0x00, &highByte);
"559
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 7 `i -> 0 `i `uc &U _highByte ]
[; ;ENC424J600.c: 560: }
"560
[e :UE 718 ]
}
"562
[v _ENC424J600_setNextPacketPointer `(v ~T0 @X0 1 sf1`ui ]
{
[; ;ENC424J600.c: 562: void static ENC424J600_setNextPacketPointer(uint16_t ptr) {
[e :U _ENC424J600_setNextPacketPointer ]
[v _ptr `ui ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 563: nextPacketPointer = ptr;
"563
[e = _nextPacketPointer _ptr ]
[; ;ENC424J600.c: 564: }
"564
[e :UE 719 ]
}
"566
[v _ENC424J600_getNextPacketPointer `(ui ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 566: uint16_t static ENC424J600_getNextPacketPointer() {
[e :U _ENC424J600_getNextPacketPointer ]
[f ]
[; ;ENC424J600.c: 567: return nextPacketPointer;
"567
[e ) _nextPacketPointer ]
[e $UE 720  ]
[; ;ENC424J600.c: 568: }
"568
[e :UE 720 ]
}
"570
[v _ENC424J600_getPacketCount `(uc ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 570: uint8_t static ENC424J600_getPacketCount() {
[e :U _ENC424J600_getPacketCount ]
[f ]
"571
[v _lowByte `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 571: uint8_t lowByte = 0;
[e = _lowByte -> -> 0 `i `uc ]
[; ;ENC424J600.c: 572: ENC424J600_readControlRegisterUnbanked(0x1A + 0x00, &lowByte);
"572
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 26 `i -> 0 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 573: return (uint32_t) lowByte;
"573
[e ) -> -> _lowByte `ul `uc ]
[e $UE 721  ]
[; ;ENC424J600.c: 574: }
"574
[e :UE 721 ]
}
"576
[v _ENC424J600_enableAutoMACInsertion `(v ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 576: void static ENC424J600_enableAutoMACInsertion() {
[e :U _ENC424J600_enableAutoMACInsertion ]
[f ]
"577
[v _temp `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 577: uint8_t temp = 0;
[e = _temp -> -> 0 `i `uc ]
[; ;ENC424J600.c: 578: ENC424J600_readControlRegisterUnbanked(0x0F + 0x60, &temp);
"578
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 15 `i -> 96 `i `uc &U _temp ]
[; ;ENC424J600.c: 579: temp |= (1 << 5);
"579
[e =| _temp -> << -> 1 `i -> 5 `i `uc ]
[; ;ENC424J600.c: 580: ENC424J600_writeControlRegisterUnbanked(0x0F + 0x60, &temp);
"580
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 15 `i -> 96 `i `uc &U _temp ]
[; ;ENC424J600.c: 581: }
"581
[e :UE 722 ]
}
"583
[v _ENC424J600_disableAutoMACInsertion `(v ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 583: void static ENC424J600_disableAutoMACInsertion() {
[e :U _ENC424J600_disableAutoMACInsertion ]
[f ]
"584
[v _temp `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 584: uint8_t temp = 0;
[e = _temp -> -> 0 `i `uc ]
[; ;ENC424J600.c: 585: ENC424J600_readControlRegisterUnbanked(0x0F + 0x60, &temp);
"585
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 15 `i -> 96 `i `uc &U _temp ]
[; ;ENC424J600.c: 586: temp &= ~(1 << 5);
"586
[e =& _temp -> ~ << -> 1 `i -> 5 `i `uc ]
[; ;ENC424J600.c: 587: ENC424J600_writeControlRegisterUnbanked(0x0F + 0x60, &temp);
"587
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 15 `i -> 96 `i `uc &U _temp ]
[; ;ENC424J600.c: 588: }
"588
[e :UE 723 ]
}
"590
[v _ENC424J600_writeControlRegisterUnbanked `(v ~T0 @X0 1 sf2`uc`*uc ]
{
[; ;ENC424J600.c: 590: void static ENC424J600_writeControlRegisterUnbanked(uint8_t addr, uint8_t *data) {
[e :U _ENC424J600_writeControlRegisterUnbanked ]
[v _addr `uc ~T0 @X0 1 r1 ]
[v _data `*uc ~T0 @X0 1 r2 ]
[f ]
"591
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 591: uint8_t opcode = 0x22;
[e = _opcode -> -> 34 `i `uc ]
[; ;ENC424J600.c: 592: PORTBbits.RB4=0;
"592
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 593: ENC424J600_writeSPI(&opcode);
"593
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 594: ENC424J600_writeSPI(&addr);
"594
[e ( _ENC424J600_writeSPI (1 &U _addr ]
[; ;ENC424J600.c: 595: ENC424J600_writeSPI(data);
"595
[e ( _ENC424J600_writeSPI (1 _data ]
[; ;ENC424J600.c: 596: PORTBbits.RB4=1;
"596
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 597: }
"597
[e :UE 724 ]
}
"599
[v _ENC424J600_readControlRegisterUnbanked `(v ~T0 @X0 1 sf2`uc`*uc ]
{
[; ;ENC424J600.c: 599: void static ENC424J600_readControlRegisterUnbanked(uint8_t addr, uint8_t *data) {
[e :U _ENC424J600_readControlRegisterUnbanked ]
[v _addr `uc ~T0 @X0 1 r1 ]
[v _data `*uc ~T0 @X0 1 r2 ]
[f ]
"600
[v _opcode `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 600: uint8_t opcode = 0x20;
[e = _opcode -> -> 32 `i `uc ]
[; ;ENC424J600.c: 601: PORTBbits.RB4=0;
"601
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 602: ENC424J600_writeSPI(&opcode);
"602
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 603: ENC424J600_writeSPI(&addr);
"603
[e ( _ENC424J600_writeSPI (1 &U _addr ]
[; ;ENC424J600.c: 604: ENC424J600_readSPI(data);
"604
[e ( _ENC424J600_readSPI (1 _data ]
[; ;ENC424J600.c: 605: PORTBbits.RB4=1;
"605
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 606: }
"606
[e :UE 725 ]
}
"608
[v _ENC424J600_initSPI `(v ~T0 @X0 1 sf ]
{
[; ;ENC424J600.c: 608: void static ENC424J600_initSPI() {
[e :U _ENC424J600_initSPI ]
[f ]
[; ;ENC424J600.c: 609: SSP1CON1bits.SSPEN = 0;
"609
[e = . . _SSP1CON1bits 0 2 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 610: SSP1STATbits.CKE = 1;
"610
[e = . . _SSP1STATbits 2 6 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 612: TRISBbits.TRISB0 = 1;
"612
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 613: ANSELBbits.ANSB0 = 0;
"613
[e = . . _ANSELBbits 0 0 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 614: TRISBbits.TRISB1 = 0;
"614
[e = . . _TRISBbits 0 1 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 615: ANSELBbits.ANSB1 = 0;
"615
[e = . . _ANSELBbits 0 1 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 616: TRISBbits.TRISB3 = 0;
"616
[e = . . _TRISBbits 0 3 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 617: ANSELBbits.ANSB3 = 0;
"617
[e = . . _ANSELBbits 0 3 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 618: TRISBbits.TRISB4 = 0;
"618
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 619: ANSELBbits.ANSB4 = 0;
"619
[e = . . _ANSELBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 620: PORTBbits.RB4=1;
"620
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 621: SSP1CON1bits.SSPEN = 1;
"621
[e = . . _SSP1CON1bits 0 2 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 622: }
"622
[e :UE 726 ]
}
"624
[v _ENC424J600_writeSPI `(v ~T0 @X0 1 sf1`*uc ]
{
[; ;ENC424J600.c: 624: void static ENC424J600_writeSPI(uint8_t *data) {
[e :U _ENC424J600_writeSPI ]
[v _data `*uc ~T0 @X0 1 r1 ]
[f ]
"626
[v _timeoutCounter `ul ~T0 @X0 1 a ]
[; ;ENC424J600.c: 626: uint32_t timeoutCounter = 0;
[e = _timeoutCounter -> -> -> 0 `i `l `ul ]
[; ;ENC424J600.c: 627: SSP1BUF = *data;
"627
[e = _SSP1BUF *U _data ]
[; ;ENC424J600.c: 628: while ((!SSP1STATbits.BF) && (timeoutCounter++ < 0xfff));
"628
[e $U 728  ]
[e :U 729 ]
[e :U 728 ]
[e $ && ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i < ++ _timeoutCounter -> -> -> 1 `i `l `ul -> -> -> 4095 `i `l `ul 729  ]
[e :U 730 ]
[; ;ENC424J600.c: 629: if (timeoutCounter >= 0xfff) {
"629
[e $ ! >= _timeoutCounter -> -> -> 4095 `i `l `ul 731  ]
{
[; ;ENC424J600.c: 630: PORTBbits.RB4=1;
"630
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 631: ENC424J600_initSPI();
"631
[e ( _ENC424J600_initSPI ..  ]
[; ;ENC424J600.c: 632: return;
"632
[e $UE 727  ]
"633
}
[e :U 731 ]
[; ;ENC424J600.c: 633: }
[; ;ENC424J600.c: 634: }
"634
[e :UE 727 ]
}
"636
[v _ENC424J600_readSPI `(v ~T0 @X0 1 sf1`*uc ]
{
[; ;ENC424J600.c: 636: void static ENC424J600_readSPI(uint8_t *data) {
[e :U _ENC424J600_readSPI ]
[v _data `*uc ~T0 @X0 1 r1 ]
[f ]
"638
[v _timeoutCounter `ul ~T0 @X0 1 a ]
[; ;ENC424J600.c: 638: uint32_t timeoutCounter = 0;
[e = _timeoutCounter -> -> -> 0 `i `l `ul ]
[; ;ENC424J600.c: 639: SSP1BUF = 0x00;
"639
[e = _SSP1BUF -> -> 0 `i `uc ]
[; ;ENC424J600.c: 640: while ((!SSP1STATbits.BF) && (timeoutCounter++ < 0xfff));
"640
[e $U 733  ]
[e :U 734 ]
[e :U 733 ]
[e $ && ! != -> . . _SSP1STATbits 2 0 `i -> -> -> 0 `i `Vuc `i < ++ _timeoutCounter -> -> -> 1 `i `l `ul -> -> -> 4095 `i `l `ul 734  ]
[e :U 735 ]
[; ;ENC424J600.c: 641: if (timeoutCounter >= 0xfff) {
"641
[e $ ! >= _timeoutCounter -> -> -> 4095 `i `l `ul 736  ]
{
[; ;ENC424J600.c: 642: PORTBbits.RB4=1;
"642
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 643: ENC424J600_initSPI();
"643
[e ( _ENC424J600_initSPI ..  ]
[; ;ENC424J600.c: 644: return;
"644
[e $UE 732  ]
"645
}
[e :U 736 ]
[; ;ENC424J600.c: 645: }
[; ;ENC424J600.c: 646: *data = SSP1BUF;
"646
[e = *U _data _SSP1BUF ]
[; ;ENC424J600.c: 647: }
"647
[e :UE 732 ]
}
"649
[v _ENC424J600_writeSingleByte `(v ~T0 @X0 1 sf1`uc ]
{
[; ;ENC424J600.c: 649: void static ENC424J600_writeSingleByte(uint8_t opcode) {
[e :U _ENC424J600_writeSingleByte ]
[v _opcode `uc ~T0 @X0 1 r1 ]
[f ]
[; ;ENC424J600.c: 650: PORTBbits.RB4=0;
"650
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;ENC424J600.c: 651: ENC424J600_writeSPI(&opcode);
"651
[e ( _ENC424J600_writeSPI (1 &U _opcode ]
[; ;ENC424J600.c: 652: PORTBbits.RB4=1;
"652
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;ENC424J600.c: 653: }
"653
[e :UE 737 ]
}
"655
[v _ENC424J600_readPHYRegister `(v ~T0 @X0 1 sf2`uc`*ui ]
{
[; ;ENC424J600.c: 655: void static ENC424J600_readPHYRegister(uint8_t addr, uint16_t *data) {
[e :U _ENC424J600_readPHYRegister ]
[v _addr `uc ~T0 @X0 1 r1 ]
[v _data `*ui ~T0 @X0 1 r2 ]
[f ]
"657
[v _PHYaddress `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 657: uint8_t PHYaddress = addr & 0x1F;
[e = _PHYaddress -> & -> _addr `i -> 31 `i `uc ]
"658
[v _unusedBits `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 658: uint8_t unusedBits = 0x01;
[e = _unusedBits -> -> 1 `i `uc ]
"659
[v _temp `uc ~T0 @X0 1 a ]
"660
[v _lowByte `uc ~T0 @X0 1 a ]
"661
[v _highByte `uc ~T0 @X0 1 a ]
"662
[v _timeoutCounter `ul ~T0 @X0 1 a ]
[; ;ENC424J600.c: 659: uint8_t temp;
[; ;ENC424J600.c: 660: uint8_t lowByte;
[; ;ENC424J600.c: 661: uint8_t highByte;
[; ;ENC424J600.c: 662: uint32_t timeoutCounter = 0;
[e = _timeoutCounter -> -> -> 0 `i `l `ul ]
[; ;ENC424J600.c: 664: ENC424J600_writeControlRegisterUnbanked(0x14 + 0x40, &PHYaddress);
"664
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 20 `i -> 64 `i `uc &U _PHYaddress ]
[; ;ENC424J600.c: 665: ENC424J600_writeControlRegisterUnbanked(0x15 + 0x40, &unusedBits);
"665
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 21 `i -> 64 `i `uc &U _unusedBits ]
[; ;ENC424J600.c: 668: ENC424J600_readControlRegisterUnbanked(0x12 + 0x40, &temp);
"668
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 18 `i -> 64 `i `uc &U _temp ]
[; ;ENC424J600.c: 669: temp |= 0x01;
"669
[e =| _temp -> -> 1 `i `uc ]
[; ;ENC424J600.c: 670: ENC424J600_writeControlRegisterUnbanked(0x12 + 0x40, &temp);
"670
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 18 `i -> 64 `i `uc &U _temp ]
[; ;ENC424J600.c: 672: _delay((unsigned long)((26)*(32000000UL/4000000.0)));
"672
[e ( __delay (1 -> * -> -> 26 `i `d / -> -> 32000000 `ul `d .4000000.0 `ul ]
[; ;ENC424J600.c: 674: do {
"674
[e :U 741 ]
{
[; ;ENC424J600.c: 675: ENC424J600_readControlRegisterUnbanked(0x0A + 0x60, &temp);
"675
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 10 `i -> 96 `i `uc &U _temp ]
[; ;ENC424J600.c: 676: timeoutCounter++;
"676
[e ++ _timeoutCounter -> -> -> 1 `i `l `ul ]
"677
}
[; ;ENC424J600.c: 677: } while ((temp & 0x01) && (timeoutCounter < 0xfff));
[e $ && != & -> _temp `i -> 1 `i -> 0 `i < _timeoutCounter -> -> -> 4095 `i `l `ul 741  ]
[e :U 740 ]
[; ;ENC424J600.c: 678: if (timeoutCounter >= 0xfff)
"678
[e $ ! >= _timeoutCounter -> -> -> 4095 `i `l `ul 742  ]
[; ;ENC424J600.c: 679: return;
"679
[e $UE 738  ]
[e :U 742 ]
[; ;ENC424J600.c: 682: ENC424J600_readControlRegisterUnbanked(0x12 + 0x40, &temp);
"682
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 18 `i -> 64 `i `uc &U _temp ]
[; ;ENC424J600.c: 683: temp &= ~0x01;
"683
[e =& _temp -> ~ -> 1 `i `uc ]
[; ;ENC424J600.c: 684: ENC424J600_writeControlRegisterUnbanked(0x12 + 0x40, &temp);
"684
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 18 `i -> 64 `i `uc &U _temp ]
[; ;ENC424J600.c: 687: ENC424J600_readControlRegisterUnbanked(0x08 + 0x60, &lowByte);
"687
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 8 `i -> 96 `i `uc &U _lowByte ]
[; ;ENC424J600.c: 688: ENC424J600_readControlRegisterUnbanked(0x09 + 0x60, &highByte);
"688
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 9 `i -> 96 `i `uc &U _highByte ]
[; ;ENC424J600.c: 689: *data = (lowByte | ((highByte << 8)&0xff00));
"689
[e = *U _data | -> _lowByte `ui & -> << -> _highByte `i -> 8 `i `ui -> 65280 `ui ]
[; ;ENC424J600.c: 690: }
"690
[e :UE 738 ]
}
"692
[v _ENC424J600_getInterruptFlags `(ui ~T0 @X0 1 ef ]
{
[; ;ENC424J600.c: 692: uint16_t ENC424J600_getInterruptFlags() {
[e :U _ENC424J600_getInterruptFlags ]
[f ]
"693
[v _low `uc ~T0 @X0 1 a ]
[v _high `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 693: uint8_t low, high;
[; ;ENC424J600.c: 694: ENC424J600_readControlRegisterUnbanked(0x1D + 0x00, &high);
"694
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 29 `i -> 0 `i `uc &U _high ]
[; ;ENC424J600.c: 695: ENC424J600_readControlRegisterUnbanked(0x1C + 0x00, &low);
"695
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 28 `i -> 0 `i `uc &U _low ]
[; ;ENC424J600.c: 696: return (((uint16_t) low & 0x00ff) | (((uint16_t) high << 8)&0xff00));
"696
[e ) | & -> _low `ui -> -> 255 `i `ui & << -> _high `ui -> 8 `i -> 65280 `ui ]
[e $UE 743  ]
[; ;ENC424J600.c: 697: }
"697
[e :UE 743 ]
}
"699
[v _ENC424J600_clearInterruptFlag `(v ~T0 @X0 1 sf1`uc ]
{
[; ;ENC424J600.c: 699: void static ENC424J600_clearInterruptFlag(uint8_t flag) {
[e :U _ENC424J600_clearInterruptFlag ]
[v _flag `uc ~T0 @X0 1 r1 ]
[f ]
"700
[v _temp `uc ~T0 @X0 1 a ]
[; ;ENC424J600.c: 700: uint8_t temp;
[; ;ENC424J600.c: 701: if (flag < 8) {
"701
[e $ ! < -> _flag `i -> 8 `i 745  ]
{
[; ;ENC424J600.c: 702: ENC424J600_readControlRegisterUnbanked(0x1C + 0x00, &temp);
"702
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 28 `i -> 0 `i `uc &U _temp ]
[; ;ENC424J600.c: 703: temp &= ~(1 << flag);
"703
[e =& _temp -> ~ << -> 1 `i _flag `uc ]
[; ;ENC424J600.c: 704: ENC424J600_writeControlRegisterUnbanked(0x1C + 0x00, &temp);
"704
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 28 `i -> 0 `i `uc &U _temp ]
"705
}
[; ;ENC424J600.c: 705: } else {
[e $U 746  ]
[e :U 745 ]
{
[; ;ENC424J600.c: 706: flag -= 8;
"706
[e =- _flag -> -> 8 `i `uc ]
[; ;ENC424J600.c: 707: ENC424J600_readControlRegisterUnbanked(0x1D + 0x00, &temp);
"707
[e ( _ENC424J600_readControlRegisterUnbanked (2 , -> + -> 29 `i -> 0 `i `uc &U _temp ]
[; ;ENC424J600.c: 708: temp &= ~(1 << flag);
"708
[e =& _temp -> ~ << -> 1 `i _flag `uc ]
[; ;ENC424J600.c: 709: ENC424J600_writeControlRegisterUnbanked(0x1D + 0x00, &temp);
"709
[e ( _ENC424J600_writeControlRegisterUnbanked (2 , -> + -> 29 `i -> 0 `i `uc &U _temp ]
"710
}
[e :U 746 ]
[; ;ENC424J600.c: 710: }
[; ;ENC424J600.c: 711: }
"711
[e :UE 744 ]
}
"713
[v _ENC424J600_updateReceiveStatusVector `(S604 ~T0 @X0 1 sf1`*uc ]
{
[; ;ENC424J600.c: 713: RSV_t static ENC424J600_updateReceiveStatusVector(uint8_t *rsv) {
[e :U _ENC424J600_updateReceiveStatusVector ]
[v _rsv `*uc ~T0 @X0 1 r1 ]
[f ]
"714
[v _receiveStatusVector `S604 ~T0 @X0 1 a ]
[; ;ENC424J600.c: 714: RSV_t receiveStatusVector;
[; ;ENC424J600.c: 717: receiveStatusVector.length = (uint16_t) ((*(rsv + 0)) | (uint16_t) (((*(rsv + 1)) << 8)&0xff00));
"717
[e = . _receiveStatusVector 0 | -> *U + _rsv * -> -> 0 `i `x -> -> # *U _rsv `i `x `ui & -> << -> *U + _rsv * -> -> 1 `i `x -> -> # *U _rsv `i `x `i -> 8 `i `ui -> 65280 `ui ]
[; ;ENC424J600.c: 719: receiveStatusVector.packetPreviouslyIgnored = (uint8_t) (*(rsv + 2) & 0b00000001) != 0 ? 1 : 0;
"719
[e = . _receiveStatusVector 1 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 1 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 720: receiveStatusVector.carrierEventPreviouslySeen = (uint8_t) (*(rsv + 2) & 0b00000100) != 0 ? 1 : 0;
"720
[e = . _receiveStatusVector 2 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 4 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 721: receiveStatusVector.CRCError = (uint8_t) (*(rsv + 2) & 0b00010000) != 0 ? 1 : 0;
"721
[e = . _receiveStatusVector 3 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 16 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 722: receiveStatusVector.lengthCheckError = (uint8_t) (*(rsv + 2) & 0b00100000) != 0 ? 1 : 0;
"722
[e = . _receiveStatusVector 4 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 32 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 723: receiveStatusVector.lengthOutOfRange = (uint8_t) (*(rsv + 2) & 0b01000000) != 0 ? 1 : 0;
"723
[e = . _receiveStatusVector 5 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 64 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 724: receiveStatusVector.receivedOk = (uint8_t) (*(rsv + 2) & 0b10000000) != 0 ? 1 : 0;
"724
[e = . _receiveStatusVector 6 -> ? != -> -> & -> *U + _rsv * -> -> 2 `i `x -> -> # *U _rsv `i `x `i -> 128 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 726: receiveStatusVector.multicast = (uint8_t) (*(rsv + 3) & 0b00000001) != 0 ? 1 : 0;
"726
[e = . _receiveStatusVector 7 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 1 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 727: receiveStatusVector.broadcast = (uint8_t) (*(rsv + 3) & 0b00000010) != 0 ? 1 : 0;
"727
[e = . _receiveStatusVector 8 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 2 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 728: receiveStatusVector.controlFrame = (uint8_t) (*(rsv + 3) & 0b00001000) != 0 ? 1 : 0;
"728
[e = . _receiveStatusVector 10 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 8 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 729: receiveStatusVector.pauseFrame = (uint8_t) (*(rsv + 3) & 0b00010000) != 0 ? 1 : 0;
"729
[e = . _receiveStatusVector 11 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 16 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 730: receiveStatusVector.unknownOpcode = (uint8_t) (*(rsv + 3) & 0b00100000) != 0 ? 1 : 0;
"730
[e = . _receiveStatusVector 12 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 32 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 731: receiveStatusVector.vlan = (uint8_t) (*(rsv + 3) & 0b01000000) != 0 ? 1 : 0;
"731
[e = . _receiveStatusVector 13 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 64 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 732: receiveStatusVector.runtFilter = (uint8_t) (*(rsv + 3) & 0b10000000) != 0 ? 1 : 0;
"732
[e = . _receiveStatusVector 14 -> ? != -> -> & -> *U + _rsv * -> -> 3 `i `x -> -> # *U _rsv `i `x `i -> 128 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 734: receiveStatusVector.notMeFilter = (uint8_t) (*(rsv + 4) & 0b00000001) != 0 ? 1 : 0;
"734
[e = . _receiveStatusVector 15 -> ? != -> -> & -> *U + _rsv * -> -> 4 `i `x -> -> # *U _rsv `i `x `i -> 1 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 735: receiveStatusVector.hashFilter = (uint8_t) (*(rsv + 4) & 0b00000010) != 0 ? 1 : 0;
"735
[e = . _receiveStatusVector 16 -> ? != -> -> & -> *U + _rsv * -> -> 4 `i `x -> -> # *U _rsv `i `x `i -> 2 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 736: receiveStatusVector.magicFilter = (uint8_t) (*(rsv + 4) & 0b00000100) != 0 ? 1 : 0;
"736
[e = . _receiveStatusVector 17 -> ? != -> -> & -> *U + _rsv * -> -> 4 `i `x -> -> # *U _rsv `i `x `i -> 4 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 737: receiveStatusVector.patternMatch = (uint8_t) (*(rsv + 4) & 0b00001000) != 0 ? 1 : 0;
"737
[e = . _receiveStatusVector 18 -> ? != -> -> & -> *U + _rsv * -> -> 4 `i `x -> -> # *U _rsv `i `x `i -> 8 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 738: receiveStatusVector.unicast = (uint8_t) (*(rsv + 4) & 0b00010000) != 0 ? 1 : 0;
"738
[e = . _receiveStatusVector 19 -> ? != -> -> & -> *U + _rsv * -> -> 4 `i `x -> -> # *U _rsv `i `x `i -> 16 `i `uc `i -> 0 `i : -> 1 `i -> 0 `i `uc ]
[; ;ENC424J600.c: 740: return receiveStatusVector;
"740
[e ) _receiveStatusVector ]
[e $UE 747  ]
[; ;ENC424J600.c: 741: }
"741
[e :UE 747 ]
}
[a 2C 82 101 115 101 116 32 115 117 99 99 101 115 115 46 10 13 0 ]
[a 1C 87 114 105 116 105 110 103 32 48 120 49 50 51 52 32 115 117 99 99 101 115 115 102 117 108 46 10 13 0 ]
[a 3C 82 101 115 101 116 32 102 97 105 108 101 100 46 10 13 0 ]
[a 4C 87 114 105 116 105 110 103 32 48 120 49 50 51 52 32 102 97 105 108 101 100 46 10 13 0 ]
