[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Tue Nov  8 20:49:24 2022
[*]
[dumpfile] "/home/julian/Projekte/FPGA/RISC-V/juli963/freedom-e/generated/Litedram_test_model/trace.vcd"
[dumpfile_mtime] "Tue Nov  8 20:48:34 2022"
[dumpfile_size] 886942
[savefile] "/home/julian/Projekte/FPGA/RISC-V/juli963/freedom-e/generated/Litedram_test_model/trace.gtkw"
[timestart] 563
[size] 1848 1016
[pos] -1 -1
*-8.000000 1860 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.Litedram_test_model.
[treeopen] TOP.Litedram_test_model.mod.
[treeopen] TOP.Litedram_test_model.mod.mod_dram.
[sst_width] 233
[signals_width] 224
[sst_expanded] 1
[sst_vpaned_height] 579
@28
TOP.clock
TOP.io_error
@200
-Enq DRAM
@22
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_enq_bits[63:0]
@28
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_enq_ready
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_enq_valid
@200
-Deq DRAM
@22
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_deq_bits[63:0]
@28
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_deq_ready
TOP.Litedram_test_model.mod.mod_dram.LiteDRAM_Model.io_fifo_deq_valid
@200
-Enq
-Deq
@28
TOP.Litedram_test_model.mod.mod_dram.io_error_found
@29
TOP.Litedram_test_model.io_do_deq
TOP.Litedram_test_model.io_do_enq
[pattern_trace] 1
[pattern_trace] 0
