
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002215                       # Number of seconds simulated
sim_ticks                                  2214979000                       # Number of ticks simulated
final_tick                                 2214979000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270897                       # Simulator instruction rate (inst/s)
host_op_rate                                   270897                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              107726669                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754100                       # Number of bytes of host memory used
host_seconds                                    20.56                       # Real time elapsed on the host
sim_insts                                     5569934                       # Number of instructions simulated
sim_ops                                       5569934                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            187264                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            390592                       # Number of bytes read from this memory
system.physmem.bytes_read::total               577856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       187264                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          187264                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               2926                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               6103                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9029                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             84544368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            176341175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               260885543                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        84544368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           84544368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            84544368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           176341175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              260885543                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       4547.859506                       # Cycle average of tags in use
system.l2.total_refs                            69218                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9007                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.684912                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1551.838159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst            1958.143580                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1037.877767                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.094717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.119516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.063347                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.277579                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                22650                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                24671                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   47321                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25800                       # number of Writeback hits
system.l2.Writeback_hits::total                 25800                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               2131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2131                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 22650                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 26802                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49452                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                22650                       # number of overall hits
system.l2.overall_hits::cpu.data                26802                       # number of overall hits
system.l2.overall_hits::total                   49452                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               2926                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               2568                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5494                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3535                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                2926                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6103                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9029                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2926                       # number of overall misses
system.l2.overall_misses::cpu.data               6103                       # number of overall misses
system.l2.overall_misses::total                  9029                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    156360500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    135287500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       291648000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    186200500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     186200500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     156360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     321488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        477848500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    156360500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    321488000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       477848500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            25576                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            27239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52815                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25800                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25800                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5666                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             25576                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             32905                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                58481                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            25576                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            32905                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               58481                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.114404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.094277                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.104023                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.623897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.623897                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.114404                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.185473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.154392                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.114404                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.185473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.154392                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53438.311688                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52682.048287                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53084.819803                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52673.408769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52673.408769                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53438.311688                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52677.044077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52923.745708                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53438.311688                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52677.044077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52923.745708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          2926                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          2568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5494                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3535                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           6103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          6103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9029                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    120601000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    104172000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    224773000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    143187000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    143187000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    120601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247359000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    367960000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    120601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247359000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    367960000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.114404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.094277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.104023                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.623897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.623897                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.114404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.185473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.154392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.114404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.185473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.154392                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41217.019822                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40565.420561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40912.449945                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40505.516266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40505.516266                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41217.019822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40530.722595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40753.128807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41217.019822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40530.722595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40753.128807                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1025644                       # DTB read hits
system.cpu.dtb.read_misses                       1581                       # DTB read misses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_accesses                  1027225                       # DTB read accesses
system.cpu.dtb.write_hits                      699997                       # DTB write hits
system.cpu.dtb.write_misses                       353                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  700350                       # DTB write accesses
system.cpu.dtb.data_hits                      1725641                       # DTB hits
system.cpu.dtb.data_misses                       1934                       # DTB misses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_accesses                  1727575                       # DTB accesses
system.cpu.itb.fetch_hits                      869786                       # ITB hits
system.cpu.itb.fetch_misses                       446                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  870232                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   66                       # Number of system calls
system.cpu.numCycles                          4429959                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                   961712                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted             619780                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect              30108                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                624582                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                   533930                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                   118465                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 910                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles            1396746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6740646                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      961712                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             652395                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1283627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  143329                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                1305165                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          9669                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    869786                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 14646                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4106746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.641359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.826811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2823119     68.74%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   120472      2.93%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   170559      4.15%     75.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    89204      2.17%     78.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   167484      4.08%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    73222      1.78%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   121928      2.97%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    82234      2.00%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   458524     11.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4106746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.217093                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.521605                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1470718                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1256648                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1190402                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 80526                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108452                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               195868                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2971                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                6652111                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 10053                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108452                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1527198                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  580645                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         453753                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1214682                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                222016                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                6578924                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6472                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  61080                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                112748                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands             4839357                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8741691                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          7999344                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            742347                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4193985                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   645372                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              22058                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7809                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    537404                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1065809                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              731863                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             84019                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48778                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    6275522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15224                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6074003                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4576                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          667921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       365630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            491                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4106746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.479031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.810866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1849812     45.04%     45.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              679390     16.54%     61.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              548098     13.35%     74.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              417565     10.17%     85.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              253678      6.18%     91.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              188664      4.59%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              112070      2.73%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               44482      1.08%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12987      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4106746                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8670      8.28%      8.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   203      0.19%      8.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     8      0.01%      8.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   161      0.15%      8.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                11160     10.65%     19.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    78      0.07%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  58419     55.76%     75.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 26067     24.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4008996     66.00%     66.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                42772      0.70%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              128625      2.12%     68.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               13277      0.22%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               36575      0.60%     69.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              68959      1.14%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               22896      0.38%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3063      0.05%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1045005     17.20%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              703824     11.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6074003                       # Type of FU issued
system.cpu.iq.rate                           1.371119                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      104766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017248                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15491882                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6356362                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5588363                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              872212                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             602629                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       424457                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5734792                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  443966                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           132704                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       113117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1100                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        65420                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          765                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108452                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  382341                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 62399                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             6471762                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9959                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1065809                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               731863                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7714                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  52730                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2295                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            334                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          15870                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13307                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                29177                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6034303                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1027315                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39700                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        181016                       # number of nop insts executed
system.cpu.iew.exec_refs                      1727714                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   877394                       # Number of branches executed
system.cpu.iew.exec_stores                     700399                       # Number of stores executed
system.cpu.iew.exec_rate                     1.362158                       # Inst execution rate
system.cpu.iew.wb_sent                        6018897                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6012820                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3634171                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4858044                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.357308                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.748073                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          746609                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           14733                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27195                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3998294                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.431590                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.465035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2326068     58.18%     58.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       683004     17.08%     75.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       236841      5.92%     81.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       142787      3.57%     84.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        76401      1.91%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       102359      2.56%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        48650      1.22%     90.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        27899      0.70%     91.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       354285      8.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3998294                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5723919                       # Number of instructions committed
system.cpu.commit.committedOps                5723919                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1619135                       # Number of memory references committed
system.cpu.commit.loads                        952692                       # Number of loads committed
system.cpu.commit.membars                        7332                       # Number of memory barriers committed
system.cpu.commit.branches                     809652                       # Number of branches committed
system.cpu.commit.fp_insts                     381662                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5270884                       # Number of committed integer instructions.
system.cpu.commit.function_calls               100539                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                354285                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     10110988                       # The number of ROB reads
system.cpu.rob.rob_writes                    13049679                       # The number of ROB writes
system.cpu.timesIdled                           20709                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          323213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5569934                       # Number of Instructions Simulated
system.cpu.committedOps                       5569934                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               5569934                       # Number of Instructions Simulated
system.cpu.cpi                               0.795334                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.795334                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.257333                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.257333                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  7762927                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4210348                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    448749                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   347277                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   68860                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  14669                       # number of misc regfile writes
system.cpu.icache.replacements                  25320                       # number of replacements
system.cpu.icache.tagsinuse                254.742052                       # Cycle average of tags in use
system.cpu.icache.total_refs                   841429                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  25576                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  32.899163                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle               46524000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     254.742052                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.995086                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.995086                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       841429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          841429                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        841429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           841429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       841429                       # number of overall hits
system.cpu.icache.overall_hits::total          841429                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        28357                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28357                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        28357                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28357                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        28357                       # number of overall misses
system.cpu.icache.overall_misses::total         28357                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    572793000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    572793000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    572793000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    572793000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    572793000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    572793000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       869786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       869786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       869786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       869786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       869786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       869786                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032602                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032602                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032602                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032602                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032602                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032602                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20199.351130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20199.351130                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20199.351130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20199.351130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20199.351130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20199.351130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2781                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2781                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2781                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2781                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2781                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2781                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        25576                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25576                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        25576                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25576                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        25576                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25576                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    432691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    432691000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    432691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    432691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    432691000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    432691000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029405                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16917.852674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16917.852674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16917.852674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16917.852674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16917.852674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16917.852674                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  32649                       # number of replacements
system.cpu.dcache.tagsinuse                251.688237                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1386752                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  32905                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  42.144112                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle              405852000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     251.688237                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.983157                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.983157                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       741099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          741099                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       631170                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         631170                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         7151                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7151                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         7332                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7332                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1372269                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1372269                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1372269                       # number of overall hits
system.cpu.dcache.overall_hits::total         1372269                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       141226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        141226                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27941                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          209                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       169167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169167                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       169167                       # number of overall misses
system.cpu.dcache.overall_misses::total        169167                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3077090500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3077090500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1353762999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1353762999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      4032000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4032000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4430853499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4430853499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4430853499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4430853499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       882325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       882325                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       659111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       659111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         7332                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7332                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1541436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1541436                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1541436                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1541436                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.160061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.160061                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.042392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042392                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.028397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109746                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109746                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109746                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109746                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21788.413607                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21788.413607                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48450.771232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48450.771232                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19291.866029                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19291.866029                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26192.185822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26192.185822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26192.185822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26192.185822                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     11114000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             264                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs        10500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42098.484848                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25800                       # number of writebacks
system.cpu.dcache.writebacks::total             25800                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       114155                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       114155                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        22277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22277                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           39                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           39                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       136432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       136432                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136432                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        27071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27071                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5664                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5664                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        32735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        32735                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32735                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    481675500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481675500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    232254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      2519000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2519000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    713930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    713930000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    713930000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    713930000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023098                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023098                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021237                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17793.044217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17793.044217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 41005.384887                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41005.384887                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14817.647059                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14817.647059                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21809.378341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21809.378341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21809.378341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21809.378341                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
