<dec f='llvm/llvm/lib/Target/Mips/MipsTargetStreamer.h' l='160' type='void llvm::MipsTargetStreamer::emitLoadWithImmOffset(unsigned int Opcode, unsigned int DstReg, unsigned int BaseReg, int64_t Offset, unsigned int TmpReg, llvm::SMLoc IDLoc, const llvm::MCSubtargetInfo * STI)'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='296' u='c' c='_ZN4llvm18MipsTargetStreamer13emitGPRestoreEiNS_5SMLocEPKNS_15MCSubtargetInfoE'/>
<def f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='337' ll='367' type='void llvm::MipsTargetStreamer::emitLoadWithImmOffset(unsigned int Opcode, unsigned int DstReg, unsigned int BaseReg, int64_t Offset, unsigned int TmpReg, llvm::SMLoc IDLoc, const llvm::MCSubtargetInfo * STI)'/>
<doc f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsTargetStreamer.cpp' l='333'>/// Emit a load instruction with an immediate offset. DstReg and TmpReg are
/// permitted to be the same register iff DstReg is distinct from BaseReg and
/// DstReg is a GPR. It is the callers responsibility to identify such cases
/// and pass the appropriate register in TmpReg.</doc>
