(S (NP (DT Every) (NN CPU)) (VP (VBZ carries) (NP (QP (CD one) (CC or) (JJR more)) (ADJP (JJ arithmetical) (CC and) (JJ logical)) (NNS units))) (. .))
(S (NP (NP (CD One) (JJ popular) (NN operation)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (VP (VBN performed) (PP (IN by) (NP (DT these) (NNS units)))))))) (VP (VBZ is) (NP (NN multiplication))) (. .))
(S (NP (NP (JJ Automatic) (NN generation)) (PP (IN of) (NP (NP (ADJP (NN custom) (NN VHDL)) (NNS models)) (PP (IN for) (S (VP (VBG performing) (NP (DT this) (NN operation)))))))) (, ,) (VP (VBZ allows) (NP (DT the) (NN designer) (S (VP (TO to) (VP (VB achieve) (NP (DT a) (ADJP (NN time) (JJ efficient)) (NN design) (NN space) (NN exploration))))))) (. .))
(S (SBAR (IN Although) (S (NP (DT these) (NNS units)) (VP (VBP are) (ADVP (RB heavily)) (VP (VBN utilized) (PP (IN in) (NP (NP (JJ modern) (JJ digital) (NNS circuits)) (CC and) (NP (NNP DSP)))))))) (, ,) (NP (EX there)) (VP (VBZ is) (NP (NP (DT no) (NN tool)) (, ,) (ADJP (JJ accessible) (PP (IN from) (NP (DT the) (NN web)))) (, ,) (S (VP (TO to) (VP (VB generate) (NP (NP (DT the) (NN HDL) (NN description)) (PP (IN of) (NP (NP (JJ such) (NNS designs)) (PP (IN for) (NP (ADJP (JJ arbitrary) (CC and) (JJ different)) (NN input) (NNS bitwidths))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (PRP$ our) (ADJP (NN web) (JJ accessible)) (NN tool) (S (VP (TO to) (VP (VB construct) (ADVP (RB completely)) (NP (JJ custom) (VBN optimized) (NN multiplication) (NNS units)) (ADVP (RB together)))))) (PP (IN with) (NP (NP (ADJP (JJ random) (VBN generated)) (NN test) (NNS vectors)) (PP (IN for) (NP (PRP$ their) (NN verification)))))) (. .))
(S (NP (PRP$ Our) (JJ novel) (NN tool)) (VP (VBZ is) (NP (NP (CD one)) (PP (IN of) (NP (NP (DT the) (NNS firsts) (NN web)) (VP (VBN based) (NP (NNP EDA) (NNS tools)) (PP (IN to) (S (VP (VP (VB automate) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (JJ such) (NNS units))))) (CC and) (ADVP (RB simultaneously)) (VP (VB provide) (NP (NN custom) (NNS testbenches)) (S (VP (TO to) (VP (VB verify) (NP (PRP$ their) (NN correctness)))))))))))))) (. .))
(S (NP (NP (PRP$ Our) (ADJP (VBN synthesized)) (NNS circuits)) (PP (IN on) (NP (NNP Xilinx) (NML (NNP Virtex) (CD 6)) (NNP FPGA)))) (, ,) (VP (VBP operate) (PRT (RP up)) (PP (IN to) (NP (CD 589) (NNP Mhz)))) (. .))
