

================================================================
== Vitis HLS Report for 'sendoutstream_Pipeline_VITIS_LOOP_151_2'
================================================================
* Date:           Thu Dec 14 14:20:44 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        userdma_upsb_1204_refine
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     75|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|    143|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln151_fu_144_p2               |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln151_fu_139_p2              |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  68|          70|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |  14|          3|    1|          3|
    |i_fu_66                   |   9|          2|   31|         62|
    |outStreamTop_TDATA_blk_n  |   9|          2|    1|          2|
    |outbuf_blk_n              |   9|          2|    1|          2|
    |p_phi_reg_116             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  75|         16|   36|         76|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_66                  |  31|   0|   31|          0|
    |icmp_ln151_reg_197       |   1|   0|    1|          0|
    |p_phi_reg_116            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  sendoutstream_Pipeline_VITIS_LOOP_151_2|  return value|
|out_val_last_V         |   in|    1|     ap_none|                           out_val_last_V|        scalar|
|tmp                    |   in|   32|     ap_none|                                      tmp|        scalar|
|outbuf_dout            |   in|   40|     ap_fifo|                                   outbuf|       pointer|
|outbuf_num_data_valid  |   in|    8|     ap_fifo|                                   outbuf|       pointer|
|outbuf_fifo_cap        |   in|    8|     ap_fifo|                                   outbuf|       pointer|
|outbuf_empty_n         |   in|    1|     ap_fifo|                                   outbuf|       pointer|
|outbuf_read            |  out|    1|     ap_fifo|                                   outbuf|       pointer|
|outStreamTop_TDATA     |  out|   32|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TREADY    |   in|    1|        axis|                    outStreamTop_V_data_V|       pointer|
|outStreamTop_TVALID    |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TLAST     |  out|    1|        axis|                    outStreamTop_V_last_V|       pointer|
|outStreamTop_TKEEP     |  out|    4|        axis|                    outStreamTop_V_keep_V|       pointer|
|outStreamTop_TSTRB     |  out|    4|        axis|                    outStreamTop_V_strb_V|       pointer|
|outStreamTop_TUSER     |  out|    7|        axis|                    outStreamTop_V_user_V|       pointer|
|p_phi_out              |  out|    1|      ap_vld|                                p_phi_out|       pointer|
|p_phi_out_ap_vld       |  out|    1|      ap_vld|                                p_phi_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, void @empty_10, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp"   --->   Operation 9 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_val_last_V_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %out_val_last_V"   --->   Operation 10 'read' 'out_val_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_phi = phi i1 %out_val_last_V_read, void %newFuncRoot, i1 %tmp_last_V, void %for.inc.split"   --->   Operation 13 'phi' 'p_phi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [userdma.cpp:151]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i31 %i_load" [userdma.cpp:151]   --->   Operation 15 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.47ns)   --->   "%icmp_ln151 = icmp_slt  i32 %zext_ln151, i32 %tmp_read" [userdma.cpp:151]   --->   Operation 16 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.52ns)   --->   "%add_ln151 = add i31 %i_load, i31 1" [userdma.cpp:151]   --->   Operation 17 'add' 'add_ln151' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %do.cond.loopexit.exitStub, void %for.inc.split" [userdma.cpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln151 = store i31 %add_ln151, i31 %i" [userdma.cpp:151]   --->   Operation 19 'store' 'store_ln151' <Predicate = (icmp_ln151)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [userdma.cpp:152]   --->   Operation 20 'specpipeline' 'specpipeline_ln152' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [userdma.cpp:151]   --->   Operation 21 'specloopname' 'specloopname_ln151' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.52ns)   --->   "%outbuf_read = read i40 @_ssdm_op_Read.ap_fifo.volatile.i40P0A, i40 %outbuf" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'outbuf_read' <Predicate = (icmp_ln151)> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 128> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_filed_V = trunc i40 %outbuf_read" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'tmp_data_filed_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_upsb_V = partselect i7 @_ssdm_op_PartSelect.i7.i40.i32.i32, i40 %outbuf_read, i32 32, i32 38" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'tmp_upsb_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %outbuf_read, i32 39" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'bitselect' 'tmp_last_V' <Predicate = (icmp_ln151)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A, i32 %outStreamTop_V_data_V, i4 %outStreamTop_V_keep_V, i4 %outStreamTop_V_strb_V, i7 %outStreamTop_V_user_V, i1 %outStreamTop_V_last_V, i32 %tmp_data_filed_V, i4 0, i4 0, i7 %tmp_upsb_V, i1 %tmp_last_V"   --->   Operation 26 'write' 'write_ln304' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.inc" [userdma.cpp:151]   --->   Operation 27 'br' 'br_ln151' <Predicate = (icmp_ln151)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_phi_out, i1 %p_phi" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'write' 'write_ln145' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_val_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca       ) [ 011100]
specinterface_ln0   (specinterface) [ 000000]
specinterface_ln0   (specinterface) [ 000000]
tmp_read            (read         ) [ 001100]
out_val_last_V_read (read         ) [ 011100]
store_ln0           (store        ) [ 000000]
br_ln0              (br           ) [ 011100]
p_phi               (phi          ) [ 001010]
i_load              (load         ) [ 000000]
zext_ln151          (zext         ) [ 000000]
icmp_ln151          (icmp         ) [ 001100]
add_ln151           (add          ) [ 000000]
br_ln151            (br           ) [ 000000]
store_ln151         (store        ) [ 000000]
specpipeline_ln152  (specpipeline ) [ 000000]
specloopname_ln151  (specloopname ) [ 000000]
outbuf_read         (read         ) [ 000000]
tmp_data_filed_V    (trunc        ) [ 000000]
tmp_upsb_V          (partselect   ) [ 000000]
tmp_last_V          (bitselect    ) [ 011100]
write_ln304         (write        ) [ 000000]
br_ln151            (br           ) [ 011100]
write_ln145         (write        ) [ 000000]
ret_ln0             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_val_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_val_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outbuf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStreamTop_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStreamTop_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outStreamTop_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outStreamTop_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStreamTop_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_phi_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_phi_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i7P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="out_val_last_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_val_last_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="outbuf_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="40" slack="0"/>
<pin id="84" dir="0" index="1" bw="40" slack="0"/>
<pin id="85" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outbuf_read/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln304_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="7" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="32" slack="0"/>
<pin id="96" dir="0" index="7" bw="1" slack="0"/>
<pin id="97" dir="0" index="8" bw="1" slack="0"/>
<pin id="98" dir="0" index="9" bw="7" slack="0"/>
<pin id="99" dir="0" index="10" bw="1" slack="0"/>
<pin id="100" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln145_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln145/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_phi_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_phi (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_phi_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="1"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_phi/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="31" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="1"/>
<pin id="134" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln151_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln151_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln151_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln151_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="0" index="1" bw="31" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_data_filed_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="40" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_filed_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_upsb_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="40" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_upsb_V/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_last_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="40" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="out_val_last_V_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_val_last_V_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln151_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln151 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_last_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="107"><net_src comp="62" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="88" pin=8"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="126"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="132" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="82" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="88" pin=6"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="82" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="170"><net_src comp="160" pin="4"/><net_sink comp="88" pin=9"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="82" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="88" pin=10"/></net>

<net id="183"><net_src comp="66" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="190"><net_src comp="70" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="200"><net_src comp="139" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="171" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {}
	Port: outStreamTop_V_data_V | {3 }
	Port: outStreamTop_V_keep_V | {3 }
	Port: outStreamTop_V_strb_V | {3 }
	Port: outStreamTop_V_user_V | {3 }
	Port: outStreamTop_V_last_V | {3 }
	Port: p_phi_out | {4 }
 - Input state : 
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : out_val_last_V | {1 }
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : tmp | {1 }
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outbuf | {3 }
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outStreamTop_V_data_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outStreamTop_V_keep_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outStreamTop_V_strb_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outStreamTop_V_user_V | {}
	Port: sendoutstream_Pipeline_VITIS_LOOP_151_2 : outStreamTop_V_last_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		zext_ln151 : 1
		icmp_ln151 : 2
		add_ln151 : 1
		br_ln151 : 3
		store_ln151 : 2
	State 3
		write_ln304 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln151_fu_144        |    0    |    38   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln151_fu_139       |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |       tmp_read_read_fu_70      |    0    |    0    |
|   read   | out_val_last_V_read_read_fu_76 |    0    |    0    |
|          |     outbuf_read_read_fu_82     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln304_write_fu_88    |    0    |    0    |
|          |    write_ln145_write_fu_109    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln151_fu_135       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |     tmp_data_filed_V_fu_155    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|        tmp_upsb_V_fu_160       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|        tmp_last_V_fu_171       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    56   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         i_reg_180         |   31   |
|     icmp_ln151_reg_197    |    1   |
|out_val_last_V_read_reg_192|    1   |
|       p_phi_reg_116       |    1   |
|     tmp_last_V_reg_201    |    1   |
|      tmp_read_reg_187     |   32   |
+---------------------------+--------+
|           Total           |   67   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   56   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   67   |    -   |
+-----------+--------+--------+
|   Total   |   67   |   56   |
+-----------+--------+--------+
