<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:42:34 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>VRENAME(1) User Contributed Perl Documentation
VRENAME(1)</p>

<p style="margin-top: 1em">NAME <br>
vrename - change signal names across many Verilog files</p>

<p style="margin-top: 1em">SYNOPSIS <br>
vrename &lt;filename_or_directory&gt;...</p>

<p style="margin-top: 1em">DESCRIPTION <br>
Vrename will allow a signal to be changed across all levels
of the design hierarchy, or to create a cross reference of
signal names. (It actually includes module names, macros,
<br>
and other definitions, so those can be changed too.)</p>

<p style="margin-top: 1em">Vpm uses a three step process.
First, use</p>

<p style="margin-top: 1em">vrename --list
[&lt;file.v&gt;...] [&lt;directory&gt;....]</p>

<p style="margin-top: 1em">This reads the specified files,
or all files below the specified directory, and creates a
signals.vrename file.</p>

<p style="margin-top: 1em">Now, edit the signals.vrename
file manually to specify the new signal names. Then, use</p>

<p style="margin-top: 1em">vrename --change
[&lt;file.v&gt;...] [&lt;directory&gt;....]</p>

<p style="margin-top: 1em">ARGUMENTS <br>
vrename takes the following arguments:</p>

<p style="margin-top: 1em">--help <br>
Displays this message and program version and exits.</p>

<p style="margin-top: 1em">--version <br>
Displays program version and exits.</p>

<p style="margin-top: 1em">--change <br>
Take the signals file signals.vrename in the current
directory and change the signals in the design as specified
by the signals file. Either --list or --change must be <br>
specified.</p>

<p style="margin-top: 1em">--changefile {file} <br>
Use the given filename instead of
&quot;signals.vrename&quot;.</p>

<p style="margin-top: 1em">--changelang <br>
Include in the signals.vrename file the template needed to
change the language standard for the file. For the first
run, use &quot;--list --changelang&quot; and --language to
specify <br>
the file&rsquo;s original language, then rerun with the
&quot;--change&quot; option. The files will get escaped
identifiers for the most recent Verilog standard. For
example with <br>
--language 1364-2005, &quot;do&quot; will become &quot;o
&quot;.</p>

<p style="margin-top: 1em">--crypt <br>
With --list, randomize the signal renames. With --change,
compress spaces and comments and apply those renames listed
in the file (presumably created with vrename --list <br>
--crypt).</p>

<p style="margin-top: 1em">The comment /*ENCRYPT_ME*/ must
be included in all files that need to be encrypted, or use
the --cryptall flag. If a signal should not be encrypted, it
can simply be set in <br>
the signals.vrename list to be changed to itself. After
encrypting, you may want to save the signals.vrename file so
you have a key for decoding, and also so that it may be <br>
used for the next encryption run. When used in this way for
the next encryption run, only new signals will get new
encryptions, all other encryptions will be encrypted the
<br>
same.</p>

<p style="margin-top: 1em">--cryptall <br>
As with --crypt, but put cryptic names into signals.vrename
even if the file does not include ENCRYPT_ME. Generally you
will then need to edit the signals.vrename file <br>
manually to exclude any top level signals that should be
preserved.</p>

<p style="margin-top: 1em">--keywords <br>
Include keywords in the renaming list. Default is to ignore
keywords, as changing a keyword will probably result in
unrunnable code, however, occasionally it may be <br>
necessary to rename signals which happen to match the name
of keywords recently added to the language (such as
&rsquo;bit&rsquo;).</p>

<p style="margin-top: 1em">--language
&lt;1364-1995|1364-2001|1364-2005|1800-2005|1800-2009|1800-2012&gt;
<br>
Set the language standard for the files. This determines
which tokens are signals versus keywords, such as the
ever-common &quot;do&quot; (data-out signal, versus a
do-while loop <br>
keyword).</p>

<p style="margin-top: 1em">--list <br>
Create a list of signals in the design and write to
signals.vrename. Either --list or --change must be
specified.</p>

<p style="margin-top: 1em">--nowrite <br>
Don&rsquo;t write the actual changes, just report the files
that would be changed.</p>

<p style="margin-top: 1em">--o {dir} <br>
Use the given directory for output instead of the current
directory.</p>

<p style="margin-top: 1em">--read <br>
Read the changes list, allows --list to append to the
changes already read.</p>

<p style="margin-top: 1em">--xref <br>
Include a cross reference of where the signals are used.
--list must also be specified.</p>

<p style="margin-top: 1em">DISTRIBUTION <br>
Verilog-Perl is part of the &lt;http://www.veripool.org/&gt;
free Verilog EDA software tool suite. The latest version is
available from CPAN and from <br>
&lt;http://www.veripool.org/verilog-perl&gt;.</p>

<p style="margin-top: 1em">Copyright 2000-2016 by Wilson
Snyder. This package is free software; you can redistribute
it and/or modify it under the terms of either the GNU Lesser
General Public License <br>
Version 3 or the Perl Artistic License Version 2.0.</p>

<p style="margin-top: 1em">AUTHORS <br>
Wilson Snyder &lt;wsnyder@wsnyder.org&gt;</p>

<p style="margin-top: 1em">SEE ALSO <br>
Verilog-Perl, Verilog::Parser</p>

<p style="margin-top: 1em">perl v5.24.1 2016-11-24
VRENAME(1)</p>
<hr>
</body>
</html>
