*** This is a log file for design rule check *****
coefficient bit width should be in range 2 to 32
;Number of channel should be in range 1 to 256;
This structure supports Pipe Level 1 to 3;
Architecture selection is 1 to 4;
Number of MBS selection is 2 to 4;
Vector file's clock period is smaller than 2.5ns( system clock is faster than 400MHz);
**Switch vector file clock period to 2.5 ns
