#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul  5 14:39:45 2024
# Process ID: 1120396
# Current directory: /nas/ei/home/ge93zow/lab/skeleton
# Command line: vivado
# Log file: /nas/ei/home/ge93zow/lab/skeleton/vivado.log
# Journal file: /nas/ei/home/ge93zow/lab/skeleton/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*LCD*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*read*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 5 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {LCD_DATA_OBUF[0]} {LCD_DATA_OBUF[1]} {LCD_DATA_OBUF[2]} {LCD_DATA_OBUF[3]} {LCD_DATA_OBUF[4]} {LCD_DATA_OBUF[5]} {LCD_DATA_OBUF[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list LCD_E_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list LCD_RS_OBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[3]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[5]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {top/clock_module/lcd_contr_module/read_addr[7]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list top/clock_module/lcd_contr_module/CLK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list top/clock_module/reset ]]
save_constraints
reset_run synth_1
close_design
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_drc -name drc_1 -ruledecks {default}
current_design impl_1
report_drc -name drc_1 -ruledecks {default}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/nas/ei/home/ge93zow/lab/skeleton/projlab/projlab.runs/impl_1/hardware.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
