# verilator_template
(Hopefully) simple template for a Verilator SystemVerilog project with a usable testbench
