<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1663851810574">
  <ports id="1" name="col_inbuf" type="PortType" coreName="RAM_1WnR" coreId="1702129263" bitwidth="16" iftype="IfTypeRegister" arraysize="64">
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>getelementptr</dataOutputObjs>
  </ports>
  <ports id="2" name="col_outbuf" type="PortType" coreName="RAM" coreId="1702129263" bitwidth="16" direction="DirOut" iftype="IfTypeRegister" arraysize="64">
    <dataInputObjs>getelementptr</dataInputObjs>
  </ports>
  <edges id="177" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.0/@node_objs.3"/>
  <edges id="180" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="182" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="183" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.0/@node_objs.6"/>
  <edges id="184" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="185" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="186" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.2"/>
  <edges id="189" source_obj="//@regions.0/@basic_blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.3"/>
  <edges id="192" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.4"/>
  <edges id="195" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.5"/>
  <edges id="198" source_obj="//@regions.0/@basic_blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="199" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="200" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.6"/>
  <edges id="201" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="202" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.1"/>
  <edges id="205" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.2"/>
  <edges id="208" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="210" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.3"/>
  <edges id="211" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.4"/>
  <edges id="213" source_obj="//@regions.0/@basic_blocks.1/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.5"/>
  <edges id="215" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.6"/>
  <edges id="216" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.6"/>
  <edges id="217" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.6"/>
  <edges id="218" source_obj="//@regions.0/@basic_blocks.1/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.7"/>
  <edges id="220" source_obj="//@regions.0/@basic_blocks.1/@node_objs.7" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.8"/>
  <edges id="222" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.9"/>
  <edges id="223" source_obj="//@regions.0/@basic_blocks.1/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.9"/>
  <edges id="224" source_obj="//@regions.0/@basic_blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.9"/>
  <edges id="225" source_obj="//@regions.0/@basic_blocks.1/@node_objs.9" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.10"/>
  <edges id="226" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.11"/>
  <edges id="229" source_obj="//@regions.0/@basic_blocks.1/@node_objs.10" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.11"/>
  <edges id="230" source_obj="//@regions.0/@basic_blocks.1/@node_objs.11" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.12"/>
  <edges id="231" source_obj="//@regions.0/@basic_blocks.1/@node_objs.12" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.13"/>
  <edges id="232" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.14"/>
  <edges id="234" source_obj="//@regions.0/@basic_blocks.1/@node_objs.14" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.15"/>
  <edges id="236" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.16"/>
  <edges id="238" source_obj="//@regions.0/@basic_blocks.1/@node_objs.16" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.17"/>
  <edges id="240" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.18"/>
  <edges id="241" source_obj="//@regions.0/@basic_blocks.1/@node_objs.15" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.18"/>
  <edges id="242" source_obj="//@regions.0/@basic_blocks.1/@node_objs.17" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.18"/>
  <edges id="243" source_obj="//@regions.0/@basic_blocks.1/@node_objs.18" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.19"/>
  <edges id="246" source_obj="//@regions.0/@basic_blocks.1/@node_objs.19" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.20"/>
  <edges id="247" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.21"/>
  <edges id="249" source_obj="//@regions.0/@basic_blocks.1/@node_objs.20" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.21"/>
  <edges id="250" source_obj="//@regions.0/@basic_blocks.1/@node_objs.21" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.22"/>
  <edges id="251" source_obj="//@regions.0/@basic_blocks.1/@node_objs.22" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.23"/>
  <edges id="252" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.24"/>
  <edges id="254" source_obj="//@regions.0/@basic_blocks.1/@node_objs.24" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.25"/>
  <edges id="256" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.26"/>
  <edges id="258" source_obj="//@regions.0/@basic_blocks.1/@node_objs.26" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.27"/>
  <edges id="260" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.28"/>
  <edges id="261" source_obj="//@regions.0/@basic_blocks.1/@node_objs.25" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.28"/>
  <edges id="262" source_obj="//@regions.0/@basic_blocks.1/@node_objs.27" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.28"/>
  <edges id="263" source_obj="//@regions.0/@basic_blocks.1/@node_objs.28" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.29"/>
  <edges id="266" source_obj="//@regions.0/@basic_blocks.1/@node_objs.29" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.30"/>
  <edges id="267" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.31"/>
  <edges id="269" source_obj="//@regions.0/@basic_blocks.1/@node_objs.30" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.31"/>
  <edges id="270" source_obj="//@regions.0/@basic_blocks.1/@node_objs.31" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.32"/>
  <edges id="271" source_obj="//@regions.0/@basic_blocks.1/@node_objs.32" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.33"/>
  <edges id="272" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.34"/>
  <edges id="274" source_obj="//@regions.0/@basic_blocks.1/@node_objs.34" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.35"/>
  <edges id="276" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.36"/>
  <edges id="278" source_obj="//@regions.0/@basic_blocks.1/@node_objs.36" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.37"/>
  <edges id="280" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.38"/>
  <edges id="281" source_obj="//@regions.0/@basic_blocks.1/@node_objs.35" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.38"/>
  <edges id="282" source_obj="//@regions.0/@basic_blocks.1/@node_objs.37" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.38"/>
  <edges id="283" source_obj="//@regions.0/@basic_blocks.1/@node_objs.38" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.39"/>
  <edges id="286" source_obj="//@regions.0/@basic_blocks.1/@node_objs.39" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.40"/>
  <edges id="287" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.41"/>
  <edges id="289" source_obj="//@regions.0/@basic_blocks.1/@node_objs.40" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.41"/>
  <edges id="290" source_obj="//@regions.0/@basic_blocks.1/@node_objs.41" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.42"/>
  <edges id="291" source_obj="//@regions.0/@basic_blocks.1/@node_objs.42" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.43"/>
  <edges id="292" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.44"/>
  <edges id="294" source_obj="//@regions.0/@basic_blocks.1/@node_objs.44" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.45"/>
  <edges id="296" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.46"/>
  <edges id="298" source_obj="//@regions.0/@basic_blocks.1/@node_objs.46" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.47"/>
  <edges id="300" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.48"/>
  <edges id="301" source_obj="//@regions.0/@basic_blocks.1/@node_objs.45" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.48"/>
  <edges id="302" source_obj="//@regions.0/@basic_blocks.1/@node_objs.47" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.48"/>
  <edges id="303" source_obj="//@regions.0/@basic_blocks.1/@node_objs.48" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.49"/>
  <edges id="306" source_obj="//@regions.0/@basic_blocks.1/@node_objs.49" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.50"/>
  <edges id="307" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.51"/>
  <edges id="309" source_obj="//@regions.0/@basic_blocks.1/@node_objs.50" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.51"/>
  <edges id="310" source_obj="//@regions.0/@basic_blocks.1/@node_objs.51" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.52"/>
  <edges id="311" source_obj="//@regions.0/@basic_blocks.1/@node_objs.52" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.53"/>
  <edges id="312" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.54"/>
  <edges id="314" source_obj="//@regions.0/@basic_blocks.1/@node_objs.54" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.55"/>
  <edges id="316" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.56"/>
  <edges id="318" source_obj="//@regions.0/@basic_blocks.1/@node_objs.56" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.57"/>
  <edges id="320" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.58"/>
  <edges id="321" source_obj="//@regions.0/@basic_blocks.1/@node_objs.55" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.58"/>
  <edges id="322" source_obj="//@regions.0/@basic_blocks.1/@node_objs.57" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.58"/>
  <edges id="323" source_obj="//@regions.0/@basic_blocks.1/@node_objs.58" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.59"/>
  <edges id="326" source_obj="//@regions.0/@basic_blocks.1/@node_objs.59" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.60"/>
  <edges id="327" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.61"/>
  <edges id="329" source_obj="//@regions.0/@basic_blocks.1/@node_objs.60" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.61"/>
  <edges id="330" source_obj="//@regions.0/@basic_blocks.1/@node_objs.61" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.62"/>
  <edges id="331" source_obj="//@regions.0/@basic_blocks.1/@node_objs.62" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.63"/>
  <edges id="332" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.64"/>
  <edges id="334" source_obj="//@regions.0/@basic_blocks.1/@node_objs.64" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.65"/>
  <edges id="336" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.66"/>
  <edges id="338" source_obj="//@regions.0/@basic_blocks.1/@node_objs.66" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.67"/>
  <edges id="340" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.68"/>
  <edges id="341" source_obj="//@regions.0/@basic_blocks.1/@node_objs.65" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.68"/>
  <edges id="342" source_obj="//@regions.0/@basic_blocks.1/@node_objs.67" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.68"/>
  <edges id="343" source_obj="//@regions.0/@basic_blocks.1/@node_objs.68" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.69"/>
  <edges id="346" source_obj="//@regions.0/@basic_blocks.1/@node_objs.69" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.70"/>
  <edges id="347" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.71"/>
  <edges id="349" source_obj="//@regions.0/@basic_blocks.1/@node_objs.70" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.71"/>
  <edges id="350" source_obj="//@regions.0/@basic_blocks.1/@node_objs.71" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.72"/>
  <edges id="351" source_obj="//@regions.0/@basic_blocks.1/@node_objs.72" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.73"/>
  <edges id="352" source_obj="//@regions.0/@basic_blocks.1/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.74"/>
  <edges id="354" source_obj="//@regions.0/@basic_blocks.1/@node_objs.74" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.75"/>
  <edges id="356" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.76"/>
  <edges id="358" source_obj="//@regions.0/@basic_blocks.1/@node_objs.76" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.77"/>
  <edges id="360" source_obj="//@regions.0/@basic_blocks.1/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.78"/>
  <edges id="361" source_obj="//@regions.0/@basic_blocks.1/@node_objs.75" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.78"/>
  <edges id="362" source_obj="//@regions.0/@basic_blocks.1/@node_objs.77" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.78"/>
  <edges id="363" source_obj="//@regions.0/@basic_blocks.1/@node_objs.78" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.79"/>
  <edges id="366" source_obj="//@regions.0/@basic_blocks.1/@node_objs.79" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.80"/>
  <edges id="367" source_obj="//@ports.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.81"/>
  <edges id="369" source_obj="//@regions.0/@basic_blocks.1/@node_objs.80" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.81"/>
  <edges id="370" source_obj="//@regions.0/@basic_blocks.1/@node_objs.81" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.82"/>
  <edges id="371" source_obj="//@regions.0/@basic_blocks.1/@node_objs.82" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.83"/>
  <edges id="372" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.84"/>
  <edges id="373" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.85"/>
  <edges id="374" source_obj="//@regions.0/@basic_blocks.1/@node_objs.8" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.86"/>
  <edges id="375" source_obj="//@regions.0/@basic_blocks.1/@node_objs.85" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.86"/>
  <edges id="376" source_obj="//@regions.0/@basic_blocks.1/@node_objs.86" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.87"/>
  <edges id="377" source_obj="//@regions.0/@basic_blocks.1/@node_objs.88" sink_obj="//@ports.1"/>
  <edges id="379" source_obj="//@regions.0/@basic_blocks.1/@node_objs.87" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.88"/>
  <edges id="380" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.89"/>
  <edges id="382" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.89"/>
  <edges id="383" source_obj="//@regions.0/@basic_blocks.1/@node_objs.89" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.90"/>
  <edges id="384" source_obj="//@regions.0/@basic_blocks.1/@node_objs.90" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.91"/>
  <edges id="385" source_obj="//@regions.0/@basic_blocks.1/@node_objs.13" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.92"/>
  <edges id="386" source_obj="//@regions.0/@basic_blocks.1/@node_objs.91" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.92"/>
  <edges id="387" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.93"/>
  <edges id="389" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.93"/>
  <edges id="390" source_obj="//@regions.0/@basic_blocks.1/@node_objs.93" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.94"/>
  <edges id="391" source_obj="//@regions.0/@basic_blocks.1/@node_objs.94" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.95"/>
  <edges id="392" source_obj="//@regions.0/@basic_blocks.1/@node_objs.23" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.96"/>
  <edges id="393" source_obj="//@regions.0/@basic_blocks.1/@node_objs.95" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.96"/>
  <edges id="394" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.97"/>
  <edges id="396" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.97"/>
  <edges id="397" source_obj="//@regions.0/@basic_blocks.1/@node_objs.97" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.98"/>
  <edges id="398" source_obj="//@regions.0/@basic_blocks.1/@node_objs.98" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.99"/>
  <edges id="399" source_obj="//@regions.0/@basic_blocks.1/@node_objs.33" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.100"/>
  <edges id="400" source_obj="//@regions.0/@basic_blocks.1/@node_objs.99" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.100"/>
  <edges id="401" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.101"/>
  <edges id="403" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.101"/>
  <edges id="404" source_obj="//@regions.0/@basic_blocks.1/@node_objs.101" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.102"/>
  <edges id="405" source_obj="//@regions.0/@basic_blocks.1/@node_objs.102" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.103"/>
  <edges id="406" source_obj="//@regions.0/@basic_blocks.1/@node_objs.43" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.104"/>
  <edges id="407" source_obj="//@regions.0/@basic_blocks.1/@node_objs.103" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.104"/>
  <edges id="408" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.105"/>
  <edges id="410" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.105"/>
  <edges id="411" source_obj="//@regions.0/@basic_blocks.1/@node_objs.105" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.106"/>
  <edges id="412" source_obj="//@regions.0/@basic_blocks.1/@node_objs.106" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.107"/>
  <edges id="413" source_obj="//@regions.0/@basic_blocks.1/@node_objs.53" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.108"/>
  <edges id="414" source_obj="//@regions.0/@basic_blocks.1/@node_objs.107" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.108"/>
  <edges id="415" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.109"/>
  <edges id="417" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.109"/>
  <edges id="418" source_obj="//@regions.0/@basic_blocks.1/@node_objs.109" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.110"/>
  <edges id="419" source_obj="//@regions.0/@basic_blocks.1/@node_objs.110" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.111"/>
  <edges id="420" source_obj="//@regions.0/@basic_blocks.1/@node_objs.63" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.112"/>
  <edges id="421" source_obj="//@regions.0/@basic_blocks.1/@node_objs.111" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.112"/>
  <edges id="422" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.113"/>
  <edges id="424" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.113"/>
  <edges id="425" source_obj="//@regions.0/@basic_blocks.1/@node_objs.113" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.114"/>
  <edges id="426" source_obj="//@regions.0/@basic_blocks.1/@node_objs.114" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.115"/>
  <edges id="427" source_obj="//@regions.0/@basic_blocks.1/@node_objs.73" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.116"/>
  <edges id="428" source_obj="//@regions.0/@basic_blocks.1/@node_objs.115" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.116"/>
  <edges id="429" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.117"/>
  <edges id="431" source_obj="//@regions.0/@basic_blocks.1/@node_objs.84" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.117"/>
  <edges id="432" source_obj="//@regions.0/@basic_blocks.1/@node_objs.117" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.118"/>
  <edges id="433" source_obj="//@regions.0/@basic_blocks.1/@node_objs.118" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.119"/>
  <edges id="434" source_obj="//@regions.0/@basic_blocks.1/@node_objs.83" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.120"/>
  <edges id="435" source_obj="//@regions.0/@basic_blocks.1/@node_objs.119" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.120"/>
  <edges id="436" source_obj="//@regions.0/@basic_blocks.1/@node_objs.96" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.121"/>
  <edges id="437" source_obj="//@regions.0/@basic_blocks.1/@node_objs.92" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.121"/>
  <edges id="438" source_obj="//@regions.0/@basic_blocks.1/@node_objs.100" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.122"/>
  <edges id="439" source_obj="//@regions.0/@basic_blocks.1/@node_objs.104" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.122"/>
  <edges id="440" source_obj="//@regions.0/@basic_blocks.1/@node_objs.122" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.123"/>
  <edges id="441" source_obj="//@regions.0/@basic_blocks.1/@node_objs.121" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.123"/>
  <edges id="442" source_obj="//@regions.0/@basic_blocks.1/@node_objs.108" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.124"/>
  <edges id="443" source_obj="//@regions.0/@basic_blocks.1/@node_objs.112" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.124"/>
  <edges id="444" source_obj="//@regions.0/@basic_blocks.1/@node_objs.120" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.125"/>
  <edges id="447" source_obj="//@regions.0/@basic_blocks.1/@node_objs.125" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.126"/>
  <edges id="448" source_obj="//@regions.0/@basic_blocks.1/@node_objs.116" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.126"/>
  <edges id="449" source_obj="//@regions.0/@basic_blocks.1/@node_objs.126" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.127"/>
  <edges id="450" source_obj="//@regions.0/@basic_blocks.1/@node_objs.124" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.127"/>
  <edges id="451" source_obj="//@regions.0/@basic_blocks.1/@node_objs.127" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.128"/>
  <edges id="452" source_obj="//@regions.0/@basic_blocks.1/@node_objs.123" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.128"/>
  <edges id="455" source_obj="//@regions.0/@basic_blocks.1/@node_objs.128" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.129"/>
  <edges id="460" source_obj="//@regions.0/@basic_blocks.1/@node_objs.129" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.130"/>
  <edges id="461" source_obj="//@regions.0/@basic_blocks.1/@node_objs.88" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.130"/>
  <edges id="462" source_obj="//@regions.0/@basic_blocks.1/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.131"/>
  <edges id="464" source_obj="//@regions.0/@basic_blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.132"/>
  <edges id="465" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.132"/>
  <edges id="466" source_obj="//@regions.0/@basic_blocks.1/@node_objs.6" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.133"/>
  <edges id="467" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.133"/>
  <edges id="468" source_obj="//@regions.0/@basic_blocks.1/@node_objs.131" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.134"/>
  <edges id="469" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.134"/>
  <edges id="470" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.135"/>
  <edges id="500" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@regions.0/@basic_blocks.0"/>
  <edges id="501" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@blocks.1"/>
  <edges id="502" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.0" sink_obj="//@regions.0/@basic_blocks.1"/>
  <edges id="503" edge_type="CtrlEdge" source_obj="//@regions.0/@basic_blocks.1" sink_obj="//@regions.0/@basic_blocks.0" is_back_edge="1"/>
  <edges id="504" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.1/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.134"/>
  <edges id="505" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.1"/>
  <edges id="506" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.0/@node_objs.0"/>
  <edges id="507" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.132"/>
  <edges id="508" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.133"/>
  <edges id="509" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.0"/>
  <edges id="510" edge_type="VirtEdge" source_obj="//@blocks.0/@node_objs.5" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.134"/>
  <edges id="511" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.0" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.133"/>
  <edges id="512" edge_type="VirtEdge" source_obj="//@regions.0/@basic_blocks.0/@node_objs.1" sink_obj="//@regions.0/@basic_blocks.1/@node_objs.132"/>
  <blocks id="18" name="newFuncRoot" type="BlockType">
    <controlOutputObjs>.preheader3.preheader</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="11" name="k" originalName="k" coreId="1869440365" bitwidth="4" opcode="alloca" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="i_1" originalName="i" coreId="1634485536" bitwidth="4" opcode="alloca" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="indvar_flatten39" coreId="1680154725" bitwidth="7" opcode="alloca" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="indvar_flatten39_write_ln0" coreId="540697965" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="4" m_clusterGroupNumber="-1">
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="15" name="i_1_write_ln0" coreId="0" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="5" m_clusterGroupNumber="-1">
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="16" name="k_write_ln0" coreId="4294967295" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="6" m_clusterGroupNumber="-1">
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="br_ln0" coreId="0" opcode="br" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
      <controlInputObjs>.preheader3.preheader</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="170" name=".preheader.preheader.preheader.exitStub" type="BlockType">
    <controlInputObjs>.preheader3.preheader</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="169" name="_ln0" coreId="3688460544" opcode="ret" nodeLabel="4.0" m_display="0" m_topoIndex="143" m_clusterGroupNumber="-1"/>
  </blocks>
  <regions anchor_node="-1" region_type="8" interval="1" typeName="Pipeline" iiViolation="" id="664" pipe_depth="6" RegionName="Col_DCT_Loop_DCT_Outer_Loop">
    <basic_blocks id="27" name=".preheader3.preheader" type="BlockType">
      <controlInputObjs>newFuncRoot</controlInputObjs>
      <controlInputObjs>dct_1d.exit34.i</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader.preheader.preheader.exitStub</controlOutputObjs>
      <controlOutputObjs>dct_1d.exit34.i</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="19" name="i" lineNumber="17" originalName="i" fileName="source/dct.c" fileDirectory=".." coreId="572669294" contextFuncName="dct_1d" bitwidth="4" opcode="load" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="20" name="indvar_flatten39_load" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="1702043696" contextFuncName="dct_2d" bitwidth="7" opcode="load" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="21" name="trunc_ln17" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln17_fu_327_p1" coreId="0" contextFuncName="dct_1d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="10" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="22" name="tmp_21_cast" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_21_cast_fu_331_p3" coreId="0" contextFuncName="dct_1d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="24" name="icmp_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="icmp_ln43_fu_339_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="dct_2d" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.81" m_topoIndex="12" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>br</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="25" name="add_ln43_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln43_1_fu_345_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="dct_2d" bitwidth="7" opcode="add" m_display="0" m_delay="0.77" m_topoIndex="13" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="26" name="br_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" opcode="br" m_display="0" m_topoIndex="14" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <controlInputObjs>dct_1d.exit34.i</controlInputObjs>
        <controlInputObjs>.preheader.preheader.preheader.exitStub</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="source/dct.c">
        <validLinenumbers>17</validLinenumbers>
        <validLinenumbers>43</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
    <basic_blocks id="168" name="dct_1d.exit34.i" type="BlockType">
      <controlInputObjs>.preheader3.preheader</controlInputObjs>
      <controlOutputObjs>br</controlOutputObjs>
      <controlOutputObjs>.preheader3.preheader</controlOutputObjs>
      <node_objs xsi:type="cdfg:CdfgNode" id="28" name="k_load" lineNumber="13" fileName="source/dct.c" fileDirectory=".." coreId="1936028192" contextFuncName="dct_1d" bitwidth="4" opcode="load" m_display="0" m_topoIndex="15" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="13" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>alloca</dataInputObjs>
        <dataOutputObjs>icmp</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="29" name="add_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln43_fu_354_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="dct_2d" bitwidth="4" opcode="add" m_display="0" m_delay="0.79" m_topoIndex="16" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="32" name="icmp_ln13" lineNumber="13" fileName="source/dct.c" fileDirectory=".." rtlName="icmp_ln13_fu_360_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="dct_1d" bitwidth="1" opcode="icmp" m_display="0" m_delay="0.72" m_topoIndex="17" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="13" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="33" name="select_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_fu_366_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="4" opcode="select" m_display="0" m_delay="0.39" m_topoIndex="18" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="34" name="trunc_ln17_2" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln17_2_fu_374_p1" coreId="1684959075" contextFuncName="dct_1d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="19" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="35" name="tmp_29_cast" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_29_cast_fu_378_p3" coreId="1702259823" contextFuncName="dct_1d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="20" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="36" name="select_ln43_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_1_fu_386_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="4" opcode="select" m_display="0" m_delay="0.39" m_topoIndex="21" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>trunc</dataOutputObjs>
        <dataOutputObjs>store</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="37" name="trunc_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln19_fu_394_p1" coreId="0" contextFuncName="dct_1d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="22" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="38" name="tmp_37_cast" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_37_cast_fu_398_p3" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="39" name="select_ln43_2" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_2_fu_406_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="24" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="40" name="zext_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln43_fu_414_p1" coreId="3687273584" contextFuncName="dct_2d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="25" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="41" name="col_inbuf_addr" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="26" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="42" name="col_inbuf_load" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="27" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="43" name="sext_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="126" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="44" name="trunc_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_fu_419_p1" coreId="0" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="28" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="45" name="tmp" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_fu_423_p3" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="29" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="46" name="trunc_ln43_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_1_fu_431_p1" coreId="3687276376" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="30" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="47" name="tmp_14" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_14_fu_435_p3" coreId="4257479680" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="31" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="48" name="select_ln43_10" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_10_fu_443_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="32" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="49" name="or_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_fu_451_p2" coreId="3687277936" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="33" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="50" name="zext_ln17" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_fu_457_p1" coreId="3687195872" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="34" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="51" name="col_inbuf_addr_1" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="3687259248" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="52" name="col_inbuf_load_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="36" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="53" name="sext_ln43_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="6775040" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="114" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="54" name="trunc_ln43_2" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_2_fu_462_p1" coreId="0" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="37" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="55" name="tmp_15" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_15_fu_466_p3" coreId="4294967295" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="38" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="56" name="trunc_ln43_3" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_3_fu_474_p1" coreId="0" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="39" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="57" name="tmp_16" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_16_fu_478_p3" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="40" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="58" name="select_ln43_11" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_11_fu_486_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="41" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="59" name="or_ln43_1" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_1_fu_494_p2" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="42" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="60" name="zext_ln17_7" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_7_fu_500_p1" coreId="4294967295" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="43" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="61" name="col_inbuf_addr_2" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="44" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="62" name="col_inbuf_load_2" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="45" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="63" name="sext_ln43_2" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="115" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="64" name="trunc_ln43_4" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_4_fu_505_p1" coreId="1869833472" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="46" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="65" name="tmp_17" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_17_fu_509_p3" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="47" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="66" name="trunc_ln43_5" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_5_fu_517_p1" coreId="3687249496" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="48" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="67" name="tmp_18" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_18_fu_521_p3" coreId="4294967295" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="49" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="68" name="select_ln43_12" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_12_fu_529_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="50" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="69" name="or_ln43_2" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_2_fu_537_p2" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="51" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="70" name="zext_ln17_8" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_8_fu_543_p1" coreId="3687255664" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="52" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="71" name="col_inbuf_addr_3" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="542329856" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="53" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="72" name="col_inbuf_load_3" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="54" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="73" name="sext_ln43_3" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="127" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="74" name="trunc_ln43_6" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_6_fu_548_p1" coreId="3687248600" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="55" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="75" name="tmp_19" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_19_fu_552_p3" coreId="3687191408" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="56" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="76" name="trunc_ln43_7" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_7_fu_560_p1" coreId="3687179264" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="57" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="77" name="tmp_20" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_20_fu_564_p3" coreId="3687268976" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="58" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="78" name="select_ln43_13" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_13_fu_572_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="59" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="79" name="or_ln43_3" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_3_fu_580_p2" coreId="3687269336" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="60" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="80" name="zext_ln17_9" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_9_fu_586_p1" coreId="1414419712" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="61" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="81" name="col_inbuf_addr_4" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="62" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="82" name="col_inbuf_load_4" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="63" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="83" name="sext_ln43_4" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="1684957440" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="116" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="84" name="trunc_ln43_8" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_8_fu_591_p1" coreId="0" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="64" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="85" name="tmp_21" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_21_fu_595_p3" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="65" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="86" name="trunc_ln43_9" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_9_fu_603_p1" coreId="3687266392" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="66" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="87" name="tmp_22" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_22_fu_607_p3" coreId="3687265368" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="67" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="88" name="select_ln43_14" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_14_fu_615_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="68" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="89" name="or_ln43_4" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_4_fu_623_p2" coreId="0" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="69" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="90" name="zext_ln17_10" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_10_fu_629_p1" coreId="1717924352" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="70" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="91" name="col_inbuf_addr_5" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="4294967295" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="71" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="92" name="col_inbuf_load_5" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="72" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="93" name="sext_ln43_5" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="128" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="94" name="trunc_ln43_10" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_10_fu_634_p1" coreId="3688461568" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="73" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="95" name="tmp_23" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_23_fu_638_p3" coreId="3687267416" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="74" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="96" name="trunc_ln43_11" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_11_fu_646_p1" coreId="3687193616" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="75" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="97" name="tmp_24" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_24_fu_650_p3" coreId="1819243365" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="76" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="98" name="select_ln43_15" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_15_fu_658_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="77" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="99" name="or_ln43_5" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_5_fu_666_p2" coreId="2037672306" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="78" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="100" name="zext_ln17_11" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_11_fu_672_p1" coreId="1313415741" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="79" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="101" name="col_inbuf_addr_6" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="1953067621" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="80" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="102" name="col_inbuf_load_6" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="81" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="103" name="sext_ln43_6" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="1869182069" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="129" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="104" name="trunc_ln43_12" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_12_fu_677_p1" coreId="1007225406" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="82" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="105" name="tmp_25" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_25_fu_681_p3" coreId="544499059" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="83" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="106" name="trunc_ln43_13" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="trunc_ln43_13_fu_689_p1" coreId="757935405" contextFuncName="dct_2d" bitwidth="3" opcode="trunc" m_display="0" m_topoIndex="84" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>bitconcatenate</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="107" name="tmp_26" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="tmp_26_fu_693_p3" coreId="1635017060" contextFuncName="dct_2d" bitwidth="6" opcode="bitconcatenate" m_display="0" m_topoIndex="85" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>trunc</dataInputObjs>
        <dataOutputObjs>select</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="108" name="select_ln43_16" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="select_ln43_16_fu_701_p3" coreName="Sel" implIndex="auto_sel" control="no" opType="select" coreId="73" contextFuncName="dct_2d" bitwidth="6" opcode="select" m_display="0" m_delay="0.38" m_topoIndex="86" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>icmp</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataOutputObjs>or</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="109" name="or_ln43_6" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="or_ln43_6_fu_709_p2" coreId="570453615" contextFuncName="dct_2d" bitwidth="6" opcode="or" m_display="0" m_topoIndex="87" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="110" name="zext_ln17_12" lineNumber="17" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln17_12_fu_715_p1" coreId="1031365995" contextFuncName="dct_1d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="88" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>or</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="111" name="col_inbuf_addr_7" lineNumber="17" fileName="source/dct.c" fileDirectory=".." coreId="1953719662" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" m_display="0" m_topoIndex="89" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="17" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>col_inbuf</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="112" name="col_inbuf_load_7" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreName="RAM_1WnR" implIndex="auto" control="no" opType="ram_1wnr" coreId="84" contextFuncName="dct_2d" bitwidth="16" opcode="load" nodeLatency="1" m_display="0" m_delay="1.23" m_topoIndex="90" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="113" name="sext_ln43_7" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="1279810338" contextFuncName="dct_2d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="117" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="115" name="k_1_cast" lineNumber="43" fileName="source/dct.c" fileDirectory=".." rtlName="k_1_cast_fu_720_p1" coreId="1931504748" contextFuncName="dct_2d" bitwidth="64" opcode="zext" m_display="0" m_topoIndex="91" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="116" name="zext_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln19_fu_732_p1" coreId="539456611" contextFuncName="dct_1d" bitwidth="6" opcode="zext" m_display="0" m_topoIndex="92" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="117" name="add_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln19_fu_736_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="dct_1d" bitwidth="6" opcode="add" m_display="0" m_delay="0.78" m_topoIndex="93" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>bitconcatenate</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="118" name="zext_ln19_2" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="zext_ln19_2_fu_819_p1" coreId="1126185587" contextFuncName="dct_1d" bitwidth="64" opcode="zext" nodeLabel="5.0" m_display="0" m_topoIndex="144" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>getelementptr</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="119" name="col_outbuf_addr" lineNumber="19" fileName="source/dct.c" fileDirectory=".." coreId="574453865" contextFuncName="dct_1d" bitwidth="6" opcode="getelementptr" nodeLabel="5.0" m_display="0" m_topoIndex="145" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>col_outbuf</dataOutputObjs>
        <dataOutputObjs>store</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="121" name="dct_coeff_table_0_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1397508130" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="94" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="122" name="dct_coeff_table_0_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="14" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="95" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>zext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="123" name="zext_ln16" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="grp_fu_874_p10" coreId="539571765" contextFuncName="dct_1d" bitwidth="29" opcode="zext" nodeLabel="2.0" m_display="0" m_topoIndex="130" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="124" name="mul_ln16" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_14ns_29s_29_4_1_U32" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="2.0" nodeLatency="2" m_display="0" m_delay="0.99" m_topoIndex="131" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="125" name="dct_coeff_table_1_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="758329394" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="96" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="126" name="dct_coeff_table_1_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="97" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="127" name="sext_ln16" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1031365995" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="118" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="128" name="mul_ln16_7" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mul_mul_16s_15s_29_4_1_U28" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="1.0" nodeLatency="3" m_display="0" m_delay="0.53" m_topoIndex="119" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="129" name="dct_coeff_table_2_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1852142702" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="98" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="130" name="dct_coeff_table_2_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="99" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="131" name="sext_ln16_6" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1936028192" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="120" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="132" name="mul_ln16_8" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mul_mul_16s_15s_29_4_1_U29" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="1.0" nodeLatency="3" m_display="0" m_delay="0.53" m_topoIndex="121" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="133" name="dct_coeff_table_3_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1701999221" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="100" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="134" name="dct_coeff_table_3_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="101" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="135" name="sext_ln16_7" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1936942413" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="132" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="136" name="mul_ln16_9" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29s_29_4_1_U33" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="2.0" nodeLatency="2" m_display="0" m_delay="0.99" m_topoIndex="133" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="137" name="dct_coeff_table_4_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1769239916" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="102" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="138" name="dct_coeff_table_4_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="103" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="139" name="sext_ln16_8" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1702127986" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="122" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="140" name="mul_ln16_10" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mul_mul_16s_15s_29_4_1_U30" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="1.0" nodeLatency="3" m_display="0" m_delay="0.53" m_topoIndex="123" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="141" name="dct_coeff_table_5_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="808529205" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="104" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="142" name="dct_coeff_table_5_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="105" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="143" name="sext_ln16_9" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="540358961" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="134" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="144" name="mul_ln16_11" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29s_29_4_1_U34" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="2.0" nodeLatency="2" m_display="0" m_delay="0.99" m_topoIndex="135" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="145" name="dct_coeff_table_6_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="808333600" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="106" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="146" name="dct_coeff_table_6_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="107" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="147" name="sext_ln16_10" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="757935405" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="2.0" m_display="0" m_topoIndex="136" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="148" name="mul_ln16_12" lineNumber="16" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29ns_29_4_1_U35" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="2.0" nodeLatency="2" m_display="0" m_delay="0.99" m_topoIndex="137" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="149" name="dct_coeff_table_7_addr" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreId="1952673397" contextFuncName="dct_1d" bitwidth="3" opcode="getelementptr" m_display="0" m_topoIndex="108" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>zext</dataInputObjs>
        <dataOutputObjs>load</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="150" name="dct_coeff_table_7_load" lineNumber="16" fileName="source/dct.c" fileDirectory=".." coreName="ROM" implIndex="auto" control="no" opType="rom" coreId="101" contextFuncName="dct_1d" bitwidth="15" opcode="load" nodeLatency="1" m_display="0" m_delay="0.67" m_topoIndex="109" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="16" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>getelementptr</dataInputObjs>
        <dataOutputObjs>sext</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="151" name="sext_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." coreId="1629909103" contextFuncName="dct_1d" bitwidth="29" opcode="sext" nodeLabel="1.0" m_display="0" m_topoIndex="124" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>load</dataInputObjs>
        <dataOutputObjs>mul</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="152" name="mul_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_13ns_29_4_1_U31" coreName="DSP48" implIndex="dsp" control="no" opType="mul" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="mul" nodeLabel="1.0" nodeLatency="2" m_display="0" m_delay="0.99" m_topoIndex="125" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>sext</dataInputObjs>
        <dataInputObjs>sext</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="153" name="add_ln19_9" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_14ns_29s_29_4_1_U32" coreName="DSP48" implIndex="dsp" control="no" opType="add" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="0.64" m_topoIndex="139" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>mul</dataInputObjs>
        <dataInputObjs>mul</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="154" name="add_ln19_10" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29s_29_4_1_U33" coreName="DSP48" implIndex="dsp" control="no" opType="add" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="0.64" m_topoIndex="140" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>mul</dataInputObjs>
        <dataInputObjs>mul</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="155" name="add_ln19_11" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln19_11_fu_823_p2" coreName="TAddSub" implIndex="tadder" control="no" opType="add" coreId="10" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="5.0" m_display="0" m_topoIndex="146" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="156" name="add_ln19_12" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29s_29_4_1_U34" coreName="DSP48" implIndex="dsp" control="no" opType="add" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="0.64" m_topoIndex="141" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>mul</dataInputObjs>
        <dataInputObjs>mul</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="157" name="add_ln19_13" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_13ns_29_4_1_U31" coreName="DSP48" implIndex="dsp" control="no" opType="add" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="3.0" nodeLatency="1" m_display="0" m_delay="0.64" m_topoIndex="138" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>mul</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="158" name="add_ln19_14" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="mac_muladd_16s_15s_29ns_29_4_1_U35" coreName="DSP48" implIndex="dsp" control="no" opType="add" coreId="127" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="4.0" nodeLatency="1" m_display="0" m_delay="0.64" m_topoIndex="142" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>mul</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="159" name="add_ln19_15" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln19_15_fu_827_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="5.0" m_display="0" m_delay="0.98" m_topoIndex="147" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>add</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="160" name="add_ln19_1" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln19_1_fu_831_p2" coreName="TAddSub" implIndex="tadder" control="no" opType="add" coreId="10" contextFuncName="dct_1d" bitwidth="29" opcode="add" nodeLabel="5.0" m_display="0" m_delay="0.72" m_topoIndex="148" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>partselect</dataOutputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="161" name="trunc_ln19_1" lineNumber="19" fileName="source/dct.c" fileDirectory=".." rtlName="col_outbuf_d0" coreId="1953394432" contextFuncName="dct_1d" bitwidth="16" opcode="partselect" nodeLabel="5.0" m_display="0" m_topoIndex="149" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="162" name="col_outbuf_addr_write_ln19" lineNumber="19" fileName="source/dct.c" fileDirectory=".." coreName="RAM" implIndex="auto" control="no" opType="ram" coreId="83" contextFuncName="dct_1d" opcode="store" nodeLabel="5.0" m_display="0" m_delay="1.23" m_topoIndex="150" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="19" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>partselect</dataInputObjs>
        <dataInputObjs>getelementptr</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="163" name="add_ln13" lineNumber="13" fileName="source/dct.c" fileDirectory=".." rtlName="add_ln13_fu_742_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="dct_1d" bitwidth="4" opcode="add" m_display="0" m_delay="0.79" m_topoIndex="110" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="13" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataOutputObjs>store</dataOutputObjs>
        <constName>empty</constName>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="164" name="indvar_flatten39_write_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="111" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="165" name="i_1_write_ln43" lineNumber="43" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_2d" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="112" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="43" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_2d"/>
        <dataInputObjs>select</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="166" name="k_write_ln13" lineNumber="13" fileName="source/dct.c" fileDirectory=".." coreId="0" contextFuncName="dct_1d" opcode="store" m_display="0" m_delay="0.42" m_topoIndex="113" m_clusterGroupNumber="-1">
        <inlineStackInfo fileName="source/dct.c" linenumber="13" fileDirectory="D:\Labs\3sem\FPGA\lab1_z0" functionName="dct_1d"/>
        <dataInputObjs>add</dataInputObjs>
        <dataInputObjs>alloca</dataInputObjs>
      </node_objs>
      <node_objs xsi:type="cdfg:CdfgNode" id="167" name="br_ln0" coreId="3687626504" opcode="br" nodeLabel="5.0" m_display="0" m_topoIndex="151" m_clusterGroupNumber="-1">
        <controlInputObjs>.preheader3.preheader</controlInputObjs>
      </node_objs>
      <fileValidLineNumbers fileName="source/dct.c">
        <validLinenumbers>13</validLinenumbers>
        <validLinenumbers>43</validLinenumbers>
        <validLinenumbers>17</validLinenumbers>
        <validLinenumbers>19</validLinenumbers>
        <validLinenumbers>16</validLinenumbers>
      </fileValidLineNumbers>
    </basic_blocks>
  </regions>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <regnodes realName="sext_ln43_1_reg_1025">
    <nodeIds>53</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln43_reg_931">
    <nodeIds>24</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_1_reg_940">
    <nodeIds>51</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_6_addr_reg_1010">
    <nodeIds>145</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_load_6_reg_1050">
    <nodeIds>102</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_load_5_reg_1045">
    <nodeIds>92</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_5_reg_1110">
    <nodeIds>93</nodeIds>
  </regnodes>
  <regnodes realName="add_ln19_13_reg_1155">
    <nodeIds>157</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_2_reg_1030">
    <nodeIds>63</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_5_load_reg_1085">
    <nodeIds>142</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_9_reg_1130">
    <nodeIds>143</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_6_reg_965">
    <nodeIds>101</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_1_addr_reg_985">
    <nodeIds>125</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_3_reg_950">
    <nodeIds>71</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_5_addr_reg_1005">
    <nodeIds>141</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_10_reg_1135">
    <nodeIds>147</nodeIds>
  </regnodes>
  <regnodes realName="mul_ln16_7_reg_1140">
    <nodeIds>128</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_8_reg_1080">
    <nodeIds>139</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_2_addr_reg_990">
    <nodeIds>129</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_3_addr_reg_995">
    <nodeIds>133</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_6_reg_1115">
    <nodeIds>103</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_load_3_reg_1035">
    <nodeIds>72</nodeIds>
  </regnodes>
  <regnodes realName="mul_ln16_8_reg_1145">
    <nodeIds>132</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_2_reg_945">
    <nodeIds>61</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_reg_1065">
    <nodeIds>127</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_5_reg_960">
    <nodeIds>91</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_0_addr_reg_980">
    <nodeIds>121</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_7_reg_1125">
    <nodeIds>135</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_3_reg_1105">
    <nodeIds>73</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_reg_1100">
    <nodeIds>43</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln16_6_reg_1070">
    <nodeIds>131</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_7_reg_1055">
    <nodeIds>113</nodeIds>
  </regnodes>
  <regnodes realName="indvar_flatten39_reg_924">
    <nodeIds>13</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_load_reg_1020">
    <nodeIds>42</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_6_load_reg_1090">
    <nodeIds>146</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_4_reg_955">
    <nodeIds>81</nodeIds>
  </regnodes>
  <regnodes realName="add_ln19_reg_975">
    <nodeIds>117</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln16_reg_1120">
    <nodeIds>123</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln19_reg_1095">
    <nodeIds>151</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_7_addr_reg_1015">
    <nodeIds>149</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_7_reg_970">
    <nodeIds>111</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_4_addr_reg_1000">
    <nodeIds>137</nodeIds>
  </regnodes>
  <regnodes realName="k_reg_910">
    <nodeIds>11</nodeIds>
  </regnodes>
  <regnodes realName="mul_ln16_10_reg_1150">
    <nodeIds>140</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_0_load_reg_1060">
    <nodeIds>122</nodeIds>
  </regnodes>
  <regnodes realName="sext_ln43_4_reg_1040">
    <nodeIds>83</nodeIds>
  </regnodes>
  <regnodes realName="col_inbuf_addr_reg_935">
    <nodeIds>41</nodeIds>
  </regnodes>
  <regnodes realName="dct_coeff_table_3_load_reg_1075">
    <nodeIds>134</nodeIds>
  </regnodes>
  <regnodes realName="i_1_reg_917">
    <nodeIds>12</nodeIds>
  </regnodes>
  <expressionNodes realName="select_ln43_15_fu_658">
    <nodeIds>98</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_7_fu_775">
    <nodeIds>113</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_fu_779">
    <nodeIds>127</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_1_addr_gep_fu_202">
    <nodeIds>125</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_4_fu_771">
    <nodeIds>83</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_2_fu_767">
    <nodeIds>63</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_7_addr_gep_fu_280">
    <nodeIds>149</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_6_fu_783">
    <nodeIds>131</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_5_fu_801">
    <nodeIds>93</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_2_fu_462">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_6_fu_804">
    <nodeIds>103</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln16_fu_807">
    <nodeIds>123</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_8_fu_787">
    <nodeIds>139</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_12_fu_677">
    <nodeIds>104</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_1_fu_386">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_fu_423">
    <nodeIds>45</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_12_fu_529">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_6_fu_709">
    <nodeIds>109</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_1_fu_763">
    <nodeIds>53</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_29_cast_fu_378">
    <nodeIds>35</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_7_fu_810">
    <nodeIds>135</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_4_fu_505">
    <nodeIds>64</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_5_addr_gep_fu_254">
    <nodeIds>141</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_5_gep_fu_165">
    <nodeIds>91</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln17_2_fu_374">
    <nodeIds>34</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_8_fu_591">
    <nodeIds>84</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_9_fu_813">
    <nodeIds>143</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_20_fu_564">
    <nodeIds>77</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_13_fu_689">
    <nodeIds>106</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln13_fu_360">
    <nodeIds>32</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_7_fu_500">
    <nodeIds>60</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_6_gep_fu_173">
    <nodeIds>101</nodeIds>
  </expressionNodes>
  <expressionNodes realName="k_1_cast_fu_720">
    <nodeIds>115</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln43_fu_354">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_3_fu_798">
    <nodeIds>73</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_9_fu_603">
    <nodeIds>86</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_2_fu_537">
    <nodeIds>69</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_fu_419">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln19_fu_791">
    <nodeIds>151</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_19_fu_552">
    <nodeIds>75</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_11_fu_486">
    <nodeIds>58</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_1_gep_fu_133">
    <nodeIds>51</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_3_addr_gep_fu_228">
    <nodeIds>133</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_3_fu_474">
    <nodeIds>56</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_16_fu_701">
    <nodeIds>108</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_fu_457">
    <nodeIds>50</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_18_fu_521">
    <nodeIds>67</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_1_fu_431">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_17_fu_509">
    <nodeIds>65</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_0_addr_gep_fu_189">
    <nodeIds>121</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_14_fu_615">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln16_10_fu_816">
    <nodeIds>147</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_6_fu_548">
    <nodeIds>74</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_7_gep_fu_181">
    <nodeIds>111</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_13_fu_572">
    <nodeIds>78</nodeIds>
  </expressionNodes>
  <expressionNodes realName="indvar_flatten39_fu_88">
    <nodeIds>13</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln43_1_fu_345">
    <nodeIds>25</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_4_addr_gep_fu_241">
    <nodeIds>137</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln17_fu_327">
    <nodeIds>21</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_10_fu_634">
    <nodeIds>94</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln13_fu_742">
    <nodeIds>163</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_21_fu_595">
    <nodeIds>85</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_3_gep_fu_149">
    <nodeIds>71</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_4_fu_623">
    <nodeIds>89</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln43_fu_339">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_outbuf_addr_gep_fu_293">
    <nodeIds>119</nodeIds>
  </expressionNodes>
  <expressionNodes realName="i_1_fu_84">
    <nodeIds>12</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_21_cast_fu_331">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_10_fu_443">
    <nodeIds>48</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln43_fu_414">
    <nodeIds>40</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_2_addr_gep_fu_215">
    <nodeIds>129</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_2_fu_406">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_11_fu_646">
    <nodeIds>96</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln19_fu_394">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_10_fu_629">
    <nodeIds>90</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_2_gep_fu_141">
    <nodeIds>61</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_gep_fu_92">
    <nodeIds>41</nodeIds>
  </expressionNodes>
  <expressionNodes realName="k_fu_80">
    <nodeIds>11</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_22_fu_607">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_1_fu_494">
    <nodeIds>59</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln19_fu_736">
    <nodeIds>117</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_8_fu_543">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_7_fu_560">
    <nodeIds>76</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_24_fu_650">
    <nodeIds>97</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_16_fu_478">
    <nodeIds>57</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln43_5_fu_517">
    <nodeIds>66</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_11_fu_672">
    <nodeIds>100</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_fu_451">
    <nodeIds>49</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_14_fu_435">
    <nodeIds>47</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_9_fu_586">
    <nodeIds>80</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_26_fu_693">
    <nodeIds>107</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln17_12_fu_715">
    <nodeIds>110</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_5_fu_666">
    <nodeIds>99</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln43_fu_366">
    <nodeIds>33</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln19_2_fu_819">
    <nodeIds>118</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln19_1_fu_837">
    <nodeIds>161</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_23_fu_638">
    <nodeIds>95</nodeIds>
  </expressionNodes>
  <expressionNodes realName="col_inbuf_addr_4_gep_fu_157">
    <nodeIds>81</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln19_11_fu_823">
    <nodeIds>155</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln43_fu_795">
    <nodeIds>43</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_15_fu_466">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln19_fu_732">
    <nodeIds>116</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln19_15_fu_827">
    <nodeIds>159</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln19_1_fu_831">
    <nodeIds>160</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dct_coeff_table_6_addr_gep_fu_267">
    <nodeIds>145</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln43_3_fu_580">
    <nodeIds>79</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_25_fu_681">
    <nodeIds>105</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_37_cast_fu_398">
    <nodeIds>38</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_fu_901">
    <nodeIds>148</nodeIds>
    <nodeIds>158</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_848">
    <nodeIds>128</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_854">
    <nodeIds>132</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_866">
    <nodeIds>152</nodeIds>
    <nodeIds>157</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_860">
    <nodeIds>140</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_883">
    <nodeIds>136</nodeIds>
    <nodeIds>154</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_874">
    <nodeIds>124</nodeIds>
    <nodeIds>153</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_892">
    <nodeIds>144</nodeIds>
    <nodeIds>156</nodeIds>
  </moduleNodes>
  <ioNodes realName="store_ln43_store_fu_748">
    <nodeIds>164</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln13_store_fu_758">
    <nodeIds>166</nodeIds>
  </ioNodes>
  <ioNodes realName="k_load_load_fu_351">
    <nodeIds>28</nodeIds>
  </ioNodes>
  <ioNodes realName="indvar_flatten39_load_load_fu_324">
    <nodeIds>20</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln0_store_fu_316">
    <nodeIds>16</nodeIds>
  </ioNodes>
  <ioNodes realName="i_load_fu_321">
    <nodeIds>19</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln0_store_fu_306">
    <nodeIds>14</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln43_store_fu_753">
    <nodeIds>165</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln0_store_fu_311">
    <nodeIds>15</nodeIds>
  </ioNodes>
  <memoryPorts dataString="col_inbuf">
    <nodeIds>112</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="1">
    <nodeIds>102</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="2">
    <nodeIds>92</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="3">
    <nodeIds>82</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="4">
    <nodeIds>72</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="5">
    <nodeIds>62</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="6">
    <nodeIds>52</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_inbuf" portID="7">
    <nodeIds>42</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="col_outbuf">
    <nodeIds>162</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_0">
    <nodeIds>122</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_1">
    <nodeIds>126</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_2">
    <nodeIds>130</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_3">
    <nodeIds>134</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_4">
    <nodeIds>138</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_5">
    <nodeIds>142</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_6">
    <nodeIds>146</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="dct_coeff_table_7">
    <nodeIds>150</nodeIds>
  </memoryPorts>
  <ioPorts name="col_inbuf(p0)">
    <contents name="load">
      <nodeIds>112</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p1)">
    <contents name="load">
      <nodeIds>102</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p2)">
    <contents name="load">
      <nodeIds>92</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p3)">
    <contents name="load">
      <nodeIds>82</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p4)">
    <contents name="load">
      <nodeIds>72</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p5)">
    <contents name="load">
      <nodeIds>62</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p6)">
    <contents name="load">
      <nodeIds>52</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_inbuf(p7)">
    <contents name="load">
      <nodeIds>42</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="col_outbuf(p0)">
    <contents name="store">
      <nodeIds>162</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="42" stage="2" latency="2"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="48" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="2" latency="2"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="2" latency="2"/>
      <operations id="64" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="72" stage="2" latency="2"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="77" stage="1" latency="1"/>
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="80" stage="1" latency="1"/>
      <operations id="81" stage="1" latency="1"/>
      <operations id="82" stage="2" latency="2"/>
      <operations id="84" stage="1" latency="1"/>
      <operations id="85" stage="1" latency="1"/>
      <operations id="86" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="90" stage="1" latency="1"/>
      <operations id="91" stage="1" latency="1"/>
      <operations id="92" stage="2" latency="2"/>
      <operations id="94" stage="1" latency="1"/>
      <operations id="95" stage="1" latency="1"/>
      <operations id="96" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="1"/>
      <operations id="98" stage="1" latency="1"/>
      <operations id="99" stage="1" latency="1"/>
      <operations id="100" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="1"/>
      <operations id="102" stage="2" latency="2"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="105" stage="1" latency="1"/>
      <operations id="106" stage="1" latency="1"/>
      <operations id="107" stage="1" latency="1"/>
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
      <operations id="112" stage="2" latency="2"/>
      <operations id="115" stage="1" latency="1"/>
      <operations id="116" stage="1" latency="1"/>
      <operations id="117" stage="1" latency="1"/>
      <operations id="121" stage="1" latency="1"/>
      <operations id="122" stage="2" latency="2"/>
      <operations id="125" stage="1" latency="1"/>
      <operations id="126" stage="2" latency="2"/>
      <operations id="129" stage="1" latency="1"/>
      <operations id="130" stage="2" latency="2"/>
      <operations id="133" stage="1" latency="1"/>
      <operations id="134" stage="2" latency="2"/>
      <operations id="137" stage="1" latency="1"/>
      <operations id="138" stage="2" latency="2"/>
      <operations id="141" stage="1" latency="1"/>
      <operations id="142" stage="2" latency="2"/>
      <operations id="145" stage="1" latency="1"/>
      <operations id="146" stage="2" latency="2"/>
      <operations id="149" stage="1" latency="1"/>
      <operations id="150" stage="2" latency="2"/>
      <operations id="163" stage="1" latency="1"/>
      <operations id="164" stage="1" latency="1"/>
      <operations id="165" stage="1" latency="1"/>
      <operations id="166" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="42" stage="1" latency="2"/>
      <operations id="52" stage="1" latency="2"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="2"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="2"/>
      <operations id="82" stage="1" latency="2"/>
      <operations id="83" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="2"/>
      <operations id="102" stage="1" latency="2"/>
      <operations id="112" stage="1" latency="2"/>
      <operations id="113" stage="1" latency="1"/>
      <operations id="122" stage="1" latency="2"/>
      <operations id="126" stage="1" latency="2"/>
      <operations id="127" stage="1" latency="1"/>
      <operations id="128" stage="4" latency="4"/>
      <operations id="130" stage="1" latency="2"/>
      <operations id="131" stage="1" latency="1"/>
      <operations id="132" stage="4" latency="4"/>
      <operations id="134" stage="1" latency="2"/>
      <operations id="138" stage="1" latency="2"/>
      <operations id="139" stage="1" latency="1"/>
      <operations id="140" stage="4" latency="4"/>
      <operations id="142" stage="1" latency="2"/>
      <operations id="146" stage="1" latency="2"/>
      <operations id="150" stage="1" latency="2"/>
      <operations id="151" stage="1" latency="1"/>
      <operations id="152" stage="3" latency="3"/>
    </states>
    <states id="3">
      <operations id="43" stage="1" latency="1"/>
      <operations id="73" stage="1" latency="1"/>
      <operations id="93" stage="1" latency="1"/>
      <operations id="103" stage="1" latency="1"/>
      <operations id="123" stage="1" latency="1"/>
      <operations id="124" stage="3" latency="3"/>
      <operations id="128" stage="3" latency="4"/>
      <operations id="132" stage="3" latency="4"/>
      <operations id="135" stage="1" latency="1"/>
      <operations id="136" stage="3" latency="3"/>
      <operations id="140" stage="3" latency="4"/>
      <operations id="143" stage="1" latency="1"/>
      <operations id="144" stage="3" latency="3"/>
      <operations id="147" stage="1" latency="1"/>
      <operations id="148" stage="3" latency="3"/>
      <operations id="152" stage="2" latency="3"/>
    </states>
    <states id="4">
      <operations id="124" stage="2" latency="3"/>
      <operations id="128" stage="2" latency="4"/>
      <operations id="132" stage="2" latency="4"/>
      <operations id="136" stage="2" latency="3"/>
      <operations id="140" stage="2" latency="4"/>
      <operations id="144" stage="2" latency="3"/>
      <operations id="148" stage="2" latency="3"/>
      <operations id="152" stage="1" latency="3"/>
      <operations id="157" stage="2" latency="2"/>
    </states>
    <states id="5">
      <operations id="124" stage="1" latency="3"/>
      <operations id="128" stage="1" latency="4"/>
      <operations id="132" stage="1" latency="4"/>
      <operations id="136" stage="1" latency="3"/>
      <operations id="140" stage="1" latency="4"/>
      <operations id="144" stage="1" latency="3"/>
      <operations id="148" stage="1" latency="3"/>
      <operations id="153" stage="2" latency="2"/>
      <operations id="154" stage="2" latency="2"/>
      <operations id="156" stage="2" latency="2"/>
      <operations id="157" stage="1" latency="2"/>
      <operations id="158" stage="2" latency="2"/>
      <operations id="169" stage="1" latency="1"/>
    </states>
    <states id="6">
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="114" stage="1" latency="1"/>
      <operations id="118" stage="1" latency="1"/>
      <operations id="119" stage="1" latency="1"/>
      <operations id="120" stage="1" latency="1"/>
      <operations id="153" stage="1" latency="2"/>
      <operations id="154" stage="1" latency="2"/>
      <operations id="155" stage="1" latency="1"/>
      <operations id="156" stage="1" latency="2"/>
      <operations id="158" stage="1" latency="2"/>
      <operations id="159" stage="1" latency="1"/>
      <operations id="160" stage="1" latency="1"/>
      <operations id="161" stage="1" latency="1"/>
      <operations id="162" stage="1" latency="1"/>
      <operations id="167" stage="1" latency="1"/>
    </states>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="70" mMaxLatency="70">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>4</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>18</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Col_DCT_Loop_DCT_Outer_Loop" mII="1" mDepth="6" mMinTripCount="64" mMaxTripCount="64" mMinLatency="68" mMaxLatency="68" mType="1">
      <basicBlocks>27</basicBlocks>
      <basicBlocks>168</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>170</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
