<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='338' type='llvm::Register'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='722' u='r' c='_ZNK4llvm21SIMachineFunctionInfo17getScratchRSrcRegEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='727' u='w' c='_ZN4llvm21SIMachineFunctionInfo17setScratchRSrcRegENS_8RegisterE'/>
<offset>896</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='336'>// Registers that may be reserved for spilling purposes. These may be the same
  // as the input registers.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1263' u='a' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1268' u='m' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1269' u='r' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='71' u='w' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='74' u='r' c='_ZN4llvm21SIMachineFunctionInfoC1ERKNS_15MachineFunctionE'/>
