Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 16:38:34 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_connect_wrapper_timing_summary_routed.rpt -pb design_connect_wrapper_timing_summary_routed.pb -rpx design_connect_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_connect_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/cnt_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/receiver/started_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_connect_i/ConnectWrapper_0/inst/Connect/sender/cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.304      -23.605                     30                 1044        0.061        0.000                      0                 1044        3.667        0.000                       0                   517  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_50M                                  {0.000 10.000}       20.000          50.000          
  clk_out1_design_connect_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_connect_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_connect_clk_wiz_0_0_1       -1.304      -23.605                     30                 1044        0.061        0.000                      0                 1044        3.667        0.000                       0                   513  
  clkfbout_design_connect_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_connect_clk_wiz_0_0_1
  To Clock:  clk_out1_design_connect_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -1.304ns,  Total Violation      -23.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.304ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 5.017ns (53.170%)  route 4.419ns (46.830%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.680 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.680    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.945 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     8.945    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[1]
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[29]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                 -1.304    

Slack (VIOLATED) :        -1.299ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 5.012ns (53.145%)  route 4.419ns (46.855%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.680 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.680    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.940 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     8.940    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[3]
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                 -1.299    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 4.952ns (52.845%)  route 4.419ns (47.155%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.680 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.680    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.880 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     8.880    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[2]
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[30]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.220ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 4.933ns (52.749%)  route 4.419ns (47.251%))
  Logic Levels:           24  (CARRY4=15 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.680 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.680    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.861 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     8.861    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[31]_0[0]
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y54        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y54        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[28]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                 -1.220    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 4.919ns (52.678%)  route 4.419ns (47.322%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.847 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     8.847    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[1]
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[25]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 4.914ns (52.653%)  route 4.419ns (47.347%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.842 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     8.842    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[3]
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 4.854ns (52.347%)  route 4.419ns (47.653%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.782 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     8.782    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[2]
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[26]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                 -1.141    

Slack (VIOLATED) :        -1.122ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 4.835ns (52.249%)  route 4.419ns (47.751%))
  Logic Levels:           23  (CARRY4=14 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.582 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.582    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4_n_0
    SLICE_X106Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.763 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     8.763    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[27]_1[0]
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y53        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y53        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[24]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -1.122    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 4.821ns (52.176%)  route 4.419ns (47.824%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.749 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     8.749    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]_1[1]
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y52        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[21]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 4.816ns (52.151%)  route 4.419ns (47.849%))
  Logic Levels:           22  (CARRY4=13 LUT2=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.591    -0.491    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X109Y44        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDRE (Prop_fdre_C_Q)         0.379    -0.112 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.383     0.271    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/Q[0]
    SLICE_X108Y44        LUT2 (Prop_lut2_I0_O)        0.105     0.376 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15/O
                         net (fo=1, routed)           0.000     0.376    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_15_n_0
    SLICE_X108Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.799 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.799    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X108Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.899 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18/CO[3]
                         net (fo=1, routed)           0.000     0.899    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_18_n_0
    SLICE_X108Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.999 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.999    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_25_n_0
    SLICE_X108Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.198 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_30/O[2]
                         net (fo=3, routed)           0.688     1.886    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_refData_T_1[14]
    SLICE_X107Y46        LUT5 (Prop_lut5_I1_O)        0.244     2.130 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29/O
                         net (fo=2, routed)           0.456     2.586    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_29_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I2_O)        0.105     2.691 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24/O
                         net (fo=3, routed)           0.389     3.080    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_24_n_0
    SLICE_X106Y45        LUT6 (Prop_lut6_I4_O)        0.105     3.185 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21/O
                         net (fo=4, routed)           0.247     3.432    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_21_n_0
    SLICE_X107Y44        LUT6 (Prop_lut6_I4_O)        0.105     3.537 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19/O
                         net (fo=3, routed)           0.361     3.898    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_19_n_0
    SLICE_X107Y45        LUT6 (Prop_lut6_I4_O)        0.105     4.003 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10/O
                         net (fo=2, routed)           0.325     4.328    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_10_n_0
    SLICE_X107Y46        LUT5 (Prop_lut5_I2_O)        0.105     4.433 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.410     4.843    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_GEN_30[6]
    SLICE_X107Y47        LUT2 (Prop_lut2_I1_O)        0.105     4.948 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.948    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_i_7_n_0
    SLICE_X107Y47        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.388 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry_n_0
    SLICE_X107Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.486 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.486    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X107Y49        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.702 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=48, routed)          0.520     6.222    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X105Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.641     6.863 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.863    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__0_i_5_n_0
    SLICE_X105Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.063 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_6/O[2]
                         net (fo=1, routed)           0.639     7.702    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/_mul_result_T_12[11]
    SLICE_X106Y49        LUT5 (Prop_lut5_I2_O)        0.253     7.955 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/i__carry__1_i_1/O
                         net (fo=1, routed)           0.000     7.955    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc_n_50
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.287 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.288    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.386 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.386    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.484 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.484    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.744 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     8.744    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]_1[3]
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         1.413     7.354    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]/C
                         clock pessimism              0.310     7.664    
                         clock uncertainty           -0.083     7.581    
    SLICE_X106Y52        FDRE (Setup_fdre_C_D)        0.059     7.640    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]
  -------------------------------------------------------------------
                         required time                          7.640    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                 -1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.347ns (80.630%)  route 0.083ns (19.370%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.135 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.135    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]_1[0]
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[12]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[12]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.358ns (81.112%)  route 0.083ns (18.888%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.124 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.124    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]_1[2]
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[14]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[14]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.383ns (82.125%)  route 0.083ns (17.875%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.099 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.099    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]_1[1]
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[13]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[13]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.383ns (82.125%)  route 0.083ns (17.875%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.099 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.099    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]_1[3]
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y50        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[15]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.386ns (82.239%)  route 0.083ns (17.761%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.150 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.150    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.096 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.096    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]_1[0]
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[16]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[16]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.397ns (82.646%)  route 0.083ns (17.354%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.150 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.150    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.085 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    -0.085    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]_1[2]
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[18]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[18]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.613    -0.595    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X103Y41        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y41        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[5]/Q
                         net (fo=5, routed)           0.064    -0.390    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg_n_0_[5]
    SLICE_X102Y41        LUT6 (Prop_lut6_I3_O)        0.045    -0.345 r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2[1]
    SLICE_X102Y41        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.883    -0.832    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/clock
    SLICE_X102Y41        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[1]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X102Y41        FDRE (Hold_fdre_C_D)         0.121    -0.461    design_connect_i/ConnectWrapper_0/inst/Connect/sender/duc/cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.422ns (83.504%)  route 0.083ns (16.496%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.150 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.150    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.060 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.060    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]_1[1]
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[17]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[17]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.422ns (83.504%)  route 0.083ns (16.496%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.150 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.150    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.060 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.060    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]_1[3]
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y51        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[19]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_connect_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_connect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_connect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.425ns (83.602%)  route 0.083ns (16.398%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.642    -0.566    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y48        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[7]/Q
                         net (fo=3, routed)           0.083    -0.342    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/sum_reg[7]
    SLICE_X106Y48        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.229 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.229    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__0_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.190 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.189    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__1_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.150 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.150    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__2_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.111 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.111    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__3_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.057 r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/i_/i_/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.057    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[23]_1[0]
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_connect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_connect_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_connect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_connect_i/clk_wiz_0/inst/clk_in1_design_connect_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_connect_i/clk_wiz_0/inst/clk_out1_design_connect_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_connect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=511, routed)         0.906    -0.809    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/clock
    SLICE_X106Y52        FDRE                                         r  design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[20]/C
                         clock pessimism              0.508    -0.301    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.105    -0.196    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/sum_reg[20]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_connect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_connect_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X103Y43    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X103Y44    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X103Y43    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X103Y44    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X102Y43    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X102Y43    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_REG_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y43     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X95Y45     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/dataBuffer_9_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X110Y46    design_connect_i/ConnectWrapper_0/inst/Connect/receiver/ddc/cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X98Y46     design_connect_i/ConnectWrapper_0/inst/Connect/receiver/exiting_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_connect_clk_wiz_0_0_1
  To Clock:  clkfbout_design_connect_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_connect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_connect_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_connect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



