

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_output_data'
================================================================
* Date:           Wed Apr 26 16:22:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  5000002|  5000002|  50.000 ms|  50.000 ms|  5000002|  5000002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- output_data  |  5000000|  5000000|         2|          1|          1|  5000000|       yes|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i23 0, i23 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_1 = load i23 %j" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 10 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.75ns)   --->   "%icmp_ln88 = icmp_eq  i23 %j_1, i23 5000000" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 11 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.82ns)   --->   "%add_ln88 = add i23 %j_1, i23 1" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 13 'add' 'add_ln88' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc15.split, void %for.end16.exitStub" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 14 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i23 %j_1" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 15 'zext' 'zext_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln88" [sort_seperate_bucket/single_heap_sort.c:90]   --->   Operation 16 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:90]   --->   Operation 17 'load' 'input_r_load' <Predicate = (!icmp_ln88)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln88 = store i23 %add_ln88, i23 %j" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 18 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [sort_seperate_bucket/single_heap_sort.c:89]   --->   Operation 19 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [sort_seperate_bucket/single_heap_sort.c:71]   --->   Operation 20 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (1.24ns)   --->   "%input_r_load = load i23 %input_r_addr" [sort_seperate_bucket/single_heap_sort.c:90]   --->   Operation 21 'load' 'input_r_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln88" [sort_seperate_bucket/single_heap_sort.c:90]   --->   Operation 22 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.24ns)   --->   "%store_ln90 = store i32 %input_r_load, i23 %output_r_addr" [sort_seperate_bucket/single_heap_sort.c:90]   --->   Operation 23 'store' 'store_ln90' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc15" [sort_seperate_bucket/single_heap_sort.c:88]   --->   Operation 24 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/single_heap_sort.c:88) on local variable 'j' [9]  (0 ns)
	'getelementptr' operation ('input_r_addr', sort_seperate_bucket/single_heap_sort.c:90) [18]  (0 ns)
	'load' operation ('input_r_load', sort_seperate_bucket/single_heap_sort.c:90) on array 'input_r' [19]  (1.25 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('input_r_load', sort_seperate_bucket/single_heap_sort.c:90) on array 'input_r' [19]  (1.25 ns)
	'store' operation ('store_ln90', sort_seperate_bucket/single_heap_sort.c:90) of variable 'input_r_load', sort_seperate_bucket/single_heap_sort.c:90 on array 'output_r' [21]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
