#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 27 19:47:13 2017
# Process ID: 1794
# Current directory: /home/jspear/Development/School/Comp_Arc/Lab0/project_1/project_1.runs/synth_1
# Command line: vivado -log lab0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab0_wrapper.tcl
# Log file: /home/jspear/Development/School/Comp_Arc/Lab0/project_1/project_1.runs/synth_1/lab0_wrapper.vds
# Journal file: /home/jspear/Development/School/Comp_Arc/Lab0/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab0_wrapper.tcl -notrace
Command: synth_design -top lab0_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2019 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder1Bit [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:9]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module HalfAdder [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:30]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FullAdder4bit [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1149.863 ; gain = 48.246 ; free physical = 7892 ; free virtual = 19474
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab0_wrapper' [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:95]
INFO: [Synth 8-638] synthesizing module 'dff' [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:37]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:37]
INFO: [Synth 8-638] synthesizing module 'jkff1' [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:52]
INFO: [Synth 8-256] done synthesizing module 'jkff1' (2#1) [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:52]
INFO: [Synth 8-638] synthesizing module 'mux2' [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:73]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:73]
INFO: [Synth 8-638] synthesizing module 'FullAdder4bit' [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:40]
INFO: [Synth 8-638] synthesizing module 'HalfAdder' [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:30]
INFO: [Synth 8-638] synthesizing module 'FullAdder1Bit' [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:9]
INFO: [Synth 8-256] done synthesizing module 'FullAdder1Bit' (4#1) [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:9]
INFO: [Synth 8-256] done synthesizing module 'HalfAdder' (5#1) [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:30]
INFO: [Synth 8-256] done synthesizing module 'FullAdder4bit' (6#1) [/home/jspear/Development/School/Comp_Arc/Lab0/adder.v:40]
INFO: [Synth 8-256] done synthesizing module 'lab0_wrapper' (7#1) [/home/jspear/Development/School/Comp_Arc/Lab0/lab0_wrapper.v:95]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1174.121 ; gain = 72.504 ; free physical = 7909 ; free virtual = 19492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1174.121 ; gain = 72.504 ; free physical = 7909 ; free virtual = 19491
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jspear/Development/School/Comp_Arc/Lab0/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/jspear/Development/School/Comp_Arc/Lab0/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jspear/Development/School/Comp_Arc/Lab0/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab0_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab0_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1482.059 ; gain = 0.000 ; free physical = 7612 ; free virtual = 19194
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1482.062 ; gain = 380.445 ; free physical = 7758 ; free virtual = 19341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1482.062 ; gain = 380.445 ; free physical = 7758 ; free virtual = 19341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1482.062 ; gain = 380.445 ; free physical = 7760 ; free virtual = 19343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1482.062 ; gain = 380.445 ; free physical = 7753 ; free virtual = 19335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module jkff1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FullAdder1Bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module FullAdder4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1482.066 ; gain = 380.449 ; free physical = 7742 ; free virtual = 19324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1482.066 ; gain = 380.449 ; free physical = 7595 ; free virtual = 19176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1482.066 ; gain = 380.449 ; free physical = 7595 ; free virtual = 19176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7594 ; free virtual = 19175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7594 ; free virtual = 19175
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7594 ; free virtual = 19175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7593 ; free virtual = 19174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7592 ; free virtual = 19173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7590 ; free virtual = 19171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7589 ; free virtual = 19171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     4|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |FDRE |     9|
|7     |IBUF |     9|
|8     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    31|
|2     |  opA_mem |dff    |     9|
|3     |  opB_mem |dff_0  |     6|
|4     |  src_sel |jkff1  |     2|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1490.066 ; gain = 388.449 ; free physical = 7589 ; free virtual = 19170
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1490.066 ; gain = 80.512 ; free physical = 7648 ; free virtual = 19229
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1490.074 ; gain = 388.449 ; free physical = 7648 ; free virtual = 19229
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1490.074 ; gain = 401.039 ; free physical = 7634 ; free virtual = 19215
INFO: [Common 17-1381] The checkpoint '/home/jspear/Development/School/Comp_Arc/Lab0/project_1/project_1.runs/synth_1/lab0_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1514.082 ; gain = 0.000 ; free physical = 7635 ; free virtual = 19216
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 19:47:41 2017...
