#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Sep 24 16:33:58 2020
# Process ID: 18741
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1
# Command line: vivado -log gig_ethernet_pcs_pma_autonegotiation_1000BASEX.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gig_ethernet_pcs_pma_autonegotiation_1000BASEX.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.vds
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/vivado.jou
#-----------------------------------------------------------
source gig_ethernet_pcs_pma_autonegotiation_1000BASEX.tcl -notrace
Command: synth_design -top gig_ethernet_pcs_pma_autonegotiation_1000BASEX -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18869 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1511.488 ; gain = 90.000 ; free physical = 2486 ; free virtual = 26206
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.vhd:159]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:71' bound to instance 'U0' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.vhd:230]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:124]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:96' bound to instance 'pcs_pma_block_i' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:231]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:157]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
WARNING: [Synth 8-5640] Port 's_axi_aclk' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_resetn' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_awaddr' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_awvalid' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_awready' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_wdata' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_wvalid' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_wready' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_bresp' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_bvalid' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_bready' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_araddr' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_arvalid' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_arready' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_rdata' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_rresp' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_rvalid' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
WARNING: [Synth 8-5640] Port 's_axi_rready' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:260]
	Parameter C_ELABORATION_TRANSIENT_DIR bound to: BlankString - type: string 
	Parameter C_COMPONENT_NAME bound to: gig_ethernet_pcs_pma_autonegotiation_1000BASEX - type: string 
	Parameter C_RX_GMII_CLK bound to: TXOUTCLK - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_IS_SGMII bound to: 0 - type: bool 
	Parameter C_USE_TRANSCEIVER bound to: 1 - type: bool 
	Parameter C_HAS_TEMAC bound to: 1 - type: bool 
	Parameter C_USE_TBI bound to: 0 - type: bool 
	Parameter C_USE_LVDS bound to: 0 - type: bool 
	Parameter C_HAS_AN bound to: 1 - type: bool 
	Parameter C_HAS_MDIO bound to: 0 - type: bool 
	Parameter C_SGMII_PHY_MODE bound to: 0 - type: bool 
	Parameter C_DYNAMIC_SWITCHING bound to: 0 - type: bool 
	Parameter C_SGMII_FABRIC_BUFFER bound to: 1 - type: bool 
	Parameter C_2_5G bound to: 0 - type: bool 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter B_SHIFTER_ADDR bound to: 10'b1001010000 
	Parameter GT_RX_BYTE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_v16_1_5' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ipshared/6d13/hdl/gig_ethernet_pcs_pma_v16_1_rfs.vhd:17468' bound to instance 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core' of component 'gig_ethernet_pcs_pma_v16_1_5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:436]
WARNING: [Synth 8-5640] Port 'gt0_rxbyteisaligned_out' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:167]
WARNING: [Synth 8-5640] Port 'gt0_rxbyterealign_out' is missing in component declaration [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:167]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/transceiver/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver.vhd:72' bound to instance 'transceiver_inst' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:547]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/transceiver/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver.vhd:161]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/transceiver/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver.vhd:515]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:108]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:119]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:130]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:141]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:152]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.v:62' bound to instance 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i' of component 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/transceiver/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00010001 
	Parameter C_RX_CC_LEN_SEQ bound to: 2 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 2 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 125.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 2 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 125.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 62.500000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 62.500000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 2 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 4 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000010011100010000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000001100100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000101101001010101000000 
INFO: [Synth 8-6157] synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtye4_channel_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtye4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_channel' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000001100000001 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000011111100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000101111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000011100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0111010101010101 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:13711]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 4 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001001001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000001100000001 
	Parameter RXPI_CFG1 bound to: 16'b0000000011111100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b1 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b100 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000101111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 0 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0011 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000011100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0111010101010101 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: CPLL - type: string 
	Parameter TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (10#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_channel' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtye4_channel_wrapper' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000001100001101010000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000001001110001000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000000111110100 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000001100001101010000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000001001110001000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000001100001101010000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (15#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gte4_drp_arb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gte4_drp_arb' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 50.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 1.250000 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000101101001010101000000 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0001100110 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_tx' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_userdata_rx' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_top' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'PCS_PMA_gig_ethernet_pcs_pma_1_0_gt' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.v:62]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/transceiver/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver.vhd:161]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:67' bound to instance 'sync_block_reset_done' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:639]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:80]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:123]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:133]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:143]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg5' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:153]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg6' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block.vhd:157]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:67' bound to instance 'core_clocking_i' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:286]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:84]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-113] binding component instance 'ibufds_gtrefclk' to cell 'IBUFDS_GTE4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:106]
INFO: [Synth 8-113] binding component instance 'usrclk2_bufg_inst' to cell 'BUFG_GT' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:118]
INFO: [Synth 8-113] binding component instance 'usrclk_bufg_inst' to cell 'BUFG_GT' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:132]
INFO: [Synth 8-113] binding component instance 'rxrecclk_bufg_inst' to cell 'BUFG_GT' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking.vhd:84]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets.vhd:67' bound to instance 'core_resets_i' of component 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:309]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'gig_ethernet_pcs_pma_autonegotiation_1000BASEX' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.vhd:159]
WARNING: [Synth 8-3331] design gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking has unconnected port mmcm_reset
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port RESET_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CE_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CLR_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CPLLLOCK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPRDY_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1596.238 ; gain = 174.750 ; free physical = 2432 ; free virtual = 26153
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1596.238 ; gain = 174.750 ; free physical = 2443 ; free virtual = 26165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1596.238 ; gain = 174.750 ; free physical = 2443 ; free virtual = 26165
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_board.xdc] for cell 'U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocks.xdc] for cell 'U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.xdc] for cell 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.xdc] for cell 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/synth/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.027 ; gain = 0.000 ; free physical = 4067 ; free virtual = 27777
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.027 ; gain = 0.000 ; free physical = 4067 ; free virtual = 27777
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc] for cell 'U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/synth/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.027 ; gain = 0.000 ; free physical = 4067 ; free virtual = 27777
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FD => FDRE: 12 instances
  FDP => FDPE: 24 instances
  SRL16 => SRL16E: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.027 ; gain = 0.000 ; free physical = 4067 ; free virtual = 27777
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2536.027 ; gain = 0.000 ; free physical = 4065 ; free virtual = 27775
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2536.027 ; gain = 1114.539 ; free physical = 4085 ; free virtual = 27795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2536.027 ; gain = 1114.539 ; free physical = 4085 ; free virtual = 27795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 2536.027 ; gain = 1114.539 ; free physical = 4083 ; free virtual = 27794
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "CONFIG_DATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C1_OR_C2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TXDATA" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "MR_AN_COMPLETE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG_REG_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_CONFIG_VALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TOGGLE_TX" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BASE_OR_NP" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MASK_RUDI_BUFERR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-5544] ROM "MGT_TX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MGT_RX_RESET_INT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_RST_SM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.srcs/sources_1/ip/gig_ethernet_pcs_pma_autonegotiation_1000BASEX/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:781]
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                    0000000000100 |                             0000
          comma_detect_1 |                    0010000000000 |                             0001
           aquire_sync_1 |                    0000000010000 |                             0010
          comma_detect_2 |                    0000000000001 |                             0011
           aquire_sync_2 |                    0000000000010 |                             0100
          comma_detect_3 |                    0000000001000 |                             0101
         sync_acquired_1 |                    1000000000000 |                             0110
         sync_acquired_2 |                    0001000000000 |                             0111
        sync_acquired_2a |                    0100000000000 |                             1000
         sync_acquired_3 |                    0000001000000 |                             1001
        sync_acquired_3a |                    0000100000000 |                             1010
         sync_acquired_4 |                    0000010000000 |                             1011
        sync_acquired_4a |                    0000000100000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2536.027 ; gain = 1114.539 ; free physical = 3752 ; free virtual = 27463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 397   
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   5 Input     16 Bit        Muxes := 2     
	  33 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	  15 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 19    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  33 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 63    
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 22    
	   8 Input      1 Bit        Muxes := 29    
	  33 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module SYNCHRONISE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
Module RX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module AUTO_NEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module GPCS_PMA_GEN 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---Muxes : 
	  15 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 2     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtwiz_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 26    
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_CONFIG_INT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/NEXT_STATE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/EXT_CODE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_NULL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[9]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[1]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[9]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[2]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[10]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[3]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[6]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[4]' (FDRE) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/TX_CONFIG_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG2_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASE_OR_NP_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_PHY_STATUS_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_SPEED_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/SGMII_SPEED_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG2_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_SET_REG1_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG1_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG4_reg' (FDR) to 'U0/pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core /\gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg )
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_5.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/FSM_onehot_USE_ROCKET_IO.TX_RST_SM_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_5.
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[0]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/daddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/we_reg[1]' (FDRE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/en_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[10]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[11]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[12]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[13]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[14]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[15]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[16]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[17]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[18]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[28]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[19]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[16]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[17]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[18]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[19]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[20]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[21]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[22]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[23]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[24]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[25]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[26]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[27]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[28]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[29]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[30]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/data_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/en_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[0]' (FDRE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i /inst/\gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_rx_i/gen_cal_rx_dis.USER_CPLLLOCK_OUT_reg )
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[20]' (FDE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/addr_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[1]' (FDRE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[1]__0'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 2536.027 ; gain = 1114.539 ; free physical = 3099 ; free virtual = 26816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2800.348 ; gain = 1378.859 ; free physical = 1211 ; free virtual = 24932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:10 . Memory (MB): peak = 2812.363 ; gain = 1390.875 ; free physical = 1204 ; free virtual = 24925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[0]' (FDRE) to 'U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i/idx_reg[0]__0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1164 ; free virtual = 24886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1134 ; free virtual = 24856
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1134 ; free virtual = 24855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1126 ; free virtual = 24848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1126 ; free virtual = 24848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1125 ; free virtual = 24846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1125 ; free virtual = 24846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gig_ethernet_pcs_pma_v16_1_5 | gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[7] | 5      | 8     | NO           | NO                 | NO                | 8      | 0       | 
+-----------------------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     4|
|2     |CARRY8        |    20|
|3     |GTYE4_CHANNEL |     1|
|4     |IBUFDS_GTE4   |     1|
|5     |LUT1          |    27|
|6     |LUT2          |   136|
|7     |LUT3          |   131|
|8     |LUT4          |   189|
|9     |LUT5          |   138|
|10    |LUT6          |   238|
|11    |SRL16         |     2|
|12    |SRL16E        |     8|
|13    |FD            |    12|
|14    |FDCE          |    63|
|15    |FDP           |    24|
|16    |FDPE          |    64|
|17    |FDRE          |  1027|
|18    |FDSE          |    43|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|      |Instance                                                                                                                                    |Module                                                     |Cells |
+------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
|1     |top                                                                                                                                         |                                                           |  2128|
|2     |  U0                                                                                                                                        |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_support     |  2128|
|3     |    core_clocking_i                                                                                                                         |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_clocking    |     4|
|4     |    core_resets_i                                                                                                                           |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_resets      |     4|
|5     |    pcs_pma_block_i                                                                                                                         |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_block       |  2120|
|6     |      gig_ethernet_pcs_pma_autonegotiation_1000BASEX_core                                                                                   |gig_ethernet_pcs_pma_v16_1_5                               |   739|
|7     |        gpcs_pma_inst                                                                                                                       |GPCS_PMA_GEN                                               |   739|
|8     |          \HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                                             |AUTO_NEG                                                   |   251|
|9     |          \IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER                                                                                          |TX                                                         |   141|
|10    |          \MGT_RESET.SYNC_ASYNC_RESET                                                                                                       |reset_sync_block                                           |     6|
|11    |          \MGT_RESET.SYNC_ASYNC_RESET_RECCLK                                                                                                |reset_sync_block_29                                        |     7|
|12    |          \MGT_RESET.SYNC_SOFT_RESET_RECCLK                                                                                                 |reset_sync_block_30                                        |     6|
|13    |          \RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                                                            |RX                                                         |   178|
|14    |          \RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                                              |SYNCHRONISE                                                |    46|
|15    |          SYNC_SIGNAL_DETECT                                                                                                                |sync_block                                                 |     8|
|16    |      sync_block_reset_done                                                                                                                 |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_sync_block  |     6|
|17    |      transceiver_inst                                                                                                                      |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_transceiver |  1375|
|18    |        PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i                                                                                               |PCS_PMA_gig_ethernet_pcs_pma_1_0_gt                        |  1221|
|19    |          inst                                                                                                                              |PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_top           |  1221|
|20    |            \gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst                                                 |PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4         |  1221|
|21    |              \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtye4_channel_wrapper  |     2|
|22    |                channel_inst                                                                                                                |gtwizard_ultrascale_v1_7_5_gtye4_channel                   |     2|
|23    |              \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal                  |   857|
|24    |                bit_synchronizer_drprst_inst                                                                                                |gtwizard_ultrascale_v1_7_5_bit_synchronizer_19             |     7|
|25    |                gtwizard_ultrascale_v1_7_5_gte4_drp_arb_i                                                                                   |gtwizard_ultrascale_v1_7_5_gte4_drp_arb                    |   262|
|26    |                gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx_i                                                                              |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_tx               |   578|
|27    |                  U_TXOUTCLK_FREQ_COUNTER                                                                                                   |gtwizard_ultrascale_v1_7_5_gtye4_cpll_cal_freq_counter     |   144|
|28    |                    reset_synchronizer_testclk_rst_inst                                                                                     |gtwizard_ultrascale_v1_7_5_reset_synchronizer_28           |     5|
|29    |                  bit_synchronizer_cplllock_inst                                                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_22             |     7|
|30    |                  bit_synchronizer_txoutclksel_inst0                                                                                        |gtwizard_ultrascale_v1_7_5_bit_synchronizer_23             |     6|
|31    |                  bit_synchronizer_txoutclksel_inst1                                                                                        |gtwizard_ultrascale_v1_7_5_bit_synchronizer_24             |     6|
|32    |                  bit_synchronizer_txoutclksel_inst2                                                                                        |gtwizard_ultrascale_v1_7_5_bit_synchronizer_25             |     6|
|33    |                  bit_synchronizer_txprgdivresetdone_inst                                                                                   |gtwizard_ultrascale_v1_7_5_bit_synchronizer_26             |    13|
|34    |                  bit_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_5_bit_synchronizer_27             |     6|
|35    |                reset_synchronizer_resetin_rx_inst                                                                                          |gtwizard_ultrascale_v1_7_5_reset_synchronizer_20           |     4|
|36    |                reset_synchronizer_resetin_tx_inst                                                                                          |gtwizard_ultrascale_v1_7_5_reset_synchronizer_21           |     6|
|37    |              \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                            |gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood           |    24|
|38    |              \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst         |gtwizard_ultrascale_v1_7_5_bit_synchronizer                |     5|
|39    |              \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_0              |     5|
|40    |              \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                        |gtwizard_ultrascale_v1_7_5_gtwiz_reset                     |   315|
|41    |                bit_synchronizer_gtpowergood_inst                                                                                           |gtwizard_ultrascale_v1_7_5_bit_synchronizer_1              |     6|
|42    |                bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                           |gtwizard_ultrascale_v1_7_5_bit_synchronizer_2              |     5|
|43    |                bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                                   |gtwizard_ultrascale_v1_7_5_bit_synchronizer_3              |     7|
|44    |                bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                           |gtwizard_ultrascale_v1_7_5_bit_synchronizer_4              |     6|
|45    |                bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                                   |gtwizard_ultrascale_v1_7_5_bit_synchronizer_5              |     7|
|46    |                bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_6              |     8|
|47    |                bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                         |gtwizard_ultrascale_v1_7_5_bit_synchronizer_7              |     8|
|48    |                bit_synchronizer_plllock_rx_inst                                                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_8              |     8|
|49    |                bit_synchronizer_plllock_tx_inst                                                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_9              |     9|
|50    |                bit_synchronizer_rxcdrlock_inst                                                                                             |gtwizard_ultrascale_v1_7_5_bit_synchronizer_10             |    11|
|51    |                reset_synchronizer_gtwiz_reset_all_inst                                                                                     |gtwizard_ultrascale_v1_7_5_reset_synchronizer              |     5|
|52    |                reset_synchronizer_gtwiz_reset_rx_any_inst                                                                                  |gtwizard_ultrascale_v1_7_5_reset_synchronizer_11           |    10|
|53    |                reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                             |gtwizard_ultrascale_v1_7_5_reset_synchronizer_12           |     6|
|54    |                reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                                     |gtwizard_ultrascale_v1_7_5_reset_synchronizer_13           |     6|
|55    |                reset_synchronizer_gtwiz_reset_tx_any_inst                                                                                  |gtwizard_ultrascale_v1_7_5_reset_synchronizer_14           |    11|
|56    |                reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                             |gtwizard_ultrascale_v1_7_5_reset_synchronizer_15           |     5|
|57    |                reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                                     |gtwizard_ultrascale_v1_7_5_reset_synchronizer_16           |     6|
|58    |                reset_synchronizer_rx_done_inst                                                                                             |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer          |     6|
|59    |                reset_synchronizer_tx_done_inst                                                                                             |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_17       |     6|
|60    |                reset_synchronizer_txprogdivreset_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_18           |     5|
|61    |        reclock_encommaalign                                                                                                                |gig_ethernet_pcs_pma_autonegotiation_1000BASEX_reset_sync  |     6|
+------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2825.387 ; gain = 1403.898 ; free physical = 1124 ; free virtual = 24846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 892 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2825.387 ; gain = 464.109 ; free physical = 1162 ; free virtual = 24884
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 2825.395 ; gain = 1403.898 ; free physical = 1172 ; free virtual = 24894
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT U0/core_clocking_i/rxrecclk_bufg_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC U0/pcs_pma_block_i/transceiver_inst/PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_i/inst/gen_gtwizard_gtye4_top.PCS_PMA_gig_ethernet_pcs_pma_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT U0/core_clocking_i/usrclk2_bufg_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.035 ; gain = 0.000 ; free physical = 1043 ; free virtual = 24765
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FD => FDRE: 12 instances
  FDP => FDPE: 24 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
305 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:13 . Memory (MB): peak = 2882.035 ; gain = 1480.004 ; free physical = 1103 ; free virtual = 24825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.035 ; gain = 0.000 ; free physical = 1102 ; free virtual = 24824
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP gig_ethernet_pcs_pma_autonegotiation_1000BASEX, cache-ID = 1a302b6518b7cdff
INFO: [Coretcl 2-1174] Renamed 60 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.047 ; gain = 0.000 ; free physical = 982 ; free virtual = 24707
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj/myproj.runs/gig_ethernet_pcs_pma_autonegotiation_1000BASEX_synth_1/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gig_ethernet_pcs_pma_autonegotiation_1000BASEX_utilization_synth.rpt -pb gig_ethernet_pcs_pma_autonegotiation_1000BASEX_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 16:35:25 2020...
