INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module muxForwardA
INFO: [VRFC 10-311] analyzing module muxForwardB
INFO: [VRFC 10-311] analyzing module wbData
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMem
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-311] analyzing module memWB
INFO: [VRFC 10-311] analyzing module programCounter
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-311] analyzing module pcAddr
INFO: [VRFC 10-311] analyzing module ifid_pipelineRegister
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module muxRegrt
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immediateExtender
INFO: [VRFC 10-311] analyzing module idexe_pipelineRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david/Desktop/final_project/final_project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
