INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/mux2x1Scalared/mux2x1Scalared.srcs/sources_1/imports/mux2x1Scalarinputs/mux2x1Scalared.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1Scalared
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/mux2x1Scalared/mux2x1Scalared.srcs/sim_1/new/tb_mux2x1Scalared.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux2x1Scalared
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/Desktop/workFolder/hlsUsingPython/hls_phase1/fpgaDesigns/combinationalCircuits/mux2x1Scalared/mux2x1Scalared.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
