Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lukas/fpga_vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_test_tb_behav xil_defaultlib.uart_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_generator
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.fifo(ADDR_SPACE_EXP=2)
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.debounce_explicit
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.hex_to_7seg
Compiling module xil_defaultlib.seg_display_driver
Compiling module xil_defaultlib.uart_test
Compiling module xil_defaultlib.uart_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_test_tb_behav
