Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Nov 30 17:35:24 2017
| Host         : tlinux running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |           11 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              31 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             159 |           74 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------+---------------------------------+------------------+----------------+
| Clock Signal |                    Enable Signal                    |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------+---------------------------------+------------------+----------------+
|  clk_BUFG    | uart_inst_0/uart_tx_data_i_1_n_0                    | debounce_inst_0/rst_s           |                1 |              1 |
|  clk_BUFG    | uart_inst_0/rx_baud_tick__0                         | debounce_inst_0/rst_s           |                1 |              1 |
|  clk_BUFG    | uart_inst_0/rx_baud_tick__0                         | uart_inst_0/uart_rx_bit_spacing |                1 |              4 |
|  clk_BUFG    | accelerator_inst_0/__0/i__n_0                       | debounce_inst_0/rst_s           |                2 |              5 |
|  clk_BUFG    | uart_inst_0/uart_tx_data_vec[6]_i_1_n_0             | debounce_inst_0/rst_s           |                5 |              7 |
|  clk_BUFG    | uart_inst_0/E[0]                                    | debounce_inst_0/rst_s           |                7 |              8 |
|  clk_BUFG    | uart_inst_0/E[1]                                    | debounce_inst_0/rst_s           |                6 |              8 |
|  clk_BUFG    | uart_inst_0/E[2]                                    | debounce_inst_0/rst_s           |                7 |              8 |
|  clk_BUFG    | uart_inst_0/E[3]                                    | debounce_inst_0/rst_s           |                6 |              8 |
|  clk_BUFG    |                                                     |                                 |               11 |             11 |
|  clk_BUFG    | uart_inst_0/uart_rx_count                           | debounce_inst_0/rst_s           |                6 |             11 |
|  clk_BUFG    | controller_inst_0/FSM_onehot_state[14]_i_1_n_0      | debounce_inst_0/rst_s           |                8 |             15 |
|  clk_BUFG    | accelerator_inst_0/out[0]                           | debounce_inst_0/rst_s           |                4 |             16 |
|  clk_BUFG    | accelerator_inst_0/FSM_onehot_acc_state_reg_n_0_[1] | debounce_inst_0/rst_s           |                4 |             16 |
|  clk_BUFG    | controller_inst_0/addr_count_next                   | debounce_inst_0/rst_s           |               16 |             51 |
|  clk_BUFG    |                                                     | debounce_inst_0/rst_s           |               19 |             55 |
+--------------+-----------------------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     1 |
| 5      |                     1 |
| 7      |                     1 |
| 8      |                     4 |
| 11     |                     2 |
| 15     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


