{"files":[{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 2000, 2023, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 2000, 2024, Oracle and\/or its affiliates. All rights reserved.\n@@ -120,1 +120,1 @@\n-  product(ccstr, OnSpinWaitInst, \"none\", DIAGNOSTIC,                    \\\n+  product(ccstr, OnSpinWaitInst, \"yield\", DIAGNOSTIC,                   \\\n","filename":"src\/hotspot\/cpu\/aarch64\/globals_aarch64.hpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -2,1 +2,1 @@\n- * Copyright (c) 1997, 2023, Oracle and\/or its affiliates. All rights reserved.\n+ * Copyright (c) 1997, 2024, Oracle and\/or its affiliates. All rights reserved.\n@@ -207,0 +207,17 @@\n+  \/\/ Apple silicon\n+  \/\/   M1:     0x1b588bb3\n+  \/\/   M2:     0xda33d83d\n+  \/\/   M3:     0xfa33415e\n+  \/\/   M3 Pro: 0x5f4dea93\n+  \/\/   M3 Max: 0x72015832\n+  if (_cpu == CPU_APPLE) {\n+    if (model_is(0x1b588bb3) || model_is(0xda33d83d) || model_is(0xfa33415e) ||\n+        model_is(0x5f4dea93) || model_is(0x72015832)) {\n+      if (FLAG_IS_DEFAULT(OnSpinWaitInst)) {\n+        FLAG_SET_DEFAULT(OnSpinWaitInst, \"isb\");\n+      }\n+    } else {\n+      assert(0, \"Unrecognized Apple CPU family: %#x\", cpu_model());\n+    }\n+  }\n+\n","filename":"src\/hotspot\/cpu\/aarch64\/vm_version_aarch64.cpp","additions":18,"deletions":1,"binary":false,"changes":19,"status":"modified"}]}