Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul  2 01:44:52 2020
| Host         : DESKTOP-74PT5QQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file arty_scr1_top_control_sets_placed.rpt
| Design       : arty_scr1_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   512 |
| Unused register locations in slices containing registers |  1416 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           26 |
|      2 |           19 |
|      3 |           25 |
|      4 |           60 |
|      5 |           15 |
|      6 |           31 |
|      7 |           49 |
|      8 |           64 |
|      9 |           12 |
|     10 |           14 |
|     11 |            3 |
|     12 |           18 |
|     13 |            1 |
|     14 |            5 |
|     15 |           11 |
|    16+ |          159 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1274 |          377 |
| No           | No                    | Yes                    |             460 |          207 |
| No           | Yes                   | No                     |             906 |          299 |
| Yes          | No                    | No                     |            1946 |          613 |
| Yes          | No                    | Yes                    |            1860 |          877 |
| Yes          | Yes                   | No                     |            1602 |          467 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtval_reg[31]_0[0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/cisv_m_reg[4]                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mtvec_mode_reg_2[0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[3]_1[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[3]_1[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/cisv_m_reg[4]                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_front_ff_i_1_n_1                                                                                                                                                               |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_dm/reset_n_front_ff_reg                                                                                                                                                                                             |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/cisv_m_reg[4]_1[0]                                                                                                                                                                          | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/cisv_m_reg[4]                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/cisv_m_reg[4]                                                                                                                                                                         |                1 |              1 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/rst_n_dff[1]_i_1_n_1                                                                                                                                                                                     |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_ff_reg                                                                                                                                                                        |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[31][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_reg                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | hard_rst_in_sync[1]_i_1_n_1                                                                                                                                                                                                             |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[28][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/dmem_rdata_shift_reg_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                2 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[29][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              2 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[18][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/S_AHB_HSIZE_i0                                                                                                                                                                              | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[30][31]_0[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[16][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[23][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                3 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[25][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[21][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                3 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[17][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mcause_ec_reg[3]_1[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[20][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[19][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[27][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[22][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[26][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                1 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[24][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                3 |              3 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/wr_cmd_fifo_data_out_qid_reg[3][0]                                                                                                                                           | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mtvec_mode_reg_2[0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                3 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                             | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/E[0]                                                                                                                                                                          | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc_reg[31]_0[0]                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                           | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/lsu_cmd_r_reg[0][0]                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                  |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/dmcontrol_ndmreset_ff34_out                                                                                                                                                                   | i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/dmi_ch_sel_core_reg                                                                                                                                                                          |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_scu/mode_reg_wr1_out                                                                                                                                                                                            | i_scr1/i_pwrup_rstn_reset_sync/dmi_ch_tdi_core_reg                                                                                                                                                                                      |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/idxr_m_reg[3]_1[0]                                                                                                                                                                          | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_scu/control_reg_wr3_out                                                                                                                                                                                         | i_scr1/i_pwrup_rstn_reset_sync/dmi_ch_tdi_core_reg                                                                                                                                                                                      |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_qualifier_ff_reg_0                                                                                                                                                             |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/init_pc_v[3]_i_1_n_1                                                                                                                                                                        | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/cisv_m_reg[4]_1[0]                                                                                                                                                                          | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                       |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_3/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                  |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                3 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                            |                3 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                            |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc_reg[31]_0[0]                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                4 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[15]_i_1_n_3                                                                                                                                                                        | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/cisv_m_reg[4]                                                                                                                                                                         |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/idu2exu_use_rs2_r_reg_0                                                                                                                                                              | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[lsu_cmd][0]_0                                                                                                                                                                     |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/pbuf_state                                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtval_reg[31]_0[0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                3 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                      |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/hart_haltstatus_reg[cause][0]                                                                                                                                                        | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                     | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                                                                                                                             |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                               |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]                                                                                                                                                                |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                      | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/NARROW_TRANSFER_ON_DATA_WIDTH_32.M_AXI_WSTRB_i[3]_i_1_n_0                                                                                                                             | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/FSM_onehot_dbg_state[3]_i_1_n_1                                                                                                                                                             | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                3 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                           | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                             | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              4 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/E[0]                                                                                                                                                                                        | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[7][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                4 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[rd_addr][4]                                                                                                                                                                   | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[rd_addr][0]                                                                                                                                                                       |                1 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[rs2_addr][4][0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/idu2exu_use_rs2_r_reg_0                                                                                                                                                              | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/exu_queue_reg[rd_wb_sel][1]                                                                                                                                                                     |                2 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtval_reg[31]_0[0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/E[0]                                                                                                                                                                                        | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                3 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                          | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                2 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_2                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_3                                                                                                                                                                         | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/axi_waddr_done_i                                                                                                                                                               | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              5 |
| ~JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/tap_ir_reg[4]_i_1_n_1                                                                                                                                                                                      | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                2 |              5 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/tap_ir_shift_reg[4]_i_1_n_1                                                                                                                                                                                | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                2 |              5 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue                                                                                                                                                                                   | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[rs1_addr][0]_0                                                                                                                                                                    |                2 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[31][0]                                                                                                                                                                   | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/mcontrol_dmode_ff                                                                                                                                                                           | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[6][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[18][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/curr_pc1                                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_rst_b                                                                                                                                               |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                                                         |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                                                         |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[3][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/dbgc_timeout_cnt[5]_i_1_n_1                                                                                                                                                                 | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[16][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                          | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/hart_runctrl28_out                                                                                                                                                                          | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[23][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/mcontrol_dmode_ff14_out                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[21][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_r[31]_i_1_n_1                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[19][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[2][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[17][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[22][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[4][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[5][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[20][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                2 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dm/abs_exec_instr_ff                                                                                                                                                                                            | i_scr1/i_core_top/i_dm/abs_exec_instr_ff[29]_i_1_n_1                                                                                                                                                                                    |                3 |              6 |
| ~JD_IBUF_BUFG[3]                        |                                                                                                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                1 |              6 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[24][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc_reg[31]_0[0]                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                7 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[27][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[27][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[27][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[30][31]_0[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[30][31]_0[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[30][31]_0[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[28][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[28][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[29][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[17][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                1 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[26][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[26][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[26][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[31][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[31][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                5 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[12][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                1 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/FSM_onehot_ctl_sm_cs[6]_i_1_n_0                                                                                                                                                | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/burst_term_txer_cnt_i0                                                                                                                                                                      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                 | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                           |                5 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[16][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[25][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                1 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[25][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data                                                                                                                                                                                      | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                5 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[29][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[25][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[15][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[13][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[18][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[14][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[20][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[24][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[24][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[30][0]                                                                                                                                                                   |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[23][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[22][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[19][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi[63]_i_1_n_1                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                3 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi[63]_i_1_n_1                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[63]_i_1_n_1                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_err[2]_i_1_n_1                                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                4 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[11][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[21][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                1 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mtvec_mode_reg_2[0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                2 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                5 |              7 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[22][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[2][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[26][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtval_reg[31]_0[0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[22][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[9][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi[31]_i_1_n_1                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[31]_i_1_n_1                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[31][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[23][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[31][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                6 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[23][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[19][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[28][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[17][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                              | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[24][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[8][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[10][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                                                                                                  | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                              | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[17][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[29][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[21][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[20][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[20][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                      | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                              | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[18][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[30][31]_0[0]                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                6 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                        | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[25][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/E[0]                                                                                                                                                                                          | i_scr1/i_pwrup_rstn_reset_sync/dmi_ch_tdi_core_reg                                                                                                                                                                                      |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/shadow_reg_reg[addr][1][0]                                                                                                                                                                    | i_scr1/i_pwrup_rstn_reset_sync/dmi_ch_tdi_core_reg                                                                                                                                                                                      |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[18][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_lo                                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHBLITE_AXI_CONTROL/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                 | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/idu2exu_use_rs2_r_reg_0                                                                                                                                                              | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[wfi_req]_1                                                                                                                                                                        |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[19][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[29][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                7 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                               | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[21][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHBLITE_AXI_CONTROL/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                 | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[27][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                3 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[16][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[28][29]                                                                                                                                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[16][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[31][14]                                                                                                                                                                  |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_instret_lo_reg[7][0]                                                                                                                                                             | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                6 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                            | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                                                                         | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                5 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[28][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[21][21]                                                                                                                                                                  |                4 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[11][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                4 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[3][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[4][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[10][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                5 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[6][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                4 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[63]_i_1_n_1                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                5 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[7][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                7 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[8][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                5 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[9][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                7 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_0                                                                                                                                                                | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |                3 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[5][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[1][8]                                                                                                                                                                    |                3 |              9 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_timer/timeclk_cnt[9]_i_1_n_1                                                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                4 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[12][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                5 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/E[1]                                                                                                                                                                                 | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                5 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[15][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                5 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[14][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                6 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                           | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                     |                2 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_err[2]_i_1_n_1                                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                6 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_data                                                                                                                                                                                      | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                5 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[13][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[14][9]                                                                                                                                                                   |                6 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/divider_up5_out                                                                                                                                                                      | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             10 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             11 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |                5 |             11 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/idu2exu_use_rs2_r_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             11 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                              | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdata2                                                                                                                                                                                      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[0].tdata2_reg[0][1]_0                                                                                                                                                              |                7 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ipic/ipr_reg[15]_i_1_n_3                                                                                                                                                                        | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |                6 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2[1][24]_i_1_n_1                                                                                                                                                       | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/gblock_mtrig[1].tdata2_reg[1][1]                                                                                                                                                                |                6 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                5 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                        |                                                                                                                                                                                                                                         |                4 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |             13 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/icount_count_ff                                                                                                                                                                             | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |                6 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                 | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |                6 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[20]                                                                                                                     |                2 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dm/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mtval_reg[31]_0[0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                9 |             14 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mtvec_mode_reg_2[0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |               11 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[14][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                8 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[8][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                9 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[12][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                7 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[15][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                8 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[13][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                8 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[10][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                5 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/csr_mepc_reg[31]_0[0]                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |               12 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_mscratch_reg[31][0]                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                9 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/dmi_ch_sel_core_reg                                                                                                                                                                          |                9 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[9][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |               12 |             15 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi[31]_i_1_n_1                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                7 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[11][31][0]                                                                                                                                                              | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[11][24]                                                                                                                                                                  |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[63]_i_1_n_1                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                8 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_instret_hi[31]_i_1_n_1                                                                                                                                                                  | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                7 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_err[1]_i_1_n_1                                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |                9 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[0]                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[5][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                6 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/q_err[3]_i_1_n_1                                                                                                                                                                            | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[0][12]                                                                                                                                                                     |               12 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[3][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                6 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[4][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                6 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[6][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                6 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[1][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                5 |             17 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[2][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |                5 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                    |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/mprf_int_reg[7][31][0]                                                                                                                                                               | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[7][26]                                                                                                                                                                   |               16 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_csr/csr_cycle_hi[63]_i_1_n_1                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/mprf_int_reg[2][31]                                                                                                                                                                   |                7 |             18 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/tdata2                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_tdu/gblock_mtrig[1].tdata2[1][24]_i_1_n_1                                                                                                                                                       |                                                                                                                                                                                                                                         |               13 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/curr_pc_reg[31][0]                                                                                                                                                                   | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |               11 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |                8 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_ifu/imem_addr_r[31]_i_1_n_1                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |                9 |             20 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | i_system/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                4 |             21 |
|  JD_IBUF_BUFG[3]                        |                                                                                                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                7 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/E[1]                                                                                                                                                                                 | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |                9 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |               14 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dm/abs_exec_instr_ff                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             22 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                                                    |                                                                                                                                                                                                                                         |                7 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               12 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                      |                                                                                                                                                                                                                                         |                7 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/p_20_out                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11]_1[0]                                                                                    |                                                                                                                                                                                                                                         |                9 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                      |                                                                                                                                                                                                                                         |                9 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11]_1[0]                                                                                    |                                                                                                                                                                                                                                         |               10 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                9 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                6 |             24 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             26 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |               14 |             27 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               13 |             29 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               11 |             30 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_imem_ahb/req_fifo_r[haddr][31]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             30 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                             | i_system/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                  |               11 |             30 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                 | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               14 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]_i_1_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |               12 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                            | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                6 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dm/data0_ff                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/csr_dpc_reg_reg[31]_0[0]                                                                                                                                                                    | i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/icount_hit_ff_reg                                                                                                                                                                           |               28 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                             | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                9 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | mprf_int_reg[1][31]_i_17_n_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_0/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                  | i_system/ahblite_axi_bridge_0/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               14 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/E[0]                                                                                                                                                                                 | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[55]                                                                                                                                                                  |               11 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/progbuf5_ff_reg[31][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/progbuf4_ff_reg[31][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/progbuf1_ff_reg[31][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/progbuf2_ff_reg[31]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/progbuf3_ff_reg[31][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dmi/command_ff_reg[0][0]                                                                                                                                                                                        | i_scr1/i_core_top/i_dm/command_ff[31]_i_1_n_1                                                                                                                                                                                           |                9 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               11 |             32 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/i_tap_dr_bld_id_reg/dr_shift_reg.shift_reg[31]_i_1_n_1                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                8 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_hdu/exu_queue_reg[imm][31]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |               14 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AHB_IF/AXI_ALEN_i0                                                                                                                                                                                 | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               12 |             32 |
|  JD_IBUF_BUFG[3]                        | i_scr1/i_core_top/i_tapc/i_tap_idcode_reg/dr_shift_reg.shift_reg[31]_i_1__0_n_1                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/tck_divpos_reg                                                                                                                                                                                           |                8 |             32 |
|  n_0_1052_BUFG                          |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/dmi_rdata_ff_reg[31][0]                                                                                                                                                                       | i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/dmi_ch_sel_core_reg                                                                                                                                                                          |               26 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_RCHANNEL/rd_load_timeout_cntr                                                                                                                                                                  | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |               21 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/progbuf0_ff_reg[31]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/M_AXI_WDATA_i[31]_i_1_n_0                                                                                                                                                             | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                9 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/ahblite_axi_bridge_1/U0/AXI_WCHANNEL/local_wdata0                                                                                                                                                                          | i_system/ahblite_axi_bridge_1/U0/AHB_IF/cntr_rst                                                                                                                                                                                        |                8 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               12 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                                      |               10 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               12 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[0]                                                                                                                      |               11 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_ahb/req_fifo_up                                                                                                                                                                                                       | i_scr1/i_dmem_ahb/req_fifo_r[hwdata][31]_i_1_n_1                                                                                                                                                                                        |               11 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                5 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_dm/data1_ff                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                5 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/dmem_rdata_reg[31][0]                                                                                                                                                                | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |               21 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             32 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                          |                                                                                                                                                                                                                                         |                6 |             33 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                          |                                                                                                                                                                                                                                         |                7 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_ahb/req_fifo_up                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |               12 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |               11 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                     |                                                                                                                                                                                                                                         |                9 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/q_data_reg[2][11]                                                                                                                                                                     |               26 |             34 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_pwrup_rstn_reset_sync/dmi_ch_tdi_core_reg                                                                                                                                                                                      |                9 |             35 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                         |                8 |             35 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             35 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_rstn_reset_sync/LED_OBUF[0]                                                                                                                                                                                                    |               14 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |               11 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_dmem_ahb/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               14 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                          |                                                                                                                                                                                                                                         |                7 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                          |                                                                                                                                                                                                                                         |               10 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                     |                                                                                                                                                                                                                                         |                8 |             36 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/csr_cycle_hi_reg[61]                                                                                                                                                                  |               17 |             40 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_3/U0/bus2ip_reset                                                                                                                                                                                                     |               12 |             40 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_scr1/i_core_top/i_tapc_synchronizer/tap_dr_ff_reg[40][0]                                                                                                                                                                          | i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/dmi_ch_sel_core_reg                                                                                                                                                                          |               20 |             41 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                             | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |               14 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                     |                                                                                                                                                                                                                                         |               10 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                               | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                9 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                             | i_system/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]                                                                                                                                                                             |               12 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_2                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_0                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[31]_1                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                          |                                                                                                                                                                                                                                         |                8 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                          |                                                                                                                                                                                                                                         |               11 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                       |                                                                                                                                                                                                                                         |                9 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_cmd_fifo_data_out_reg[0][0]                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |               10 |             44 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               14 |             45 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               14 |             47 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               15 |             47 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               12 |             47 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |               13 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0]                                                                                  |                                                                                                                                                                                                                                         |               15 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                                                                                                                       |               19 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[63][0]                                                                    | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                9 |             48 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               15 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |               14 |             52 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |               15 |             54 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             61 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               11 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                             | i_system/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               10 |             64 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_system/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                     |               19 |             68 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     | i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/ipr_reg[4]                                                                                                                                                                            |               45 |             73 |
|  i_sys_pll/clk_wiz_0/inst/clk_out1      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              339 |           1183 |
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


