
TestICSBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076d0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08007968  08007968  00008968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007980  08007980  00008980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08007984  08007984  00008984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08007988  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000504  24000020  08007998  00009020  2**5
                  ALLOC
  7 ._user_heap_stack 00000604  24000524  08007998  00009524  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bada  00000000  00000000  0000903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001c4a  00000000  00000000  00014b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000940  00000000  00000000  00016768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000006f2  00000000  00000000  000170a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000351ae  00000000  00000000  0001779a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000d2f2  00000000  00000000  0004c948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015180a  00000000  00000000  00059c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ab444  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000024d0  00000000  00000000  001ab488  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000005f  00000000  00000000  001ad958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000020 	.word	0x24000020
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007950 	.word	0x08007950

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000024 	.word	0x24000024
 80002d4:	08007950 	.word	0x08007950

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002dc:	f000 f95e 	bl	800059c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002e0:	f000 fb62 	bl	80009a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e4:	f000 f828 	bl	8000338 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e8:	f000 f8f4 	bl	80004d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80002ec:	f000 f8d2 	bl	8000494 <MX_DMA_Init>
  MX_I2S1_Init();
 80002f0:	f000 f89e 	bl	8000430 <MX_I2S1_Init>


  HAL_I2S_DMAStop(&hi2s1);
 80002f4:	480d      	ldr	r0, [pc, #52]	@ (800032c <main+0x54>)
 80002f6:	f003 fd3f 	bl	8003d78 <HAL_I2S_DMAStop>
  HAL_Delay(10);
 80002fa:	200a      	movs	r0, #10
 80002fc:	f000 fbe6 	bl	8000acc <HAL_Delay>


  if (HAL_I2S_Receive_DMA(&hi2s1, (uint16_t *)audio_buffer, AUDIO_BUFFER_SIZE) != HAL_OK)
 8000300:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000304:	490a      	ldr	r1, [pc, #40]	@ (8000330 <main+0x58>)
 8000306:	4809      	ldr	r0, [pc, #36]	@ (800032c <main+0x54>)
 8000308:	f003 fc94 	bl	8003c34 <HAL_I2S_Receive_DMA>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <main+0x3e>
  {
      Error_Handler();
 8000312:	f000 f96f 	bl	80005f4 <Error_Handler>
//				  else if(audio_level < 200)
//					  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_7);
//				  else
//					  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
//	  }
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_7);
 8000316:	2180      	movs	r1, #128	@ 0x80
 8000318:	4806      	ldr	r0, [pc, #24]	@ (8000334 <main+0x5c>)
 800031a:	f003 fb4e 	bl	80039ba <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800031e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000322:	f000 fbd3 	bl	8000acc <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_7);
 8000326:	bf00      	nop
 8000328:	e7f5      	b.n	8000316 <main+0x3e>
 800032a:	bf00      	nop
 800032c:	2400003c 	.word	0x2400003c
 8000330:	24000120 	.word	0x24000120
 8000334:	58020c00 	.word	0x58020c00

08000338 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b09c      	sub	sp, #112	@ 0x70
 800033c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800033e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000342:	224c      	movs	r2, #76	@ 0x4c
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f007 fad6 	bl	80078f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800034c:	1d3b      	adds	r3, r7, #4
 800034e:	2220      	movs	r2, #32
 8000350:	2100      	movs	r1, #0
 8000352:	4618      	mov	r0, r3
 8000354:	f007 fad0 	bl	80078f8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000358:	2002      	movs	r0, #2
 800035a:	f003 fdc5 	bl	8003ee8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800035e:	2300      	movs	r3, #0
 8000360:	603b      	str	r3, [r7, #0]
 8000362:	4b31      	ldr	r3, [pc, #196]	@ (8000428 <SystemClock_Config+0xf0>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a30      	ldr	r2, [pc, #192]	@ (8000428 <SystemClock_Config+0xf0>)
 8000368:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800036c:	6193      	str	r3, [r2, #24]
 800036e:	4b2e      	ldr	r3, [pc, #184]	@ (8000428 <SystemClock_Config+0xf0>)
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000376:	603b      	str	r3, [r7, #0]
 8000378:	4b2c      	ldr	r3, [pc, #176]	@ (800042c <SystemClock_Config+0xf4>)
 800037a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800037c:	4a2b      	ldr	r2, [pc, #172]	@ (800042c <SystemClock_Config+0xf4>)
 800037e:	f043 0301 	orr.w	r3, r3, #1
 8000382:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000384:	4b29      	ldr	r3, [pc, #164]	@ (800042c <SystemClock_Config+0xf4>)
 8000386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000388:	f003 0301 	and.w	r3, r3, #1
 800038c:	603b      	str	r3, [r7, #0]
 800038e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000390:	bf00      	nop
 8000392:	4b25      	ldr	r3, [pc, #148]	@ (8000428 <SystemClock_Config+0xf0>)
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800039a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800039e:	d1f8      	bne.n	8000392 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003a0:	2301      	movs	r3, #1
 80003a2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003aa:	2302      	movs	r3, #2
 80003ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003ae:	2302      	movs	r3, #2
 80003b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 13;
 80003b2:	230d      	movs	r3, #13
 80003b4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 480;
 80003b6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80003ba:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80003bc:	2302      	movs	r3, #2
 80003be:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 80003c0:	2314      	movs	r3, #20
 80003c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80003c4:	2302      	movs	r3, #2
 80003c6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80003c8:	2304      	movs	r3, #4
 80003ca:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80003cc:	2300      	movs	r3, #0
 80003ce:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80003d0:	2300      	movs	r3, #0
 80003d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003d8:	4618      	mov	r0, r3
 80003da:	f003 fdbf 	bl	8003f5c <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80003e4:	f000 f906 	bl	80005f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	233f      	movs	r3, #63	@ 0x3f
 80003ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2303      	movs	r3, #3
 80003ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003f0:	2300      	movs	r3, #0
 80003f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80003f4:	2308      	movs	r3, #8
 80003f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80003f8:	2340      	movs	r3, #64	@ 0x40
 80003fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80003fc:	2340      	movs	r3, #64	@ 0x40
 80003fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000400:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000404:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000406:	2340      	movs	r3, #64	@ 0x40
 8000408:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2104      	movs	r1, #4
 800040e:	4618      	mov	r0, r3
 8000410:	f004 f9fe 	bl	8004810 <HAL_RCC_ClockConfig>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d001      	beq.n	800041e <SystemClock_Config+0xe6>
  {
    Error_Handler();
 800041a:	f000 f8eb 	bl	80005f4 <Error_Handler>
  }
}
 800041e:	bf00      	nop
 8000420:	3770      	adds	r7, #112	@ 0x70
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	58024800 	.word	0x58024800
 800042c:	58000400 	.word	0x58000400

08000430 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000434:	4b15      	ldr	r3, [pc, #84]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000436:	4a16      	ldr	r2, [pc, #88]	@ (8000490 <MX_I2S1_Init+0x60>)
 8000438:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 800043a:	4b14      	ldr	r3, [pc, #80]	@ (800048c <MX_I2S1_Init+0x5c>)
 800043c:	2206      	movs	r2, #6
 800043e:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000440:	4b12      	ldr	r3, [pc, #72]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000442:	2200      	movs	r2, #0
 8000444:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000446:	4b11      	ldr	r3, [pc, #68]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000448:	2200      	movs	r2, #0
 800044a:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800044c:	4b0f      	ldr	r3, [pc, #60]	@ (800048c <MX_I2S1_Init+0x5c>)
 800044e:	2200      	movs	r2, #0
 8000450:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000452:	4b0e      	ldr	r3, [pc, #56]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000454:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000458:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800045a:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <MX_I2S1_Init+0x5c>)
 800045c:	2200      	movs	r2, #0
 800045e:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000460:	4b0a      	ldr	r3, [pc, #40]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000462:	2200      	movs	r2, #0
 8000464:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000466:	4b09      	ldr	r3, [pc, #36]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000468:	2200      	movs	r2, #0
 800046a:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 800046c:	4b07      	ldr	r3, [pc, #28]	@ (800048c <MX_I2S1_Init+0x5c>)
 800046e:	2200      	movs	r2, #0
 8000470:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000472:	4b06      	ldr	r3, [pc, #24]	@ (800048c <MX_I2S1_Init+0x5c>)
 8000474:	2200      	movs	r2, #0
 8000476:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000478:	4804      	ldr	r0, [pc, #16]	@ (800048c <MX_I2S1_Init+0x5c>)
 800047a:	f003 fab9 	bl	80039f0 <HAL_I2S_Init>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_I2S1_Init+0x58>
  {
    Error_Handler();
 8000484:	f000 f8b6 	bl	80005f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	2400003c 	.word	0x2400003c
 8000490:	40013000 	.word	0x40013000

08000494 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800049a:	4b0d      	ldr	r3, [pc, #52]	@ (80004d0 <MX_DMA_Init+0x3c>)
 800049c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80004a0:	4a0b      	ldr	r2, [pc, #44]	@ (80004d0 <MX_DMA_Init+0x3c>)
 80004a2:	f043 0301 	orr.w	r3, r3, #1
 80004a6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80004aa:	4b09      	ldr	r3, [pc, #36]	@ (80004d0 <MX_DMA_Init+0x3c>)
 80004ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80004b0:	f003 0301 	and.w	r3, r3, #1
 80004b4:	607b      	str	r3, [r7, #4]
 80004b6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80004b8:	2200      	movs	r2, #0
 80004ba:	2100      	movs	r1, #0
 80004bc:	200b      	movs	r0, #11
 80004be:	f000 fc10 	bl	8000ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80004c2:	200b      	movs	r0, #11
 80004c4:	f000 fc27 	bl	8000d16 <HAL_NVIC_EnableIRQ>

}
 80004c8:	bf00      	nop
 80004ca:	3708      	adds	r7, #8
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	58024400 	.word	0x58024400

080004d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b088      	sub	sp, #32
 80004d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004da:	f107 030c 	add.w	r3, r7, #12
 80004de:	2200      	movs	r2, #0
 80004e0:	601a      	str	r2, [r3, #0]
 80004e2:	605a      	str	r2, [r3, #4]
 80004e4:	609a      	str	r2, [r3, #8]
 80004e6:	60da      	str	r2, [r3, #12]
 80004e8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004ea:	4b22      	ldr	r3, [pc, #136]	@ (8000574 <MX_GPIO_Init+0xa0>)
 80004ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f0:	4a20      	ldr	r2, [pc, #128]	@ (8000574 <MX_GPIO_Init+0xa0>)
 80004f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000574 <MX_GPIO_Init+0xa0>)
 80004fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000504:	60bb      	str	r3, [r7, #8]
 8000506:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000508:	4b1a      	ldr	r3, [pc, #104]	@ (8000574 <MX_GPIO_Init+0xa0>)
 800050a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800050e:	4a19      	ldr	r2, [pc, #100]	@ (8000574 <MX_GPIO_Init+0xa0>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000518:	4b16      	ldr	r3, [pc, #88]	@ (8000574 <MX_GPIO_Init+0xa0>)
 800051a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800051e:	f003 0301 	and.w	r3, r3, #1
 8000522:	607b      	str	r3, [r7, #4]
 8000524:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000526:	4b13      	ldr	r3, [pc, #76]	@ (8000574 <MX_GPIO_Init+0xa0>)
 8000528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800052c:	4a11      	ldr	r2, [pc, #68]	@ (8000574 <MX_GPIO_Init+0xa0>)
 800052e:	f043 0308 	orr.w	r3, r3, #8
 8000532:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000536:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <MX_GPIO_Init+0xa0>)
 8000538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800053c:	f003 0308 	and.w	r3, r3, #8
 8000540:	603b      	str	r3, [r7, #0]
 8000542:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2180      	movs	r1, #128	@ 0x80
 8000548:	480b      	ldr	r0, [pc, #44]	@ (8000578 <MX_GPIO_Init+0xa4>)
 800054a:	f003 fa1d 	bl	8003988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800054e:	2380      	movs	r3, #128	@ 0x80
 8000550:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000552:	2301      	movs	r3, #1
 8000554:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800055a:	2300      	movs	r3, #0
 800055c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800055e:	f107 030c 	add.w	r3, r7, #12
 8000562:	4619      	mov	r1, r3
 8000564:	4804      	ldr	r0, [pc, #16]	@ (8000578 <MX_GPIO_Init+0xa4>)
 8000566:	f003 f85f 	bl	8003628 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800056a:	bf00      	nop
 800056c:	3720      	adds	r7, #32
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	58024400 	.word	0x58024400
 8000578:	58020c00 	.word	0x58020c00

0800057c <HAL_I2S_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	audio_ready = 1;
 8000584:	4b04      	ldr	r3, [pc, #16]	@ (8000598 <HAL_I2S_RxCpltCallback+0x1c>)
 8000586:	2201      	movs	r2, #1
 8000588:	701a      	strb	r2, [r3, #0]
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	24000108 	.word	0x24000108

0800059c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80005ae:	f000 fbcd 	bl	8000d4c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80005b2:	2301      	movs	r3, #1
 80005b4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80005be:	231f      	movs	r3, #31
 80005c0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80005c2:	2387      	movs	r3, #135	@ 0x87
 80005c4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80005ca:	2300      	movs	r3, #0
 80005cc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80005ce:	2301      	movs	r3, #1
 80005d0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80005d2:	2301      	movs	r3, #1
 80005d4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80005d6:	2300      	movs	r3, #0
 80005d8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80005da:	2300      	movs	r3, #0
 80005dc:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005de:	463b      	mov	r3, r7
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fbeb 	bl	8000dbc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005e6:	2004      	movs	r0, #4
 80005e8:	f000 fbc8 	bl	8000d7c <HAL_MPU_Enable>

}
 80005ec:	bf00      	nop
 80005ee:	3710      	adds	r7, #16
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}

080005f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f8:	b672      	cpsid	i
}
 80005fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <Error_Handler+0x8>

08000600 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000606:	4b0a      	ldr	r3, [pc, #40]	@ (8000630 <HAL_MspInit+0x30>)
 8000608:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800060c:	4a08      	ldr	r2, [pc, #32]	@ (8000630 <HAL_MspInit+0x30>)
 800060e:	f043 0302 	orr.w	r3, r3, #2
 8000612:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000616:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <HAL_MspInit+0x30>)
 8000618:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800061c:	f003 0302 	and.w	r3, r3, #2
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	58024400 	.word	0x58024400

08000634 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b0ba      	sub	sp, #232	@ 0xe8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800063c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	609a      	str	r2, [r3, #8]
 8000648:	60da      	str	r2, [r3, #12]
 800064a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800064c:	f107 0310 	add.w	r3, r7, #16
 8000650:	22c0      	movs	r2, #192	@ 0xc0
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f007 f94f 	bl	80078f8 <memset>
  if(hi2s->Instance==SPI1)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4a3e      	ldr	r2, [pc, #248]	@ (8000758 <HAL_I2S_MspInit+0x124>)
 8000660:	4293      	cmp	r3, r2
 8000662:	d174      	bne.n	800074e <HAL_I2S_MspInit+0x11a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000664:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000668:	f04f 0300 	mov.w	r3, #0
 800066c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000670:	2300      	movs	r3, #0
 8000672:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000674:	f107 0310 	add.w	r3, r7, #16
 8000678:	4618      	mov	r0, r3
 800067a:	f004 fc3f 	bl	8004efc <HAL_RCCEx_PeriphCLKConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <HAL_I2S_MspInit+0x54>
    {
      Error_Handler();
 8000684:	f7ff ffb6 	bl	80005f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000688:	4b34      	ldr	r3, [pc, #208]	@ (800075c <HAL_I2S_MspInit+0x128>)
 800068a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800068e:	4a33      	ldr	r2, [pc, #204]	@ (800075c <HAL_I2S_MspInit+0x128>)
 8000690:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000694:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000698:	4b30      	ldr	r3, [pc, #192]	@ (800075c <HAL_I2S_MspInit+0x128>)
 800069a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800069e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006a6:	4b2d      	ldr	r3, [pc, #180]	@ (800075c <HAL_I2S_MspInit+0x128>)
 80006a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <HAL_I2S_MspInit+0x128>)
 80006ae:	f043 0301 	orr.w	r3, r3, #1
 80006b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006b6:	4b29      	ldr	r3, [pc, #164]	@ (800075c <HAL_I2S_MspInit+0x128>)
 80006b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006bc:	f003 0301 	and.w	r3, r3, #1
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA6     ------> I2S1_SDI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80006c4:	2370      	movs	r3, #112	@ 0x70
 80006c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ca:	2302      	movs	r3, #2
 80006cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80006dc:	2305      	movs	r3, #5
 80006de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80006e6:	4619      	mov	r1, r3
 80006e8:	481d      	ldr	r0, [pc, #116]	@ (8000760 <HAL_I2S_MspInit+0x12c>)
 80006ea:	f002 ff9d 	bl	8003628 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 80006f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000768 <HAL_I2S_MspInit+0x134>)
 80006f2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80006f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 80006f6:	2225      	movs	r2, #37	@ 0x25
 80006f8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000700:	4b18      	ldr	r3, [pc, #96]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000706:	4b17      	ldr	r3, [pc, #92]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000708:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800070c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800070e:	4b15      	ldr	r3, [pc, #84]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000710:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000714:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000716:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000718:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800071c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000720:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000724:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000728:	2200      	movs	r2, #0
 800072a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800072c:	4b0d      	ldr	r3, [pc, #52]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 800072e:	2200      	movs	r2, #0
 8000730:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000732:	480c      	ldr	r0, [pc, #48]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000734:	f000 fb82 	bl	8000e3c <HAL_DMA_Init>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <HAL_I2S_MspInit+0x10e>
    {
      Error_Handler();
 800073e:	f7ff ff59 	bl	80005f4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a07      	ldr	r2, [pc, #28]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 8000746:	649a      	str	r2, [r3, #72]	@ 0x48
 8000748:	4a06      	ldr	r2, [pc, #24]	@ (8000764 <HAL_I2S_MspInit+0x130>)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800074e:	bf00      	nop
 8000750:	37e8      	adds	r7, #232	@ 0xe8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40013000 	.word	0x40013000
 800075c:	58024400 	.word	0x58024400
 8000760:	58020000 	.word	0x58020000
 8000764:	24000090 	.word	0x24000090
 8000768:	40020010 	.word	0x40020010

0800076c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <NMI_Handler+0x4>

08000774 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000778:	bf00      	nop
 800077a:	e7fd      	b.n	8000778 <HardFault_Handler+0x4>

0800077c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <MemManage_Handler+0x4>

08000784 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <BusFault_Handler+0x4>

0800078c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000790:	bf00      	nop
 8000792:	e7fd      	b.n	8000790 <UsageFault_Handler+0x4>

08000794 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007a2:	b480      	push	{r7}
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr

080007b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr

080007be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007c2:	f000 f963 	bl	8000a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80007d0:	4802      	ldr	r0, [pc, #8]	@ (80007dc <DMA1_Stream0_IRQHandler+0x10>)
 80007d2:	f001 fc17 	bl	8002004 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	24000090 	.word	0x24000090

080007e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007e4:	4b43      	ldr	r3, [pc, #268]	@ (80008f4 <SystemInit+0x114>)
 80007e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007ea:	4a42      	ldr	r2, [pc, #264]	@ (80008f4 <SystemInit+0x114>)
 80007ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007f4:	4b40      	ldr	r3, [pc, #256]	@ (80008f8 <SystemInit+0x118>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f003 030f 	and.w	r3, r3, #15
 80007fc:	2b06      	cmp	r3, #6
 80007fe:	d807      	bhi.n	8000810 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000800:	4b3d      	ldr	r3, [pc, #244]	@ (80008f8 <SystemInit+0x118>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f023 030f 	bic.w	r3, r3, #15
 8000808:	4a3b      	ldr	r2, [pc, #236]	@ (80008f8 <SystemInit+0x118>)
 800080a:	f043 0307 	orr.w	r3, r3, #7
 800080e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000810:	4b3a      	ldr	r3, [pc, #232]	@ (80008fc <SystemInit+0x11c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a39      	ldr	r2, [pc, #228]	@ (80008fc <SystemInit+0x11c>)
 8000816:	f043 0301 	orr.w	r3, r3, #1
 800081a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800081c:	4b37      	ldr	r3, [pc, #220]	@ (80008fc <SystemInit+0x11c>)
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000822:	4b36      	ldr	r3, [pc, #216]	@ (80008fc <SystemInit+0x11c>)
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	4935      	ldr	r1, [pc, #212]	@ (80008fc <SystemInit+0x11c>)
 8000828:	4b35      	ldr	r3, [pc, #212]	@ (8000900 <SystemInit+0x120>)
 800082a:	4013      	ands	r3, r2
 800082c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800082e:	4b32      	ldr	r3, [pc, #200]	@ (80008f8 <SystemInit+0x118>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f003 0308 	and.w	r3, r3, #8
 8000836:	2b00      	cmp	r3, #0
 8000838:	d007      	beq.n	800084a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800083a:	4b2f      	ldr	r3, [pc, #188]	@ (80008f8 <SystemInit+0x118>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f023 030f 	bic.w	r3, r3, #15
 8000842:	4a2d      	ldr	r2, [pc, #180]	@ (80008f8 <SystemInit+0x118>)
 8000844:	f043 0307 	orr.w	r3, r3, #7
 8000848:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800084a:	4b2c      	ldr	r3, [pc, #176]	@ (80008fc <SystemInit+0x11c>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000850:	4b2a      	ldr	r3, [pc, #168]	@ (80008fc <SystemInit+0x11c>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000856:	4b29      	ldr	r3, [pc, #164]	@ (80008fc <SystemInit+0x11c>)
 8000858:	2200      	movs	r2, #0
 800085a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800085c:	4b27      	ldr	r3, [pc, #156]	@ (80008fc <SystemInit+0x11c>)
 800085e:	4a29      	ldr	r2, [pc, #164]	@ (8000904 <SystemInit+0x124>)
 8000860:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000862:	4b26      	ldr	r3, [pc, #152]	@ (80008fc <SystemInit+0x11c>)
 8000864:	4a28      	ldr	r2, [pc, #160]	@ (8000908 <SystemInit+0x128>)
 8000866:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000868:	4b24      	ldr	r3, [pc, #144]	@ (80008fc <SystemInit+0x11c>)
 800086a:	4a28      	ldr	r2, [pc, #160]	@ (800090c <SystemInit+0x12c>)
 800086c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800086e:	4b23      	ldr	r3, [pc, #140]	@ (80008fc <SystemInit+0x11c>)
 8000870:	2200      	movs	r2, #0
 8000872:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000874:	4b21      	ldr	r3, [pc, #132]	@ (80008fc <SystemInit+0x11c>)
 8000876:	4a25      	ldr	r2, [pc, #148]	@ (800090c <SystemInit+0x12c>)
 8000878:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800087a:	4b20      	ldr	r3, [pc, #128]	@ (80008fc <SystemInit+0x11c>)
 800087c:	2200      	movs	r2, #0
 800087e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000880:	4b1e      	ldr	r3, [pc, #120]	@ (80008fc <SystemInit+0x11c>)
 8000882:	4a22      	ldr	r2, [pc, #136]	@ (800090c <SystemInit+0x12c>)
 8000884:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000886:	4b1d      	ldr	r3, [pc, #116]	@ (80008fc <SystemInit+0x11c>)
 8000888:	2200      	movs	r2, #0
 800088a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800088c:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <SystemInit+0x11c>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a1a      	ldr	r2, [pc, #104]	@ (80008fc <SystemInit+0x11c>)
 8000892:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000896:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000898:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <SystemInit+0x11c>)
 800089a:	2200      	movs	r2, #0
 800089c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800089e:	4b1c      	ldr	r3, [pc, #112]	@ (8000910 <SystemInit+0x130>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <SystemInit+0x134>)
 80008a4:	4013      	ands	r3, r2
 80008a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80008aa:	d202      	bcs.n	80008b2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80008ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000918 <SystemInit+0x138>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80008b2:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <SystemInit+0x11c>)
 80008b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d113      	bne.n	80008e8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80008c0:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <SystemInit+0x11c>)
 80008c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008c6:	4a0d      	ldr	r2, [pc, #52]	@ (80008fc <SystemInit+0x11c>)
 80008c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80008d0:	4b12      	ldr	r3, [pc, #72]	@ (800091c <SystemInit+0x13c>)
 80008d2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80008d6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80008d8:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <SystemInit+0x11c>)
 80008da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008de:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <SystemInit+0x11c>)
 80008e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80008e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	e000ed00 	.word	0xe000ed00
 80008f8:	52002000 	.word	0x52002000
 80008fc:	58024400 	.word	0x58024400
 8000900:	eaf6ed7f 	.word	0xeaf6ed7f
 8000904:	02020200 	.word	0x02020200
 8000908:	01ff0000 	.word	0x01ff0000
 800090c:	01010280 	.word	0x01010280
 8000910:	5c001000 	.word	0x5c001000
 8000914:	ffff0000 	.word	0xffff0000
 8000918:	51008108 	.word	0x51008108
 800091c:	52004000 	.word	0x52004000

08000920 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <ExitRun0Mode+0x2c>)
 8000926:	68db      	ldr	r3, [r3, #12]
 8000928:	4a08      	ldr	r2, [pc, #32]	@ (800094c <ExitRun0Mode+0x2c>)
 800092a:	f043 0302 	orr.w	r3, r3, #2
 800092e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000930:	bf00      	nop
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <ExitRun0Mode+0x2c>)
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800093a:	2b00      	cmp	r3, #0
 800093c:	d0f9      	beq.n	8000932 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800093e:	bf00      	nop
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	58024800 	.word	0x58024800

08000950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000950:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800098c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000954:	f7ff ffe4 	bl	8000920 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000958:	f7ff ff42 	bl	80007e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800095c:	480c      	ldr	r0, [pc, #48]	@ (8000990 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800095e:	490d      	ldr	r1, [pc, #52]	@ (8000994 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000960:	4a0d      	ldr	r2, [pc, #52]	@ (8000998 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000964:	e002      	b.n	800096c <LoopCopyDataInit>

08000966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800096a:	3304      	adds	r3, #4

0800096c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800096c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800096e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000970:	d3f9      	bcc.n	8000966 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000972:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000974:	4c0a      	ldr	r4, [pc, #40]	@ (80009a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000978:	e001      	b.n	800097e <LoopFillZerobss>

0800097a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800097a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800097c:	3204      	adds	r2, #4

0800097e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800097e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000980:	d3fb      	bcc.n	800097a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000982:	f006 ffc1 	bl	8007908 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000986:	f7ff fca7 	bl	80002d8 <main>
  bx  lr
 800098a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800098c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000990:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000994:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000998:	08007988 	.word	0x08007988
  ldr r2, =_sbss
 800099c:	24000020 	.word	0x24000020
  ldr r4, =_ebss
 80009a0:	24000524 	.word	0x24000524

080009a4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009a4:	e7fe      	b.n	80009a4 <ADC3_IRQHandler>
	...

080009a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ae:	2003      	movs	r0, #3
 80009b0:	f000 f98c 	bl	8000ccc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009b4:	f004 f8e2 	bl	8004b7c <HAL_RCC_GetSysClockFreq>
 80009b8:	4602      	mov	r2, r0
 80009ba:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <HAL_Init+0x68>)
 80009bc:	699b      	ldr	r3, [r3, #24]
 80009be:	0a1b      	lsrs	r3, r3, #8
 80009c0:	f003 030f 	and.w	r3, r3, #15
 80009c4:	4913      	ldr	r1, [pc, #76]	@ (8000a14 <HAL_Init+0x6c>)
 80009c6:	5ccb      	ldrb	r3, [r1, r3]
 80009c8:	f003 031f 	and.w	r3, r3, #31
 80009cc:	fa22 f303 	lsr.w	r3, r2, r3
 80009d0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80009d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <HAL_Init+0x68>)
 80009d4:	699b      	ldr	r3, [r3, #24]
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	4a0e      	ldr	r2, [pc, #56]	@ (8000a14 <HAL_Init+0x6c>)
 80009dc:	5cd3      	ldrb	r3, [r2, r3]
 80009de:	f003 031f 	and.w	r3, r3, #31
 80009e2:	687a      	ldr	r2, [r7, #4]
 80009e4:	fa22 f303 	lsr.w	r3, r2, r3
 80009e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000a18 <HAL_Init+0x70>)
 80009ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80009ec:	4a0b      	ldr	r2, [pc, #44]	@ (8000a1c <HAL_Init+0x74>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009f2:	200f      	movs	r0, #15
 80009f4:	f000 f814 	bl	8000a20 <HAL_InitTick>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e002      	b.n	8000a08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a02:	f7ff fdfd 	bl	8000600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	58024400 	.word	0x58024400
 8000a14:	08007968 	.word	0x08007968
 8000a18:	24000004 	.word	0x24000004
 8000a1c:	24000000 	.word	0x24000000

08000a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a28:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <HAL_InitTick+0x60>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d101      	bne.n	8000a34 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e021      	b.n	8000a78 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a34:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <HAL_InitTick+0x64>)
 8000a36:	681a      	ldr	r2, [r3, #0]
 8000a38:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <HAL_InitTick+0x60>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 f971 	bl	8000d32 <HAL_SYSTICK_Config>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e00e      	b.n	8000a78 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b0f      	cmp	r3, #15
 8000a5e:	d80a      	bhi.n	8000a76 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a60:	2200      	movs	r2, #0
 8000a62:	6879      	ldr	r1, [r7, #4]
 8000a64:	f04f 30ff 	mov.w	r0, #4294967295
 8000a68:	f000 f93b 	bl	8000ce2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a6c:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_InitTick+0x68>)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a72:	2300      	movs	r3, #0
 8000a74:	e000      	b.n	8000a78 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	2400000c 	.word	0x2400000c
 8000a84:	24000000 	.word	0x24000000
 8000a88:	24000008 	.word	0x24000008

08000a8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a90:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <HAL_IncTick+0x20>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b06      	ldr	r3, [pc, #24]	@ (8000ab0 <HAL_IncTick+0x24>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	4a04      	ldr	r2, [pc, #16]	@ (8000ab0 <HAL_IncTick+0x24>)
 8000a9e:	6013      	str	r3, [r2, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	2400000c 	.word	0x2400000c
 8000ab0:	24000520 	.word	0x24000520

08000ab4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab8:	4b03      	ldr	r3, [pc, #12]	@ (8000ac8 <HAL_GetTick+0x14>)
 8000aba:	681b      	ldr	r3, [r3, #0]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	24000520 	.word	0x24000520

08000acc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad4:	f7ff ffee 	bl	8000ab4 <HAL_GetTick>
 8000ad8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ae4:	d005      	beq.n	8000af2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <HAL_Delay+0x44>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	461a      	mov	r2, r3
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	4413      	add	r3, r2
 8000af0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000af2:	bf00      	nop
 8000af4:	f7ff ffde 	bl	8000ab4 <HAL_GetTick>
 8000af8:	4602      	mov	r2, r0
 8000afa:	68bb      	ldr	r3, [r7, #8]
 8000afc:	1ad3      	subs	r3, r2, r3
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d8f7      	bhi.n	8000af4 <HAL_Delay+0x28>
  {
  }
}
 8000b04:	bf00      	nop
 8000b06:	bf00      	nop
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	2400000c 	.word	0x2400000c

08000b14 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000b18:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <HAL_GetREVID+0x14>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	0c1b      	lsrs	r3, r3, #16
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	5c001000 	.word	0x5c001000

08000b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <__NVIC_SetPriorityGrouping+0x40>)
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b42:	68ba      	ldr	r2, [r7, #8]
 8000b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b54:	4b06      	ldr	r3, [pc, #24]	@ (8000b70 <__NVIC_SetPriorityGrouping+0x44>)
 8000b56:	4313      	orrs	r3, r2
 8000b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b5a:	4a04      	ldr	r2, [pc, #16]	@ (8000b6c <__NVIC_SetPriorityGrouping+0x40>)
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	60d3      	str	r3, [r2, #12]
}
 8000b60:	bf00      	nop
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	e000ed00 	.word	0xe000ed00
 8000b70:	05fa0000 	.word	0x05fa0000

08000b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b78:	4b04      	ldr	r3, [pc, #16]	@ (8000b8c <__NVIC_GetPriorityGrouping+0x18>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	0a1b      	lsrs	r3, r3, #8
 8000b7e:	f003 0307 	and.w	r3, r3, #7
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e000ed00 	.word	0xe000ed00

08000b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	db0b      	blt.n	8000bba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ba2:	88fb      	ldrh	r3, [r7, #6]
 8000ba4:	f003 021f 	and.w	r2, r3, #31
 8000ba8:	4907      	ldr	r1, [pc, #28]	@ (8000bc8 <__NVIC_EnableIRQ+0x38>)
 8000baa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bae:	095b      	lsrs	r3, r3, #5
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bba:	bf00      	nop
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000e100 	.word	0xe000e100

08000bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	6039      	str	r1, [r7, #0]
 8000bd6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	db0a      	blt.n	8000bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	b2da      	uxtb	r2, r3
 8000be4:	490c      	ldr	r1, [pc, #48]	@ (8000c18 <__NVIC_SetPriority+0x4c>)
 8000be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bea:	0112      	lsls	r2, r2, #4
 8000bec:	b2d2      	uxtb	r2, r2
 8000bee:	440b      	add	r3, r1
 8000bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bf4:	e00a      	b.n	8000c0c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4908      	ldr	r1, [pc, #32]	@ (8000c1c <__NVIC_SetPriority+0x50>)
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	f003 030f 	and.w	r3, r3, #15
 8000c02:	3b04      	subs	r3, #4
 8000c04:	0112      	lsls	r2, r2, #4
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	440b      	add	r3, r1
 8000c0a:	761a      	strb	r2, [r3, #24]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000e100 	.word	0xe000e100
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b089      	sub	sp, #36	@ 0x24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c34:	69fb      	ldr	r3, [r7, #28]
 8000c36:	f1c3 0307 	rsb	r3, r3, #7
 8000c3a:	2b04      	cmp	r3, #4
 8000c3c:	bf28      	it	cs
 8000c3e:	2304      	movcs	r3, #4
 8000c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	3304      	adds	r3, #4
 8000c46:	2b06      	cmp	r3, #6
 8000c48:	d902      	bls.n	8000c50 <NVIC_EncodePriority+0x30>
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	3b03      	subs	r3, #3
 8000c4e:	e000      	b.n	8000c52 <NVIC_EncodePriority+0x32>
 8000c50:	2300      	movs	r3, #0
 8000c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c54:	f04f 32ff 	mov.w	r2, #4294967295
 8000c58:	69bb      	ldr	r3, [r7, #24]
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	43da      	mvns	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	401a      	ands	r2, r3
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c68:	f04f 31ff 	mov.w	r1, #4294967295
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c72:	43d9      	mvns	r1, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c78:	4313      	orrs	r3, r2
         );
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3724      	adds	r7, #36	@ 0x24
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c98:	d301      	bcc.n	8000c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e00f      	b.n	8000cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <SysTick_Config+0x40>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ca6:	210f      	movs	r1, #15
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cac:	f7ff ff8e 	bl	8000bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb0:	4b05      	ldr	r3, [pc, #20]	@ (8000cc8 <SysTick_Config+0x40>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cb6:	4b04      	ldr	r3, [pc, #16]	@ (8000cc8 <SysTick_Config+0x40>)
 8000cb8:	2207      	movs	r2, #7
 8000cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cbc:	2300      	movs	r3, #0
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3708      	adds	r7, #8
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff ff29 	bl	8000b2c <__NVIC_SetPriorityGrouping>
}
 8000cda:	bf00      	nop
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b086      	sub	sp, #24
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	4603      	mov	r3, r0
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cf0:	f7ff ff40 	bl	8000b74 <__NVIC_GetPriorityGrouping>
 8000cf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cf6:	687a      	ldr	r2, [r7, #4]
 8000cf8:	68b9      	ldr	r1, [r7, #8]
 8000cfa:	6978      	ldr	r0, [r7, #20]
 8000cfc:	f7ff ff90 	bl	8000c20 <NVIC_EncodePriority>
 8000d00:	4602      	mov	r2, r0
 8000d02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d06:	4611      	mov	r1, r2
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f7ff ff5f 	bl	8000bcc <__NVIC_SetPriority>
}
 8000d0e:	bf00      	nop
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ff33 	bl	8000b90 <__NVIC_EnableIRQ>
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f7ff ffa4 	bl	8000c88 <SysTick_Config>
 8000d40:	4603      	mov	r3, r0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000d50:	f3bf 8f5f 	dmb	sy
}
 8000d54:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000d56:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <HAL_MPU_Disable+0x28>)
 8000d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d5a:	4a06      	ldr	r2, [pc, #24]	@ (8000d74 <HAL_MPU_Disable+0x28>)
 8000d5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d60:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000d62:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <HAL_MPU_Disable+0x2c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	605a      	str	r2, [r3, #4]
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00
 8000d78:	e000ed90 	.word	0xe000ed90

08000d7c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000d84:	4a0b      	ldr	r2, [pc, #44]	@ (8000db4 <HAL_MPU_Enable+0x38>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <HAL_MPU_Enable+0x3c>)
 8000d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d92:	4a09      	ldr	r2, [pc, #36]	@ (8000db8 <HAL_MPU_Enable+0x3c>)
 8000d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d98:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000d9a:	f3bf 8f4f 	dsb	sy
}
 8000d9e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000da0:	f3bf 8f6f 	isb	sy
}
 8000da4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000da6:	bf00      	nop
 8000da8:	370c      	adds	r7, #12
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed90 	.word	0xe000ed90
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	785a      	ldrb	r2, [r3, #1]
 8000dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e38 <HAL_MPU_ConfigRegion+0x7c>)
 8000dca:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <HAL_MPU_ConfigRegion+0x7c>)
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	@ (8000e38 <HAL_MPU_ConfigRegion+0x7c>)
 8000dd2:	f023 0301 	bic.w	r3, r3, #1
 8000dd6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000dd8:	4a17      	ldr	r2, [pc, #92]	@ (8000e38 <HAL_MPU_ConfigRegion+0x7c>)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	7b1b      	ldrb	r3, [r3, #12]
 8000de4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	7adb      	ldrb	r3, [r3, #11]
 8000dea:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000dec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	7a9b      	ldrb	r3, [r3, #10]
 8000df2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000df4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	7b5b      	ldrb	r3, [r3, #13]
 8000dfa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000dfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	7b9b      	ldrb	r3, [r3, #14]
 8000e02:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	7bdb      	ldrb	r3, [r3, #15]
 8000e0a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	7a5b      	ldrb	r3, [r3, #9]
 8000e12:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	7a1b      	ldrb	r3, [r3, #8]
 8000e1a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e1c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	7812      	ldrb	r2, [r2, #0]
 8000e22:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e24:	4a04      	ldr	r2, [pc, #16]	@ (8000e38 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e26:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e28:	6113      	str	r3, [r2, #16]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed90 	.word	0xe000ed90

08000e3c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000e44:	f7ff fe36 	bl	8000ab4 <HAL_GetTick>
 8000e48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d101      	bne.n	8000e54 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000e50:	2301      	movs	r3, #1
 8000e52:	e316      	b.n	8001482 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a66      	ldr	r2, [pc, #408]	@ (8000ff4 <HAL_DMA_Init+0x1b8>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d04a      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a65      	ldr	r2, [pc, #404]	@ (8000ff8 <HAL_DMA_Init+0x1bc>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d045      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a63      	ldr	r2, [pc, #396]	@ (8000ffc <HAL_DMA_Init+0x1c0>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d040      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a62      	ldr	r2, [pc, #392]	@ (8001000 <HAL_DMA_Init+0x1c4>)
 8000e78:	4293      	cmp	r3, r2
 8000e7a:	d03b      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a60      	ldr	r2, [pc, #384]	@ (8001004 <HAL_DMA_Init+0x1c8>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d036      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a5f      	ldr	r2, [pc, #380]	@ (8001008 <HAL_DMA_Init+0x1cc>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d031      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a5d      	ldr	r2, [pc, #372]	@ (800100c <HAL_DMA_Init+0x1d0>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d02c      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a5c      	ldr	r2, [pc, #368]	@ (8001010 <HAL_DMA_Init+0x1d4>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d027      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a5a      	ldr	r2, [pc, #360]	@ (8001014 <HAL_DMA_Init+0x1d8>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d022      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a59      	ldr	r2, [pc, #356]	@ (8001018 <HAL_DMA_Init+0x1dc>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d01d      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a57      	ldr	r2, [pc, #348]	@ (800101c <HAL_DMA_Init+0x1e0>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d018      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a56      	ldr	r2, [pc, #344]	@ (8001020 <HAL_DMA_Init+0x1e4>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d013      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a54      	ldr	r2, [pc, #336]	@ (8001024 <HAL_DMA_Init+0x1e8>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d00e      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a53      	ldr	r2, [pc, #332]	@ (8001028 <HAL_DMA_Init+0x1ec>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d009      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a51      	ldr	r2, [pc, #324]	@ (800102c <HAL_DMA_Init+0x1f0>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d004      	beq.n	8000ef4 <HAL_DMA_Init+0xb8>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a50      	ldr	r2, [pc, #320]	@ (8001030 <HAL_DMA_Init+0x1f4>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d101      	bne.n	8000ef8 <HAL_DMA_Init+0xbc>
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e000      	b.n	8000efa <HAL_DMA_Init+0xbe>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 813b 	beq.w	8001176 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2202      	movs	r2, #2
 8000f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a37      	ldr	r2, [pc, #220]	@ (8000ff4 <HAL_DMA_Init+0x1b8>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d04a      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a36      	ldr	r2, [pc, #216]	@ (8000ff8 <HAL_DMA_Init+0x1bc>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d045      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a34      	ldr	r2, [pc, #208]	@ (8000ffc <HAL_DMA_Init+0x1c0>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d040      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a33      	ldr	r2, [pc, #204]	@ (8001000 <HAL_DMA_Init+0x1c4>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d03b      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a31      	ldr	r2, [pc, #196]	@ (8001004 <HAL_DMA_Init+0x1c8>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d036      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a30      	ldr	r2, [pc, #192]	@ (8001008 <HAL_DMA_Init+0x1cc>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d031      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a2e      	ldr	r2, [pc, #184]	@ (800100c <HAL_DMA_Init+0x1d0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d02c      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8001010 <HAL_DMA_Init+0x1d4>)
 8000f5c:	4293      	cmp	r3, r2
 8000f5e:	d027      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a2b      	ldr	r2, [pc, #172]	@ (8001014 <HAL_DMA_Init+0x1d8>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d022      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a2a      	ldr	r2, [pc, #168]	@ (8001018 <HAL_DMA_Init+0x1dc>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d01d      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a28      	ldr	r2, [pc, #160]	@ (800101c <HAL_DMA_Init+0x1e0>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d018      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a27      	ldr	r2, [pc, #156]	@ (8001020 <HAL_DMA_Init+0x1e4>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d013      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a25      	ldr	r2, [pc, #148]	@ (8001024 <HAL_DMA_Init+0x1e8>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d00e      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a24      	ldr	r2, [pc, #144]	@ (8001028 <HAL_DMA_Init+0x1ec>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d009      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a22      	ldr	r2, [pc, #136]	@ (800102c <HAL_DMA_Init+0x1f0>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d004      	beq.n	8000fb0 <HAL_DMA_Init+0x174>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a21      	ldr	r2, [pc, #132]	@ (8001030 <HAL_DMA_Init+0x1f4>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d108      	bne.n	8000fc2 <HAL_DMA_Init+0x186>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f022 0201 	bic.w	r2, r2, #1
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	e007      	b.n	8000fd2 <HAL_DMA_Init+0x196>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f022 0201 	bic.w	r2, r2, #1
 8000fd0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000fd2:	e02f      	b.n	8001034 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fd4:	f7ff fd6e 	bl	8000ab4 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b05      	cmp	r3, #5
 8000fe0:	d928      	bls.n	8001034 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2203      	movs	r2, #3
 8000fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e246      	b.n	8001482 <HAL_DMA_Init+0x646>
 8000ff4:	40020010 	.word	0x40020010
 8000ff8:	40020028 	.word	0x40020028
 8000ffc:	40020040 	.word	0x40020040
 8001000:	40020058 	.word	0x40020058
 8001004:	40020070 	.word	0x40020070
 8001008:	40020088 	.word	0x40020088
 800100c:	400200a0 	.word	0x400200a0
 8001010:	400200b8 	.word	0x400200b8
 8001014:	40020410 	.word	0x40020410
 8001018:	40020428 	.word	0x40020428
 800101c:	40020440 	.word	0x40020440
 8001020:	40020458 	.word	0x40020458
 8001024:	40020470 	.word	0x40020470
 8001028:	40020488 	.word	0x40020488
 800102c:	400204a0 	.word	0x400204a0
 8001030:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b00      	cmp	r3, #0
 8001040:	d1c8      	bne.n	8000fd4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800104a:	697a      	ldr	r2, [r7, #20]
 800104c:	4b83      	ldr	r3, [pc, #524]	@ (800125c <HAL_DMA_Init+0x420>)
 800104e:	4013      	ands	r3, r2
 8001050:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800105a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001066:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001072:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6a1b      	ldr	r3, [r3, #32]
 8001078:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800107a:	697a      	ldr	r2, [r7, #20]
 800107c:	4313      	orrs	r3, r2
 800107e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001084:	2b04      	cmp	r3, #4
 8001086:	d107      	bne.n	8001098 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001090:	4313      	orrs	r3, r2
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	4313      	orrs	r3, r2
 8001096:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001098:	4b71      	ldr	r3, [pc, #452]	@ (8001260 <HAL_DMA_Init+0x424>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4b71      	ldr	r3, [pc, #452]	@ (8001264 <HAL_DMA_Init+0x428>)
 800109e:	4013      	ands	r3, r2
 80010a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010a4:	d328      	bcc.n	80010f8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	2b28      	cmp	r3, #40	@ 0x28
 80010ac:	d903      	bls.n	80010b6 <HAL_DMA_Init+0x27a>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80010b4:	d917      	bls.n	80010e6 <HAL_DMA_Init+0x2aa>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80010bc:	d903      	bls.n	80010c6 <HAL_DMA_Init+0x28a>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b42      	cmp	r3, #66	@ 0x42
 80010c4:	d90f      	bls.n	80010e6 <HAL_DMA_Init+0x2aa>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b46      	cmp	r3, #70	@ 0x46
 80010cc:	d903      	bls.n	80010d6 <HAL_DMA_Init+0x29a>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	2b48      	cmp	r3, #72	@ 0x48
 80010d4:	d907      	bls.n	80010e6 <HAL_DMA_Init+0x2aa>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	2b4e      	cmp	r3, #78	@ 0x4e
 80010dc:	d905      	bls.n	80010ea <HAL_DMA_Init+0x2ae>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b52      	cmp	r3, #82	@ 0x52
 80010e4:	d801      	bhi.n	80010ea <HAL_DMA_Init+0x2ae>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <HAL_DMA_Init+0x2b0>
 80010ea:	2300      	movs	r3, #0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d003      	beq.n	80010f8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80010f6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	695b      	ldr	r3, [r3, #20]
 8001106:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	f023 0307 	bic.w	r3, r3, #7
 800110e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001114:	697a      	ldr	r2, [r7, #20]
 8001116:	4313      	orrs	r3, r2
 8001118:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800111e:	2b04      	cmp	r3, #4
 8001120:	d117      	bne.n	8001152 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	4313      	orrs	r3, r2
 800112a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001130:	2b00      	cmp	r3, #0
 8001132:	d00e      	beq.n	8001152 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f002 f8ed 	bl	8003314 <DMA_CheckFifoParam>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d008      	beq.n	8001152 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2240      	movs	r2, #64	@ 0x40
 8001144:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e197      	b.n	8001482 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f002 f828 	bl	80031b0 <DMA_CalcBaseAndBitshift>
 8001160:	4603      	mov	r3, r0
 8001162:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001168:	f003 031f 	and.w	r3, r3, #31
 800116c:	223f      	movs	r2, #63	@ 0x3f
 800116e:	409a      	lsls	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	e0cd      	b.n	8001312 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a3b      	ldr	r2, [pc, #236]	@ (8001268 <HAL_DMA_Init+0x42c>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d022      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a39      	ldr	r2, [pc, #228]	@ (800126c <HAL_DMA_Init+0x430>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d01d      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4a38      	ldr	r2, [pc, #224]	@ (8001270 <HAL_DMA_Init+0x434>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d018      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a36      	ldr	r2, [pc, #216]	@ (8001274 <HAL_DMA_Init+0x438>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d013      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a35      	ldr	r2, [pc, #212]	@ (8001278 <HAL_DMA_Init+0x43c>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d00e      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a33      	ldr	r2, [pc, #204]	@ (800127c <HAL_DMA_Init+0x440>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d009      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a32      	ldr	r2, [pc, #200]	@ (8001280 <HAL_DMA_Init+0x444>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d004      	beq.n	80011c6 <HAL_DMA_Init+0x38a>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a30      	ldr	r2, [pc, #192]	@ (8001284 <HAL_DMA_Init+0x448>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d101      	bne.n	80011ca <HAL_DMA_Init+0x38e>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <HAL_DMA_Init+0x390>
 80011ca:	2300      	movs	r3, #0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f000 8097 	beq.w	8001300 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a24      	ldr	r2, [pc, #144]	@ (8001268 <HAL_DMA_Init+0x42c>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d021      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a22      	ldr	r2, [pc, #136]	@ (800126c <HAL_DMA_Init+0x430>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d01c      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <HAL_DMA_Init+0x434>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d017      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a1f      	ldr	r2, [pc, #124]	@ (8001274 <HAL_DMA_Init+0x438>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d012      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a1e      	ldr	r2, [pc, #120]	@ (8001278 <HAL_DMA_Init+0x43c>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d00d      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a1c      	ldr	r2, [pc, #112]	@ (800127c <HAL_DMA_Init+0x440>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d008      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a1b      	ldr	r2, [pc, #108]	@ (8001280 <HAL_DMA_Init+0x444>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d003      	beq.n	8001220 <HAL_DMA_Init+0x3e4>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a19      	ldr	r2, [pc, #100]	@ (8001284 <HAL_DMA_Init+0x448>)
 800121e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2202      	movs	r2, #2
 8001224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2200      	movs	r2, #0
 800122c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001238:	697a      	ldr	r2, [r7, #20]
 800123a:	4b13      	ldr	r3, [pc, #76]	@ (8001288 <HAL_DMA_Init+0x44c>)
 800123c:	4013      	ands	r3, r2
 800123e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	2b40      	cmp	r3, #64	@ 0x40
 8001246:	d021      	beq.n	800128c <HAL_DMA_Init+0x450>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	2b80      	cmp	r3, #128	@ 0x80
 800124e:	d102      	bne.n	8001256 <HAL_DMA_Init+0x41a>
 8001250:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001254:	e01b      	b.n	800128e <HAL_DMA_Init+0x452>
 8001256:	2300      	movs	r3, #0
 8001258:	e019      	b.n	800128e <HAL_DMA_Init+0x452>
 800125a:	bf00      	nop
 800125c:	fe10803f 	.word	0xfe10803f
 8001260:	5c001000 	.word	0x5c001000
 8001264:	ffff0000 	.word	0xffff0000
 8001268:	58025408 	.word	0x58025408
 800126c:	5802541c 	.word	0x5802541c
 8001270:	58025430 	.word	0x58025430
 8001274:	58025444 	.word	0x58025444
 8001278:	58025458 	.word	0x58025458
 800127c:	5802546c 	.word	0x5802546c
 8001280:	58025480 	.word	0x58025480
 8001284:	58025494 	.word	0x58025494
 8001288:	fffe000f 	.word	0xfffe000f
 800128c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	68d2      	ldr	r2, [r2, #12]
 8001292:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001294:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800129c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	695b      	ldr	r3, [r3, #20]
 80012a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80012a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	699b      	ldr	r3, [r3, #24]
 80012aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80012ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80012b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a1b      	ldr	r3, [r3, #32]
 80012ba:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80012bc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b6e      	ldr	r3, [pc, #440]	@ (800148c <HAL_DMA_Init+0x650>)
 80012d4:	4413      	add	r3, r2
 80012d6:	4a6e      	ldr	r2, [pc, #440]	@ (8001490 <HAL_DMA_Init+0x654>)
 80012d8:	fba2 2303 	umull	r2, r3, r2, r3
 80012dc:	091b      	lsrs	r3, r3, #4
 80012de:	009a      	lsls	r2, r3, #2
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f001 ff63 	bl	80031b0 <DMA_CalcBaseAndBitshift>
 80012ea:	4603      	mov	r3, r0
 80012ec:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012f2:	f003 031f 	and.w	r3, r3, #31
 80012f6:	2201      	movs	r2, #1
 80012f8:	409a      	lsls	r2, r3
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	e008      	b.n	8001312 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2240      	movs	r2, #64	@ 0x40
 8001304:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2203      	movs	r2, #3
 800130a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e0b7      	b.n	8001482 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a5f      	ldr	r2, [pc, #380]	@ (8001494 <HAL_DMA_Init+0x658>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d072      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a5d      	ldr	r2, [pc, #372]	@ (8001498 <HAL_DMA_Init+0x65c>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d06d      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a5c      	ldr	r2, [pc, #368]	@ (800149c <HAL_DMA_Init+0x660>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d068      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a5a      	ldr	r2, [pc, #360]	@ (80014a0 <HAL_DMA_Init+0x664>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d063      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a59      	ldr	r2, [pc, #356]	@ (80014a4 <HAL_DMA_Init+0x668>)
 8001340:	4293      	cmp	r3, r2
 8001342:	d05e      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a57      	ldr	r2, [pc, #348]	@ (80014a8 <HAL_DMA_Init+0x66c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d059      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a56      	ldr	r2, [pc, #344]	@ (80014ac <HAL_DMA_Init+0x670>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d054      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a54      	ldr	r2, [pc, #336]	@ (80014b0 <HAL_DMA_Init+0x674>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d04f      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a53      	ldr	r2, [pc, #332]	@ (80014b4 <HAL_DMA_Init+0x678>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d04a      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a51      	ldr	r2, [pc, #324]	@ (80014b8 <HAL_DMA_Init+0x67c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d045      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a50      	ldr	r2, [pc, #320]	@ (80014bc <HAL_DMA_Init+0x680>)
 800137c:	4293      	cmp	r3, r2
 800137e:	d040      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a4e      	ldr	r2, [pc, #312]	@ (80014c0 <HAL_DMA_Init+0x684>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d03b      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a4d      	ldr	r2, [pc, #308]	@ (80014c4 <HAL_DMA_Init+0x688>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d036      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a4b      	ldr	r2, [pc, #300]	@ (80014c8 <HAL_DMA_Init+0x68c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d031      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a4a      	ldr	r2, [pc, #296]	@ (80014cc <HAL_DMA_Init+0x690>)
 80013a4:	4293      	cmp	r3, r2
 80013a6:	d02c      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a48      	ldr	r2, [pc, #288]	@ (80014d0 <HAL_DMA_Init+0x694>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d027      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a47      	ldr	r2, [pc, #284]	@ (80014d4 <HAL_DMA_Init+0x698>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d022      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a45      	ldr	r2, [pc, #276]	@ (80014d8 <HAL_DMA_Init+0x69c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d01d      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a44      	ldr	r2, [pc, #272]	@ (80014dc <HAL_DMA_Init+0x6a0>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d018      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a42      	ldr	r2, [pc, #264]	@ (80014e0 <HAL_DMA_Init+0x6a4>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d013      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a41      	ldr	r2, [pc, #260]	@ (80014e4 <HAL_DMA_Init+0x6a8>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d00e      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a3f      	ldr	r2, [pc, #252]	@ (80014e8 <HAL_DMA_Init+0x6ac>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d009      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a3e      	ldr	r2, [pc, #248]	@ (80014ec <HAL_DMA_Init+0x6b0>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d004      	beq.n	8001402 <HAL_DMA_Init+0x5c6>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a3c      	ldr	r2, [pc, #240]	@ (80014f0 <HAL_DMA_Init+0x6b4>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d101      	bne.n	8001406 <HAL_DMA_Init+0x5ca>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <HAL_DMA_Init+0x5cc>
 8001406:	2300      	movs	r3, #0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d032      	beq.n	8001472 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f001 fffd 	bl	800340c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	2b80      	cmp	r3, #128	@ 0x80
 8001418:	d102      	bne.n	8001420 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001434:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b00      	cmp	r3, #0
 800143c:	d010      	beq.n	8001460 <HAL_DMA_Init+0x624>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b08      	cmp	r3, #8
 8001444:	d80c      	bhi.n	8001460 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f002 f87a 	bl	8003540 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	e008      	b.n	8001472 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3718      	adds	r7, #24
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	a7fdabf8 	.word	0xa7fdabf8
 8001490:	cccccccd 	.word	0xcccccccd
 8001494:	40020010 	.word	0x40020010
 8001498:	40020028 	.word	0x40020028
 800149c:	40020040 	.word	0x40020040
 80014a0:	40020058 	.word	0x40020058
 80014a4:	40020070 	.word	0x40020070
 80014a8:	40020088 	.word	0x40020088
 80014ac:	400200a0 	.word	0x400200a0
 80014b0:	400200b8 	.word	0x400200b8
 80014b4:	40020410 	.word	0x40020410
 80014b8:	40020428 	.word	0x40020428
 80014bc:	40020440 	.word	0x40020440
 80014c0:	40020458 	.word	0x40020458
 80014c4:	40020470 	.word	0x40020470
 80014c8:	40020488 	.word	0x40020488
 80014cc:	400204a0 	.word	0x400204a0
 80014d0:	400204b8 	.word	0x400204b8
 80014d4:	58025408 	.word	0x58025408
 80014d8:	5802541c 	.word	0x5802541c
 80014dc:	58025430 	.word	0x58025430
 80014e0:	58025444 	.word	0x58025444
 80014e4:	58025458 	.word	0x58025458
 80014e8:	5802546c 	.word	0x5802546c
 80014ec:	58025480 	.word	0x58025480
 80014f0:	58025494 	.word	0x58025494

080014f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
 8001500:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001502:	2300      	movs	r3, #0
 8001504:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e226      	b.n	800195e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001516:	2b01      	cmp	r3, #1
 8001518:	d101      	bne.n	800151e <HAL_DMA_Start_IT+0x2a>
 800151a:	2302      	movs	r3, #2
 800151c:	e21f      	b.n	800195e <HAL_DMA_Start_IT+0x46a>
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2201      	movs	r2, #1
 8001522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2b01      	cmp	r3, #1
 8001530:	f040 820a 	bne.w	8001948 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2202      	movs	r2, #2
 8001538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2200      	movs	r2, #0
 8001540:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a68      	ldr	r2, [pc, #416]	@ (80016e8 <HAL_DMA_Start_IT+0x1f4>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d04a      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a66      	ldr	r2, [pc, #408]	@ (80016ec <HAL_DMA_Start_IT+0x1f8>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d045      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a65      	ldr	r2, [pc, #404]	@ (80016f0 <HAL_DMA_Start_IT+0x1fc>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d040      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a63      	ldr	r2, [pc, #396]	@ (80016f4 <HAL_DMA_Start_IT+0x200>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d03b      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a62      	ldr	r2, [pc, #392]	@ (80016f8 <HAL_DMA_Start_IT+0x204>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d036      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4a60      	ldr	r2, [pc, #384]	@ (80016fc <HAL_DMA_Start_IT+0x208>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d031      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a5f      	ldr	r2, [pc, #380]	@ (8001700 <HAL_DMA_Start_IT+0x20c>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d02c      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a5d      	ldr	r2, [pc, #372]	@ (8001704 <HAL_DMA_Start_IT+0x210>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d027      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a5c      	ldr	r2, [pc, #368]	@ (8001708 <HAL_DMA_Start_IT+0x214>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d022      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a5a      	ldr	r2, [pc, #360]	@ (800170c <HAL_DMA_Start_IT+0x218>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d01d      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a59      	ldr	r2, [pc, #356]	@ (8001710 <HAL_DMA_Start_IT+0x21c>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d018      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a57      	ldr	r2, [pc, #348]	@ (8001714 <HAL_DMA_Start_IT+0x220>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d013      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a56      	ldr	r2, [pc, #344]	@ (8001718 <HAL_DMA_Start_IT+0x224>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d00e      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a54      	ldr	r2, [pc, #336]	@ (800171c <HAL_DMA_Start_IT+0x228>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d009      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a53      	ldr	r2, [pc, #332]	@ (8001720 <HAL_DMA_Start_IT+0x22c>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d004      	beq.n	80015e2 <HAL_DMA_Start_IT+0xee>
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a51      	ldr	r2, [pc, #324]	@ (8001724 <HAL_DMA_Start_IT+0x230>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d108      	bne.n	80015f4 <HAL_DMA_Start_IT+0x100>
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 0201 	bic.w	r2, r2, #1
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e007      	b.n	8001604 <HAL_DMA_Start_IT+0x110>
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f022 0201 	bic.w	r2, r2, #1
 8001602:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f001 fc24 	bl	8002e58 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a34      	ldr	r2, [pc, #208]	@ (80016e8 <HAL_DMA_Start_IT+0x1f4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d04a      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a33      	ldr	r2, [pc, #204]	@ (80016ec <HAL_DMA_Start_IT+0x1f8>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d045      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a31      	ldr	r2, [pc, #196]	@ (80016f0 <HAL_DMA_Start_IT+0x1fc>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d040      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a30      	ldr	r2, [pc, #192]	@ (80016f4 <HAL_DMA_Start_IT+0x200>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d03b      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a2e      	ldr	r2, [pc, #184]	@ (80016f8 <HAL_DMA_Start_IT+0x204>)
 800163e:	4293      	cmp	r3, r2
 8001640:	d036      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a2d      	ldr	r2, [pc, #180]	@ (80016fc <HAL_DMA_Start_IT+0x208>)
 8001648:	4293      	cmp	r3, r2
 800164a:	d031      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a2b      	ldr	r2, [pc, #172]	@ (8001700 <HAL_DMA_Start_IT+0x20c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d02c      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a2a      	ldr	r2, [pc, #168]	@ (8001704 <HAL_DMA_Start_IT+0x210>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d027      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a28      	ldr	r2, [pc, #160]	@ (8001708 <HAL_DMA_Start_IT+0x214>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d022      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a27      	ldr	r2, [pc, #156]	@ (800170c <HAL_DMA_Start_IT+0x218>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d01d      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a25      	ldr	r2, [pc, #148]	@ (8001710 <HAL_DMA_Start_IT+0x21c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d018      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a24      	ldr	r2, [pc, #144]	@ (8001714 <HAL_DMA_Start_IT+0x220>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d013      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a22      	ldr	r2, [pc, #136]	@ (8001718 <HAL_DMA_Start_IT+0x224>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d00e      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a21      	ldr	r2, [pc, #132]	@ (800171c <HAL_DMA_Start_IT+0x228>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d009      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a1f      	ldr	r2, [pc, #124]	@ (8001720 <HAL_DMA_Start_IT+0x22c>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d004      	beq.n	80016b0 <HAL_DMA_Start_IT+0x1bc>
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001724 <HAL_DMA_Start_IT+0x230>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d101      	bne.n	80016b4 <HAL_DMA_Start_IT+0x1c0>
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_DMA_Start_IT+0x1c2>
 80016b4:	2300      	movs	r3, #0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d036      	beq.n	8001728 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f023 021e 	bic.w	r2, r3, #30
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f042 0216 	orr.w	r2, r2, #22
 80016cc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d03e      	beq.n	8001754 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f042 0208 	orr.w	r2, r2, #8
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	e035      	b.n	8001754 <HAL_DMA_Start_IT+0x260>
 80016e8:	40020010 	.word	0x40020010
 80016ec:	40020028 	.word	0x40020028
 80016f0:	40020040 	.word	0x40020040
 80016f4:	40020058 	.word	0x40020058
 80016f8:	40020070 	.word	0x40020070
 80016fc:	40020088 	.word	0x40020088
 8001700:	400200a0 	.word	0x400200a0
 8001704:	400200b8 	.word	0x400200b8
 8001708:	40020410 	.word	0x40020410
 800170c:	40020428 	.word	0x40020428
 8001710:	40020440 	.word	0x40020440
 8001714:	40020458 	.word	0x40020458
 8001718:	40020470 	.word	0x40020470
 800171c:	40020488 	.word	0x40020488
 8001720:	400204a0 	.word	0x400204a0
 8001724:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 020e 	bic.w	r2, r3, #14
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f042 020a 	orr.w	r2, r2, #10
 800173a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001740:	2b00      	cmp	r3, #0
 8001742:	d007      	beq.n	8001754 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f042 0204 	orr.w	r2, r2, #4
 8001752:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a83      	ldr	r2, [pc, #524]	@ (8001968 <HAL_DMA_Start_IT+0x474>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d072      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a82      	ldr	r2, [pc, #520]	@ (800196c <HAL_DMA_Start_IT+0x478>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d06d      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a80      	ldr	r2, [pc, #512]	@ (8001970 <HAL_DMA_Start_IT+0x47c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d068      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a7f      	ldr	r2, [pc, #508]	@ (8001974 <HAL_DMA_Start_IT+0x480>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d063      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a7d      	ldr	r2, [pc, #500]	@ (8001978 <HAL_DMA_Start_IT+0x484>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d05e      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a7c      	ldr	r2, [pc, #496]	@ (800197c <HAL_DMA_Start_IT+0x488>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d059      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a7a      	ldr	r2, [pc, #488]	@ (8001980 <HAL_DMA_Start_IT+0x48c>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d054      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a79      	ldr	r2, [pc, #484]	@ (8001984 <HAL_DMA_Start_IT+0x490>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d04f      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a77      	ldr	r2, [pc, #476]	@ (8001988 <HAL_DMA_Start_IT+0x494>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d04a      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a76      	ldr	r2, [pc, #472]	@ (800198c <HAL_DMA_Start_IT+0x498>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d045      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a74      	ldr	r2, [pc, #464]	@ (8001990 <HAL_DMA_Start_IT+0x49c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d040      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a73      	ldr	r2, [pc, #460]	@ (8001994 <HAL_DMA_Start_IT+0x4a0>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d03b      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a71      	ldr	r2, [pc, #452]	@ (8001998 <HAL_DMA_Start_IT+0x4a4>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d036      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a70      	ldr	r2, [pc, #448]	@ (800199c <HAL_DMA_Start_IT+0x4a8>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d031      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a6e      	ldr	r2, [pc, #440]	@ (80019a0 <HAL_DMA_Start_IT+0x4ac>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d02c      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a6d      	ldr	r2, [pc, #436]	@ (80019a4 <HAL_DMA_Start_IT+0x4b0>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d027      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a6b      	ldr	r2, [pc, #428]	@ (80019a8 <HAL_DMA_Start_IT+0x4b4>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d022      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a6a      	ldr	r2, [pc, #424]	@ (80019ac <HAL_DMA_Start_IT+0x4b8>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d01d      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a68      	ldr	r2, [pc, #416]	@ (80019b0 <HAL_DMA_Start_IT+0x4bc>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d018      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a67      	ldr	r2, [pc, #412]	@ (80019b4 <HAL_DMA_Start_IT+0x4c0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d013      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a65      	ldr	r2, [pc, #404]	@ (80019b8 <HAL_DMA_Start_IT+0x4c4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d00e      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a64      	ldr	r2, [pc, #400]	@ (80019bc <HAL_DMA_Start_IT+0x4c8>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d009      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a62      	ldr	r2, [pc, #392]	@ (80019c0 <HAL_DMA_Start_IT+0x4cc>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d004      	beq.n	8001844 <HAL_DMA_Start_IT+0x350>
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a61      	ldr	r2, [pc, #388]	@ (80019c4 <HAL_DMA_Start_IT+0x4d0>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d101      	bne.n	8001848 <HAL_DMA_Start_IT+0x354>
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <HAL_DMA_Start_IT+0x356>
 8001848:	2300      	movs	r3, #0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d01a      	beq.n	8001884 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d007      	beq.n	800186c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001866:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800186a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001870:	2b00      	cmp	r3, #0
 8001872:	d007      	beq.n	8001884 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800187e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001882:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a37      	ldr	r2, [pc, #220]	@ (8001968 <HAL_DMA_Start_IT+0x474>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d04a      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a36      	ldr	r2, [pc, #216]	@ (800196c <HAL_DMA_Start_IT+0x478>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d045      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a34      	ldr	r2, [pc, #208]	@ (8001970 <HAL_DMA_Start_IT+0x47c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d040      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a33      	ldr	r2, [pc, #204]	@ (8001974 <HAL_DMA_Start_IT+0x480>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d03b      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a31      	ldr	r2, [pc, #196]	@ (8001978 <HAL_DMA_Start_IT+0x484>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d036      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4a30      	ldr	r2, [pc, #192]	@ (800197c <HAL_DMA_Start_IT+0x488>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d031      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a2e      	ldr	r2, [pc, #184]	@ (8001980 <HAL_DMA_Start_IT+0x48c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d02c      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a2d      	ldr	r2, [pc, #180]	@ (8001984 <HAL_DMA_Start_IT+0x490>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d027      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a2b      	ldr	r2, [pc, #172]	@ (8001988 <HAL_DMA_Start_IT+0x494>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d022      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a2a      	ldr	r2, [pc, #168]	@ (800198c <HAL_DMA_Start_IT+0x498>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d01d      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a28      	ldr	r2, [pc, #160]	@ (8001990 <HAL_DMA_Start_IT+0x49c>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d018      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a27      	ldr	r2, [pc, #156]	@ (8001994 <HAL_DMA_Start_IT+0x4a0>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d013      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a25      	ldr	r2, [pc, #148]	@ (8001998 <HAL_DMA_Start_IT+0x4a4>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d00e      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a24      	ldr	r2, [pc, #144]	@ (800199c <HAL_DMA_Start_IT+0x4a8>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d009      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a22      	ldr	r2, [pc, #136]	@ (80019a0 <HAL_DMA_Start_IT+0x4ac>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d004      	beq.n	8001924 <HAL_DMA_Start_IT+0x430>
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a21      	ldr	r2, [pc, #132]	@ (80019a4 <HAL_DMA_Start_IT+0x4b0>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d108      	bne.n	8001936 <HAL_DMA_Start_IT+0x442>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f042 0201 	orr.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e012      	b.n	800195c <HAL_DMA_Start_IT+0x468>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	e009      	b.n	800195c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800194e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2200      	movs	r2, #0
 8001954:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800195c:	7dfb      	ldrb	r3, [r7, #23]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40020010 	.word	0x40020010
 800196c:	40020028 	.word	0x40020028
 8001970:	40020040 	.word	0x40020040
 8001974:	40020058 	.word	0x40020058
 8001978:	40020070 	.word	0x40020070
 800197c:	40020088 	.word	0x40020088
 8001980:	400200a0 	.word	0x400200a0
 8001984:	400200b8 	.word	0x400200b8
 8001988:	40020410 	.word	0x40020410
 800198c:	40020428 	.word	0x40020428
 8001990:	40020440 	.word	0x40020440
 8001994:	40020458 	.word	0x40020458
 8001998:	40020470 	.word	0x40020470
 800199c:	40020488 	.word	0x40020488
 80019a0:	400204a0 	.word	0x400204a0
 80019a4:	400204b8 	.word	0x400204b8
 80019a8:	58025408 	.word	0x58025408
 80019ac:	5802541c 	.word	0x5802541c
 80019b0:	58025430 	.word	0x58025430
 80019b4:	58025444 	.word	0x58025444
 80019b8:	58025458 	.word	0x58025458
 80019bc:	5802546c 	.word	0x5802546c
 80019c0:	58025480 	.word	0x58025480
 80019c4:	58025494 	.word	0x58025494

080019c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80019d0:	f7ff f870 	bl	8000ab4 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e2dc      	b.n	8001f9a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d008      	beq.n	80019fe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2280      	movs	r2, #128	@ 0x80
 80019f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e2cd      	b.n	8001f9a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a76      	ldr	r2, [pc, #472]	@ (8001bdc <HAL_DMA_Abort+0x214>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d04a      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a74      	ldr	r2, [pc, #464]	@ (8001be0 <HAL_DMA_Abort+0x218>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d045      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a73      	ldr	r2, [pc, #460]	@ (8001be4 <HAL_DMA_Abort+0x21c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d040      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a71      	ldr	r2, [pc, #452]	@ (8001be8 <HAL_DMA_Abort+0x220>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d03b      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a70      	ldr	r2, [pc, #448]	@ (8001bec <HAL_DMA_Abort+0x224>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d036      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a6e      	ldr	r2, [pc, #440]	@ (8001bf0 <HAL_DMA_Abort+0x228>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d031      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a6d      	ldr	r2, [pc, #436]	@ (8001bf4 <HAL_DMA_Abort+0x22c>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d02c      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a6b      	ldr	r2, [pc, #428]	@ (8001bf8 <HAL_DMA_Abort+0x230>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d027      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a6a      	ldr	r2, [pc, #424]	@ (8001bfc <HAL_DMA_Abort+0x234>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d022      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a68      	ldr	r2, [pc, #416]	@ (8001c00 <HAL_DMA_Abort+0x238>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d01d      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a67      	ldr	r2, [pc, #412]	@ (8001c04 <HAL_DMA_Abort+0x23c>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d018      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a65      	ldr	r2, [pc, #404]	@ (8001c08 <HAL_DMA_Abort+0x240>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d013      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a64      	ldr	r2, [pc, #400]	@ (8001c0c <HAL_DMA_Abort+0x244>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d00e      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a62      	ldr	r2, [pc, #392]	@ (8001c10 <HAL_DMA_Abort+0x248>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d009      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a61      	ldr	r2, [pc, #388]	@ (8001c14 <HAL_DMA_Abort+0x24c>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d004      	beq.n	8001a9e <HAL_DMA_Abort+0xd6>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a5f      	ldr	r2, [pc, #380]	@ (8001c18 <HAL_DMA_Abort+0x250>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d101      	bne.n	8001aa2 <HAL_DMA_Abort+0xda>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <HAL_DMA_Abort+0xdc>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d013      	beq.n	8001ad0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 021e 	bic.w	r2, r2, #30
 8001ab6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	695a      	ldr	r2, [r3, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ac6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	617b      	str	r3, [r7, #20]
 8001ace:	e00a      	b.n	8001ae6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f022 020e 	bic.w	r2, r2, #14
 8001ade:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a3c      	ldr	r2, [pc, #240]	@ (8001bdc <HAL_DMA_Abort+0x214>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d072      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a3a      	ldr	r2, [pc, #232]	@ (8001be0 <HAL_DMA_Abort+0x218>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d06d      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a39      	ldr	r2, [pc, #228]	@ (8001be4 <HAL_DMA_Abort+0x21c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d068      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a37      	ldr	r2, [pc, #220]	@ (8001be8 <HAL_DMA_Abort+0x220>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d063      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a36      	ldr	r2, [pc, #216]	@ (8001bec <HAL_DMA_Abort+0x224>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d05e      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a34      	ldr	r2, [pc, #208]	@ (8001bf0 <HAL_DMA_Abort+0x228>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d059      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a33      	ldr	r2, [pc, #204]	@ (8001bf4 <HAL_DMA_Abort+0x22c>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d054      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a31      	ldr	r2, [pc, #196]	@ (8001bf8 <HAL_DMA_Abort+0x230>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d04f      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a30      	ldr	r2, [pc, #192]	@ (8001bfc <HAL_DMA_Abort+0x234>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d04a      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a2e      	ldr	r2, [pc, #184]	@ (8001c00 <HAL_DMA_Abort+0x238>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d045      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c04 <HAL_DMA_Abort+0x23c>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d040      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a2b      	ldr	r2, [pc, #172]	@ (8001c08 <HAL_DMA_Abort+0x240>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d03b      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a2a      	ldr	r2, [pc, #168]	@ (8001c0c <HAL_DMA_Abort+0x244>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d036      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a28      	ldr	r2, [pc, #160]	@ (8001c10 <HAL_DMA_Abort+0x248>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d031      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a27      	ldr	r2, [pc, #156]	@ (8001c14 <HAL_DMA_Abort+0x24c>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d02c      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a25      	ldr	r2, [pc, #148]	@ (8001c18 <HAL_DMA_Abort+0x250>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d027      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a24      	ldr	r2, [pc, #144]	@ (8001c1c <HAL_DMA_Abort+0x254>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d022      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a22      	ldr	r2, [pc, #136]	@ (8001c20 <HAL_DMA_Abort+0x258>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d01d      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a21      	ldr	r2, [pc, #132]	@ (8001c24 <HAL_DMA_Abort+0x25c>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d018      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a1f      	ldr	r2, [pc, #124]	@ (8001c28 <HAL_DMA_Abort+0x260>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d013      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c2c <HAL_DMA_Abort+0x264>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d00e      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001c30 <HAL_DMA_Abort+0x268>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d009      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8001c34 <HAL_DMA_Abort+0x26c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d004      	beq.n	8001bd6 <HAL_DMA_Abort+0x20e>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a19      	ldr	r2, [pc, #100]	@ (8001c38 <HAL_DMA_Abort+0x270>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d132      	bne.n	8001c3c <HAL_DMA_Abort+0x274>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e031      	b.n	8001c3e <HAL_DMA_Abort+0x276>
 8001bda:	bf00      	nop
 8001bdc:	40020010 	.word	0x40020010
 8001be0:	40020028 	.word	0x40020028
 8001be4:	40020040 	.word	0x40020040
 8001be8:	40020058 	.word	0x40020058
 8001bec:	40020070 	.word	0x40020070
 8001bf0:	40020088 	.word	0x40020088
 8001bf4:	400200a0 	.word	0x400200a0
 8001bf8:	400200b8 	.word	0x400200b8
 8001bfc:	40020410 	.word	0x40020410
 8001c00:	40020428 	.word	0x40020428
 8001c04:	40020440 	.word	0x40020440
 8001c08:	40020458 	.word	0x40020458
 8001c0c:	40020470 	.word	0x40020470
 8001c10:	40020488 	.word	0x40020488
 8001c14:	400204a0 	.word	0x400204a0
 8001c18:	400204b8 	.word	0x400204b8
 8001c1c:	58025408 	.word	0x58025408
 8001c20:	5802541c 	.word	0x5802541c
 8001c24:	58025430 	.word	0x58025430
 8001c28:	58025444 	.word	0x58025444
 8001c2c:	58025458 	.word	0x58025458
 8001c30:	5802546c 	.word	0x5802546c
 8001c34:	58025480 	.word	0x58025480
 8001c38:	58025494 	.word	0x58025494
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c50:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a6d      	ldr	r2, [pc, #436]	@ (8001e0c <HAL_DMA_Abort+0x444>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d04a      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a6b      	ldr	r2, [pc, #428]	@ (8001e10 <HAL_DMA_Abort+0x448>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d045      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a6a      	ldr	r2, [pc, #424]	@ (8001e14 <HAL_DMA_Abort+0x44c>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d040      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a68      	ldr	r2, [pc, #416]	@ (8001e18 <HAL_DMA_Abort+0x450>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d03b      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a67      	ldr	r2, [pc, #412]	@ (8001e1c <HAL_DMA_Abort+0x454>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d036      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a65      	ldr	r2, [pc, #404]	@ (8001e20 <HAL_DMA_Abort+0x458>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d031      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a64      	ldr	r2, [pc, #400]	@ (8001e24 <HAL_DMA_Abort+0x45c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d02c      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a62      	ldr	r2, [pc, #392]	@ (8001e28 <HAL_DMA_Abort+0x460>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d027      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a61      	ldr	r2, [pc, #388]	@ (8001e2c <HAL_DMA_Abort+0x464>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d022      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a5f      	ldr	r2, [pc, #380]	@ (8001e30 <HAL_DMA_Abort+0x468>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d01d      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a5e      	ldr	r2, [pc, #376]	@ (8001e34 <HAL_DMA_Abort+0x46c>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d018      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a5c      	ldr	r2, [pc, #368]	@ (8001e38 <HAL_DMA_Abort+0x470>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d013      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a5b      	ldr	r2, [pc, #364]	@ (8001e3c <HAL_DMA_Abort+0x474>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d00e      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a59      	ldr	r2, [pc, #356]	@ (8001e40 <HAL_DMA_Abort+0x478>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d009      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a58      	ldr	r2, [pc, #352]	@ (8001e44 <HAL_DMA_Abort+0x47c>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d004      	beq.n	8001cf2 <HAL_DMA_Abort+0x32a>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a56      	ldr	r2, [pc, #344]	@ (8001e48 <HAL_DMA_Abort+0x480>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d108      	bne.n	8001d04 <HAL_DMA_Abort+0x33c>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f022 0201 	bic.w	r2, r2, #1
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	e007      	b.n	8001d14 <HAL_DMA_Abort+0x34c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f022 0201 	bic.w	r2, r2, #1
 8001d12:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001d14:	e013      	b.n	8001d3e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d16:	f7fe fecd 	bl	8000ab4 <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b05      	cmp	r3, #5
 8001d22:	d90c      	bls.n	8001d3e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2220      	movs	r2, #32
 8001d28:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e12d      	b.n	8001f9a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1e5      	bne.n	8001d16 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a2f      	ldr	r2, [pc, #188]	@ (8001e0c <HAL_DMA_Abort+0x444>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d04a      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a2d      	ldr	r2, [pc, #180]	@ (8001e10 <HAL_DMA_Abort+0x448>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d045      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a2c      	ldr	r2, [pc, #176]	@ (8001e14 <HAL_DMA_Abort+0x44c>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d040      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a2a      	ldr	r2, [pc, #168]	@ (8001e18 <HAL_DMA_Abort+0x450>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d03b      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a29      	ldr	r2, [pc, #164]	@ (8001e1c <HAL_DMA_Abort+0x454>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d036      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a27      	ldr	r2, [pc, #156]	@ (8001e20 <HAL_DMA_Abort+0x458>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d031      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a26      	ldr	r2, [pc, #152]	@ (8001e24 <HAL_DMA_Abort+0x45c>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d02c      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a24      	ldr	r2, [pc, #144]	@ (8001e28 <HAL_DMA_Abort+0x460>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d027      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a23      	ldr	r2, [pc, #140]	@ (8001e2c <HAL_DMA_Abort+0x464>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d022      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a21      	ldr	r2, [pc, #132]	@ (8001e30 <HAL_DMA_Abort+0x468>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d01d      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a20      	ldr	r2, [pc, #128]	@ (8001e34 <HAL_DMA_Abort+0x46c>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d018      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a1e      	ldr	r2, [pc, #120]	@ (8001e38 <HAL_DMA_Abort+0x470>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8001e3c <HAL_DMA_Abort+0x474>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00e      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e40 <HAL_DMA_Abort+0x478>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d009      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1a      	ldr	r2, [pc, #104]	@ (8001e44 <HAL_DMA_Abort+0x47c>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d004      	beq.n	8001dea <HAL_DMA_Abort+0x422>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a18      	ldr	r2, [pc, #96]	@ (8001e48 <HAL_DMA_Abort+0x480>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d101      	bne.n	8001dee <HAL_DMA_Abort+0x426>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_DMA_Abort+0x428>
 8001dee:	2300      	movs	r3, #0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d02b      	beq.n	8001e4c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfe:	f003 031f 	and.w	r3, r3, #31
 8001e02:	223f      	movs	r2, #63	@ 0x3f
 8001e04:	409a      	lsls	r2, r3
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	e02a      	b.n	8001e62 <HAL_DMA_Abort+0x49a>
 8001e0c:	40020010 	.word	0x40020010
 8001e10:	40020028 	.word	0x40020028
 8001e14:	40020040 	.word	0x40020040
 8001e18:	40020058 	.word	0x40020058
 8001e1c:	40020070 	.word	0x40020070
 8001e20:	40020088 	.word	0x40020088
 8001e24:	400200a0 	.word	0x400200a0
 8001e28:	400200b8 	.word	0x400200b8
 8001e2c:	40020410 	.word	0x40020410
 8001e30:	40020428 	.word	0x40020428
 8001e34:	40020440 	.word	0x40020440
 8001e38:	40020458 	.word	0x40020458
 8001e3c:	40020470 	.word	0x40020470
 8001e40:	40020488 	.word	0x40020488
 8001e44:	400204a0 	.word	0x400204a0
 8001e48:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e50:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e56:	f003 031f 	and.w	r3, r3, #31
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	409a      	lsls	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a4f      	ldr	r2, [pc, #316]	@ (8001fa4 <HAL_DMA_Abort+0x5dc>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d072      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a4d      	ldr	r2, [pc, #308]	@ (8001fa8 <HAL_DMA_Abort+0x5e0>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d06d      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a4c      	ldr	r2, [pc, #304]	@ (8001fac <HAL_DMA_Abort+0x5e4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d068      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a4a      	ldr	r2, [pc, #296]	@ (8001fb0 <HAL_DMA_Abort+0x5e8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d063      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a49      	ldr	r2, [pc, #292]	@ (8001fb4 <HAL_DMA_Abort+0x5ec>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d05e      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a47      	ldr	r2, [pc, #284]	@ (8001fb8 <HAL_DMA_Abort+0x5f0>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d059      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a46      	ldr	r2, [pc, #280]	@ (8001fbc <HAL_DMA_Abort+0x5f4>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d054      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a44      	ldr	r2, [pc, #272]	@ (8001fc0 <HAL_DMA_Abort+0x5f8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d04f      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a43      	ldr	r2, [pc, #268]	@ (8001fc4 <HAL_DMA_Abort+0x5fc>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d04a      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a41      	ldr	r2, [pc, #260]	@ (8001fc8 <HAL_DMA_Abort+0x600>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d045      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a40      	ldr	r2, [pc, #256]	@ (8001fcc <HAL_DMA_Abort+0x604>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d040      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a3e      	ldr	r2, [pc, #248]	@ (8001fd0 <HAL_DMA_Abort+0x608>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d03b      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3d      	ldr	r2, [pc, #244]	@ (8001fd4 <HAL_DMA_Abort+0x60c>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d036      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3b      	ldr	r2, [pc, #236]	@ (8001fd8 <HAL_DMA_Abort+0x610>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d031      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a3a      	ldr	r2, [pc, #232]	@ (8001fdc <HAL_DMA_Abort+0x614>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d02c      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a38      	ldr	r2, [pc, #224]	@ (8001fe0 <HAL_DMA_Abort+0x618>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d027      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a37      	ldr	r2, [pc, #220]	@ (8001fe4 <HAL_DMA_Abort+0x61c>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d022      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a35      	ldr	r2, [pc, #212]	@ (8001fe8 <HAL_DMA_Abort+0x620>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d01d      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a34      	ldr	r2, [pc, #208]	@ (8001fec <HAL_DMA_Abort+0x624>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d018      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a32      	ldr	r2, [pc, #200]	@ (8001ff0 <HAL_DMA_Abort+0x628>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d013      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a31      	ldr	r2, [pc, #196]	@ (8001ff4 <HAL_DMA_Abort+0x62c>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d00e      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff8 <HAL_DMA_Abort+0x630>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d009      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2e      	ldr	r2, [pc, #184]	@ (8001ffc <HAL_DMA_Abort+0x634>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d004      	beq.n	8001f52 <HAL_DMA_Abort+0x58a>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2c      	ldr	r2, [pc, #176]	@ (8002000 <HAL_DMA_Abort+0x638>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d101      	bne.n	8001f56 <HAL_DMA_Abort+0x58e>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_DMA_Abort+0x590>
 8001f56:	2300      	movs	r3, #0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d015      	beq.n	8001f88 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001f64:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00c      	beq.n	8001f88 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001f78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f7c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001f86:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40020010 	.word	0x40020010
 8001fa8:	40020028 	.word	0x40020028
 8001fac:	40020040 	.word	0x40020040
 8001fb0:	40020058 	.word	0x40020058
 8001fb4:	40020070 	.word	0x40020070
 8001fb8:	40020088 	.word	0x40020088
 8001fbc:	400200a0 	.word	0x400200a0
 8001fc0:	400200b8 	.word	0x400200b8
 8001fc4:	40020410 	.word	0x40020410
 8001fc8:	40020428 	.word	0x40020428
 8001fcc:	40020440 	.word	0x40020440
 8001fd0:	40020458 	.word	0x40020458
 8001fd4:	40020470 	.word	0x40020470
 8001fd8:	40020488 	.word	0x40020488
 8001fdc:	400204a0 	.word	0x400204a0
 8001fe0:	400204b8 	.word	0x400204b8
 8001fe4:	58025408 	.word	0x58025408
 8001fe8:	5802541c 	.word	0x5802541c
 8001fec:	58025430 	.word	0x58025430
 8001ff0:	58025444 	.word	0x58025444
 8001ff4:	58025458 	.word	0x58025458
 8001ff8:	5802546c 	.word	0x5802546c
 8001ffc:	58025480 	.word	0x58025480
 8002000:	58025494 	.word	0x58025494

08002004 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b08a      	sub	sp, #40	@ 0x28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002010:	4b67      	ldr	r3, [pc, #412]	@ (80021b0 <HAL_DMA_IRQHandler+0x1ac>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a67      	ldr	r2, [pc, #412]	@ (80021b4 <HAL_DMA_IRQHandler+0x1b0>)
 8002016:	fba2 2303 	umull	r2, r3, r2, r3
 800201a:	0a9b      	lsrs	r3, r3, #10
 800201c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002022:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002028:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a5f      	ldr	r2, [pc, #380]	@ (80021b8 <HAL_DMA_IRQHandler+0x1b4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d04a      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a5d      	ldr	r2, [pc, #372]	@ (80021bc <HAL_DMA_IRQHandler+0x1b8>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d045      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a5c      	ldr	r2, [pc, #368]	@ (80021c0 <HAL_DMA_IRQHandler+0x1bc>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d040      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a5a      	ldr	r2, [pc, #360]	@ (80021c4 <HAL_DMA_IRQHandler+0x1c0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d03b      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a59      	ldr	r2, [pc, #356]	@ (80021c8 <HAL_DMA_IRQHandler+0x1c4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d036      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a57      	ldr	r2, [pc, #348]	@ (80021cc <HAL_DMA_IRQHandler+0x1c8>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d031      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a56      	ldr	r2, [pc, #344]	@ (80021d0 <HAL_DMA_IRQHandler+0x1cc>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d02c      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a54      	ldr	r2, [pc, #336]	@ (80021d4 <HAL_DMA_IRQHandler+0x1d0>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d027      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a53      	ldr	r2, [pc, #332]	@ (80021d8 <HAL_DMA_IRQHandler+0x1d4>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d022      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a51      	ldr	r2, [pc, #324]	@ (80021dc <HAL_DMA_IRQHandler+0x1d8>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d01d      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a50      	ldr	r2, [pc, #320]	@ (80021e0 <HAL_DMA_IRQHandler+0x1dc>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d018      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a4e      	ldr	r2, [pc, #312]	@ (80021e4 <HAL_DMA_IRQHandler+0x1e0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d013      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a4d      	ldr	r2, [pc, #308]	@ (80021e8 <HAL_DMA_IRQHandler+0x1e4>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d00e      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a4b      	ldr	r2, [pc, #300]	@ (80021ec <HAL_DMA_IRQHandler+0x1e8>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d009      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a4a      	ldr	r2, [pc, #296]	@ (80021f0 <HAL_DMA_IRQHandler+0x1ec>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d004      	beq.n	80020d6 <HAL_DMA_IRQHandler+0xd2>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a48      	ldr	r2, [pc, #288]	@ (80021f4 <HAL_DMA_IRQHandler+0x1f0>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d101      	bne.n	80020da <HAL_DMA_IRQHandler+0xd6>
 80020d6:	2301      	movs	r3, #1
 80020d8:	e000      	b.n	80020dc <HAL_DMA_IRQHandler+0xd8>
 80020da:	2300      	movs	r3, #0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 842b 	beq.w	8002938 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020e6:	f003 031f 	and.w	r3, r3, #31
 80020ea:	2208      	movs	r2, #8
 80020ec:	409a      	lsls	r2, r3
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	f000 80a2 	beq.w	800223c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a2e      	ldr	r2, [pc, #184]	@ (80021b8 <HAL_DMA_IRQHandler+0x1b4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d04a      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a2d      	ldr	r2, [pc, #180]	@ (80021bc <HAL_DMA_IRQHandler+0x1b8>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d045      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a2b      	ldr	r2, [pc, #172]	@ (80021c0 <HAL_DMA_IRQHandler+0x1bc>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d040      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a2a      	ldr	r2, [pc, #168]	@ (80021c4 <HAL_DMA_IRQHandler+0x1c0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d03b      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a28      	ldr	r2, [pc, #160]	@ (80021c8 <HAL_DMA_IRQHandler+0x1c4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d036      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a27      	ldr	r2, [pc, #156]	@ (80021cc <HAL_DMA_IRQHandler+0x1c8>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d031      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a25      	ldr	r2, [pc, #148]	@ (80021d0 <HAL_DMA_IRQHandler+0x1cc>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d02c      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a24      	ldr	r2, [pc, #144]	@ (80021d4 <HAL_DMA_IRQHandler+0x1d0>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d027      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a22      	ldr	r2, [pc, #136]	@ (80021d8 <HAL_DMA_IRQHandler+0x1d4>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d022      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a21      	ldr	r2, [pc, #132]	@ (80021dc <HAL_DMA_IRQHandler+0x1d8>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d01d      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a1f      	ldr	r2, [pc, #124]	@ (80021e0 <HAL_DMA_IRQHandler+0x1dc>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d018      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a1e      	ldr	r2, [pc, #120]	@ (80021e4 <HAL_DMA_IRQHandler+0x1e0>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d013      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a1c      	ldr	r2, [pc, #112]	@ (80021e8 <HAL_DMA_IRQHandler+0x1e4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00e      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1b      	ldr	r2, [pc, #108]	@ (80021ec <HAL_DMA_IRQHandler+0x1e8>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d009      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a19      	ldr	r2, [pc, #100]	@ (80021f0 <HAL_DMA_IRQHandler+0x1ec>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d004      	beq.n	8002198 <HAL_DMA_IRQHandler+0x194>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a18      	ldr	r2, [pc, #96]	@ (80021f4 <HAL_DMA_IRQHandler+0x1f0>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d12f      	bne.n	80021f8 <HAL_DMA_IRQHandler+0x1f4>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0304 	and.w	r3, r3, #4
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	bf14      	ite	ne
 80021a6:	2301      	movne	r3, #1
 80021a8:	2300      	moveq	r3, #0
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	e02e      	b.n	800220c <HAL_DMA_IRQHandler+0x208>
 80021ae:	bf00      	nop
 80021b0:	24000000 	.word	0x24000000
 80021b4:	1b4e81b5 	.word	0x1b4e81b5
 80021b8:	40020010 	.word	0x40020010
 80021bc:	40020028 	.word	0x40020028
 80021c0:	40020040 	.word	0x40020040
 80021c4:	40020058 	.word	0x40020058
 80021c8:	40020070 	.word	0x40020070
 80021cc:	40020088 	.word	0x40020088
 80021d0:	400200a0 	.word	0x400200a0
 80021d4:	400200b8 	.word	0x400200b8
 80021d8:	40020410 	.word	0x40020410
 80021dc:	40020428 	.word	0x40020428
 80021e0:	40020440 	.word	0x40020440
 80021e4:	40020458 	.word	0x40020458
 80021e8:	40020470 	.word	0x40020470
 80021ec:	40020488 	.word	0x40020488
 80021f0:	400204a0 	.word	0x400204a0
 80021f4:	400204b8 	.word	0x400204b8
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b00      	cmp	r3, #0
 8002204:	bf14      	ite	ne
 8002206:	2301      	movne	r3, #1
 8002208:	2300      	moveq	r3, #0
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d015      	beq.n	800223c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f022 0204 	bic.w	r2, r2, #4
 800221e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002224:	f003 031f 	and.w	r3, r3, #31
 8002228:	2208      	movs	r2, #8
 800222a:	409a      	lsls	r2, r3
 800222c:	6a3b      	ldr	r3, [r7, #32]
 800222e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002234:	f043 0201 	orr.w	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002240:	f003 031f 	and.w	r3, r3, #31
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	fa22 f303 	lsr.w	r3, r2, r3
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	2b00      	cmp	r3, #0
 8002250:	d06e      	beq.n	8002330 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a69      	ldr	r2, [pc, #420]	@ (80023fc <HAL_DMA_IRQHandler+0x3f8>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d04a      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a67      	ldr	r2, [pc, #412]	@ (8002400 <HAL_DMA_IRQHandler+0x3fc>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d045      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a66      	ldr	r2, [pc, #408]	@ (8002404 <HAL_DMA_IRQHandler+0x400>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d040      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a64      	ldr	r2, [pc, #400]	@ (8002408 <HAL_DMA_IRQHandler+0x404>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d03b      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a63      	ldr	r2, [pc, #396]	@ (800240c <HAL_DMA_IRQHandler+0x408>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d036      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a61      	ldr	r2, [pc, #388]	@ (8002410 <HAL_DMA_IRQHandler+0x40c>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d031      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a60      	ldr	r2, [pc, #384]	@ (8002414 <HAL_DMA_IRQHandler+0x410>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d02c      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a5e      	ldr	r2, [pc, #376]	@ (8002418 <HAL_DMA_IRQHandler+0x414>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d027      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a5d      	ldr	r2, [pc, #372]	@ (800241c <HAL_DMA_IRQHandler+0x418>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d022      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a5b      	ldr	r2, [pc, #364]	@ (8002420 <HAL_DMA_IRQHandler+0x41c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d01d      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a5a      	ldr	r2, [pc, #360]	@ (8002424 <HAL_DMA_IRQHandler+0x420>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d018      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a58      	ldr	r2, [pc, #352]	@ (8002428 <HAL_DMA_IRQHandler+0x424>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d013      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a57      	ldr	r2, [pc, #348]	@ (800242c <HAL_DMA_IRQHandler+0x428>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d00e      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a55      	ldr	r2, [pc, #340]	@ (8002430 <HAL_DMA_IRQHandler+0x42c>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d009      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a54      	ldr	r2, [pc, #336]	@ (8002434 <HAL_DMA_IRQHandler+0x430>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d004      	beq.n	80022f2 <HAL_DMA_IRQHandler+0x2ee>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a52      	ldr	r2, [pc, #328]	@ (8002438 <HAL_DMA_IRQHandler+0x434>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d10a      	bne.n	8002308 <HAL_DMA_IRQHandler+0x304>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	695b      	ldr	r3, [r3, #20]
 80022f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	bf14      	ite	ne
 8002300:	2301      	movne	r3, #1
 8002302:	2300      	moveq	r3, #0
 8002304:	b2db      	uxtb	r3, r3
 8002306:	e003      	b.n	8002310 <HAL_DMA_IRQHandler+0x30c>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2300      	movs	r3, #0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00d      	beq.n	8002330 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	2201      	movs	r2, #1
 800231e:	409a      	lsls	r2, r3
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002328:	f043 0202 	orr.w	r2, r3, #2
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002334:	f003 031f 	and.w	r3, r3, #31
 8002338:	2204      	movs	r2, #4
 800233a:	409a      	lsls	r2, r3
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	2b00      	cmp	r3, #0
 8002342:	f000 808f 	beq.w	8002464 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a2c      	ldr	r2, [pc, #176]	@ (80023fc <HAL_DMA_IRQHandler+0x3f8>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d04a      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a2a      	ldr	r2, [pc, #168]	@ (8002400 <HAL_DMA_IRQHandler+0x3fc>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d045      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a29      	ldr	r2, [pc, #164]	@ (8002404 <HAL_DMA_IRQHandler+0x400>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d040      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a27      	ldr	r2, [pc, #156]	@ (8002408 <HAL_DMA_IRQHandler+0x404>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d03b      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a26      	ldr	r2, [pc, #152]	@ (800240c <HAL_DMA_IRQHandler+0x408>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d036      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a24      	ldr	r2, [pc, #144]	@ (8002410 <HAL_DMA_IRQHandler+0x40c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d031      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a23      	ldr	r2, [pc, #140]	@ (8002414 <HAL_DMA_IRQHandler+0x410>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d02c      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a21      	ldr	r2, [pc, #132]	@ (8002418 <HAL_DMA_IRQHandler+0x414>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d027      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a20      	ldr	r2, [pc, #128]	@ (800241c <HAL_DMA_IRQHandler+0x418>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d022      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002420 <HAL_DMA_IRQHandler+0x41c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d01d      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002424 <HAL_DMA_IRQHandler+0x420>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d018      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002428 <HAL_DMA_IRQHandler+0x424>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d013      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a1a      	ldr	r2, [pc, #104]	@ (800242c <HAL_DMA_IRQHandler+0x428>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d00e      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a18      	ldr	r2, [pc, #96]	@ (8002430 <HAL_DMA_IRQHandler+0x42c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d009      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a17      	ldr	r2, [pc, #92]	@ (8002434 <HAL_DMA_IRQHandler+0x430>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d004      	beq.n	80023e6 <HAL_DMA_IRQHandler+0x3e2>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a15      	ldr	r2, [pc, #84]	@ (8002438 <HAL_DMA_IRQHandler+0x434>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d12a      	bne.n	800243c <HAL_DMA_IRQHandler+0x438>
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	e023      	b.n	8002444 <HAL_DMA_IRQHandler+0x440>
 80023fc:	40020010 	.word	0x40020010
 8002400:	40020028 	.word	0x40020028
 8002404:	40020040 	.word	0x40020040
 8002408:	40020058 	.word	0x40020058
 800240c:	40020070 	.word	0x40020070
 8002410:	40020088 	.word	0x40020088
 8002414:	400200a0 	.word	0x400200a0
 8002418:	400200b8 	.word	0x400200b8
 800241c:	40020410 	.word	0x40020410
 8002420:	40020428 	.word	0x40020428
 8002424:	40020440 	.word	0x40020440
 8002428:	40020458 	.word	0x40020458
 800242c:	40020470 	.word	0x40020470
 8002430:	40020488 	.word	0x40020488
 8002434:	400204a0 	.word	0x400204a0
 8002438:	400204b8 	.word	0x400204b8
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2300      	movs	r3, #0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00d      	beq.n	8002464 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800244c:	f003 031f 	and.w	r3, r3, #31
 8002450:	2204      	movs	r2, #4
 8002452:	409a      	lsls	r2, r3
 8002454:	6a3b      	ldr	r3, [r7, #32]
 8002456:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245c:	f043 0204 	orr.w	r2, r3, #4
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002468:	f003 031f 	and.w	r3, r3, #31
 800246c:	2210      	movs	r2, #16
 800246e:	409a      	lsls	r2, r3
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	4013      	ands	r3, r2
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80a6 	beq.w	80025c6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a85      	ldr	r2, [pc, #532]	@ (8002694 <HAL_DMA_IRQHandler+0x690>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d04a      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a83      	ldr	r2, [pc, #524]	@ (8002698 <HAL_DMA_IRQHandler+0x694>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d045      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a82      	ldr	r2, [pc, #520]	@ (800269c <HAL_DMA_IRQHandler+0x698>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d040      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a80      	ldr	r2, [pc, #512]	@ (80026a0 <HAL_DMA_IRQHandler+0x69c>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d03b      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a7f      	ldr	r2, [pc, #508]	@ (80026a4 <HAL_DMA_IRQHandler+0x6a0>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d036      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a7d      	ldr	r2, [pc, #500]	@ (80026a8 <HAL_DMA_IRQHandler+0x6a4>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d031      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a7c      	ldr	r2, [pc, #496]	@ (80026ac <HAL_DMA_IRQHandler+0x6a8>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d02c      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a7a      	ldr	r2, [pc, #488]	@ (80026b0 <HAL_DMA_IRQHandler+0x6ac>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d027      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a79      	ldr	r2, [pc, #484]	@ (80026b4 <HAL_DMA_IRQHandler+0x6b0>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d022      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a77      	ldr	r2, [pc, #476]	@ (80026b8 <HAL_DMA_IRQHandler+0x6b4>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d01d      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a76      	ldr	r2, [pc, #472]	@ (80026bc <HAL_DMA_IRQHandler+0x6b8>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d018      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a74      	ldr	r2, [pc, #464]	@ (80026c0 <HAL_DMA_IRQHandler+0x6bc>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d013      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a73      	ldr	r2, [pc, #460]	@ (80026c4 <HAL_DMA_IRQHandler+0x6c0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d00e      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a71      	ldr	r2, [pc, #452]	@ (80026c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d009      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a70      	ldr	r2, [pc, #448]	@ (80026cc <HAL_DMA_IRQHandler+0x6c8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d004      	beq.n	800251a <HAL_DMA_IRQHandler+0x516>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a6e      	ldr	r2, [pc, #440]	@ (80026d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d10a      	bne.n	8002530 <HAL_DMA_IRQHandler+0x52c>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	bf14      	ite	ne
 8002528:	2301      	movne	r3, #1
 800252a:	2300      	moveq	r3, #0
 800252c:	b2db      	uxtb	r3, r3
 800252e:	e009      	b.n	8002544 <HAL_DMA_IRQHandler+0x540>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0304 	and.w	r3, r3, #4
 800253a:	2b00      	cmp	r3, #0
 800253c:	bf14      	ite	ne
 800253e:	2301      	movne	r3, #1
 8002540:	2300      	moveq	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d03e      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254c:	f003 031f 	and.w	r3, r3, #31
 8002550:	2210      	movs	r2, #16
 8002552:	409a      	lsls	r2, r3
 8002554:	6a3b      	ldr	r3, [r7, #32]
 8002556:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d018      	beq.n	8002598 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d108      	bne.n	8002586 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	2b00      	cmp	r3, #0
 800257a:	d024      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	4798      	blx	r3
 8002584:	e01f      	b.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800258a:	2b00      	cmp	r3, #0
 800258c:	d01b      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	4798      	blx	r3
 8002596:	e016      	b.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d107      	bne.n	80025b6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0208 	bic.w	r2, r2, #8
 80025b4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	2220      	movs	r2, #32
 80025d0:	409a      	lsls	r2, r3
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 8110 	beq.w	80027fc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a2c      	ldr	r2, [pc, #176]	@ (8002694 <HAL_DMA_IRQHandler+0x690>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d04a      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a2b      	ldr	r2, [pc, #172]	@ (8002698 <HAL_DMA_IRQHandler+0x694>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d045      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a29      	ldr	r2, [pc, #164]	@ (800269c <HAL_DMA_IRQHandler+0x698>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d040      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a28      	ldr	r2, [pc, #160]	@ (80026a0 <HAL_DMA_IRQHandler+0x69c>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d03b      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a26      	ldr	r2, [pc, #152]	@ (80026a4 <HAL_DMA_IRQHandler+0x6a0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d036      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a25      	ldr	r2, [pc, #148]	@ (80026a8 <HAL_DMA_IRQHandler+0x6a4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d031      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a23      	ldr	r2, [pc, #140]	@ (80026ac <HAL_DMA_IRQHandler+0x6a8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d02c      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a22      	ldr	r2, [pc, #136]	@ (80026b0 <HAL_DMA_IRQHandler+0x6ac>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d027      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a20      	ldr	r2, [pc, #128]	@ (80026b4 <HAL_DMA_IRQHandler+0x6b0>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d022      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a1f      	ldr	r2, [pc, #124]	@ (80026b8 <HAL_DMA_IRQHandler+0x6b4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d01d      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a1d      	ldr	r2, [pc, #116]	@ (80026bc <HAL_DMA_IRQHandler+0x6b8>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d018      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a1c      	ldr	r2, [pc, #112]	@ (80026c0 <HAL_DMA_IRQHandler+0x6bc>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d013      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a1a      	ldr	r2, [pc, #104]	@ (80026c4 <HAL_DMA_IRQHandler+0x6c0>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d00e      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a19      	ldr	r2, [pc, #100]	@ (80026c8 <HAL_DMA_IRQHandler+0x6c4>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d009      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a17      	ldr	r2, [pc, #92]	@ (80026cc <HAL_DMA_IRQHandler+0x6c8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d004      	beq.n	800267c <HAL_DMA_IRQHandler+0x678>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a16      	ldr	r2, [pc, #88]	@ (80026d0 <HAL_DMA_IRQHandler+0x6cc>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d12b      	bne.n	80026d4 <HAL_DMA_IRQHandler+0x6d0>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0310 	and.w	r3, r3, #16
 8002686:	2b00      	cmp	r3, #0
 8002688:	bf14      	ite	ne
 800268a:	2301      	movne	r3, #1
 800268c:	2300      	moveq	r3, #0
 800268e:	b2db      	uxtb	r3, r3
 8002690:	e02a      	b.n	80026e8 <HAL_DMA_IRQHandler+0x6e4>
 8002692:	bf00      	nop
 8002694:	40020010 	.word	0x40020010
 8002698:	40020028 	.word	0x40020028
 800269c:	40020040 	.word	0x40020040
 80026a0:	40020058 	.word	0x40020058
 80026a4:	40020070 	.word	0x40020070
 80026a8:	40020088 	.word	0x40020088
 80026ac:	400200a0 	.word	0x400200a0
 80026b0:	400200b8 	.word	0x400200b8
 80026b4:	40020410 	.word	0x40020410
 80026b8:	40020428 	.word	0x40020428
 80026bc:	40020440 	.word	0x40020440
 80026c0:	40020458 	.word	0x40020458
 80026c4:	40020470 	.word	0x40020470
 80026c8:	40020488 	.word	0x40020488
 80026cc:	400204a0 	.word	0x400204a0
 80026d0:	400204b8 	.word	0x400204b8
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	bf14      	ite	ne
 80026e2:	2301      	movne	r3, #1
 80026e4:	2300      	moveq	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	f000 8087 	beq.w	80027fc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f2:	f003 031f 	and.w	r3, r3, #31
 80026f6:	2220      	movs	r2, #32
 80026f8:	409a      	lsls	r2, r3
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b04      	cmp	r3, #4
 8002708:	d139      	bne.n	800277e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0216 	bic.w	r2, r2, #22
 8002718:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	695a      	ldr	r2, [r3, #20]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002728:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	2b00      	cmp	r3, #0
 8002730:	d103      	bne.n	800273a <HAL_DMA_IRQHandler+0x736>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002736:	2b00      	cmp	r3, #0
 8002738:	d007      	beq.n	800274a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0208 	bic.w	r2, r2, #8
 8002748:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800274e:	f003 031f 	and.w	r3, r3, #31
 8002752:	223f      	movs	r2, #63	@ 0x3f
 8002754:	409a      	lsls	r2, r3
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 834a 	beq.w	8002e08 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	4798      	blx	r3
          }
          return;
 800277c:	e344      	b.n	8002e08 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d018      	beq.n	80027be <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d108      	bne.n	80027ac <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d02c      	beq.n	80027fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	4798      	blx	r3
 80027aa:	e027      	b.n	80027fc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d023      	beq.n	80027fc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	4798      	blx	r3
 80027bc:	e01e      	b.n	80027fc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d10f      	bne.n	80027ec <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0210 	bic.w	r2, r2, #16
 80027da:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 8306 	beq.w	8002e12 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 8088 	beq.w	8002924 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2204      	movs	r2, #4
 8002818:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a7a      	ldr	r2, [pc, #488]	@ (8002a0c <HAL_DMA_IRQHandler+0xa08>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d04a      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a79      	ldr	r2, [pc, #484]	@ (8002a10 <HAL_DMA_IRQHandler+0xa0c>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d045      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a77      	ldr	r2, [pc, #476]	@ (8002a14 <HAL_DMA_IRQHandler+0xa10>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d040      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a76      	ldr	r2, [pc, #472]	@ (8002a18 <HAL_DMA_IRQHandler+0xa14>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d03b      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a74      	ldr	r2, [pc, #464]	@ (8002a1c <HAL_DMA_IRQHandler+0xa18>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d036      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a73      	ldr	r2, [pc, #460]	@ (8002a20 <HAL_DMA_IRQHandler+0xa1c>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d031      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a71      	ldr	r2, [pc, #452]	@ (8002a24 <HAL_DMA_IRQHandler+0xa20>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d02c      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a70      	ldr	r2, [pc, #448]	@ (8002a28 <HAL_DMA_IRQHandler+0xa24>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d027      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a6e      	ldr	r2, [pc, #440]	@ (8002a2c <HAL_DMA_IRQHandler+0xa28>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d022      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a6d      	ldr	r2, [pc, #436]	@ (8002a30 <HAL_DMA_IRQHandler+0xa2c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d01d      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a6b      	ldr	r2, [pc, #428]	@ (8002a34 <HAL_DMA_IRQHandler+0xa30>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d018      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a6a      	ldr	r2, [pc, #424]	@ (8002a38 <HAL_DMA_IRQHandler+0xa34>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d013      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a68      	ldr	r2, [pc, #416]	@ (8002a3c <HAL_DMA_IRQHandler+0xa38>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00e      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a67      	ldr	r2, [pc, #412]	@ (8002a40 <HAL_DMA_IRQHandler+0xa3c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d009      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a65      	ldr	r2, [pc, #404]	@ (8002a44 <HAL_DMA_IRQHandler+0xa40>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d004      	beq.n	80028bc <HAL_DMA_IRQHandler+0x8b8>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a64      	ldr	r2, [pc, #400]	@ (8002a48 <HAL_DMA_IRQHandler+0xa44>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d108      	bne.n	80028ce <HAL_DMA_IRQHandler+0x8ca>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	e007      	b.n	80028de <HAL_DMA_IRQHandler+0x8da>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	3301      	adds	r3, #1
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d307      	bcc.n	80028fa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d1f2      	bne.n	80028de <HAL_DMA_IRQHandler+0x8da>
 80028f8:	e000      	b.n	80028fc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80028fa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d004      	beq.n	8002914 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2203      	movs	r2, #3
 800290e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8002912:	e003      	b.n	800291c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 8272 	beq.w	8002e12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	4798      	blx	r3
 8002936:	e26c      	b.n	8002e12 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a43      	ldr	r2, [pc, #268]	@ (8002a4c <HAL_DMA_IRQHandler+0xa48>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d022      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a42      	ldr	r2, [pc, #264]	@ (8002a50 <HAL_DMA_IRQHandler+0xa4c>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d01d      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a40      	ldr	r2, [pc, #256]	@ (8002a54 <HAL_DMA_IRQHandler+0xa50>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d018      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a58 <HAL_DMA_IRQHandler+0xa54>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d013      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a3d      	ldr	r2, [pc, #244]	@ (8002a5c <HAL_DMA_IRQHandler+0xa58>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d00e      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a3c      	ldr	r2, [pc, #240]	@ (8002a60 <HAL_DMA_IRQHandler+0xa5c>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d009      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a3a      	ldr	r2, [pc, #232]	@ (8002a64 <HAL_DMA_IRQHandler+0xa60>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d004      	beq.n	8002988 <HAL_DMA_IRQHandler+0x984>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a39      	ldr	r2, [pc, #228]	@ (8002a68 <HAL_DMA_IRQHandler+0xa64>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d101      	bne.n	800298c <HAL_DMA_IRQHandler+0x988>
 8002988:	2301      	movs	r3, #1
 800298a:	e000      	b.n	800298e <HAL_DMA_IRQHandler+0x98a>
 800298c:	2300      	movs	r3, #0
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 823f 	beq.w	8002e12 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a0:	f003 031f 	and.w	r3, r3, #31
 80029a4:	2204      	movs	r2, #4
 80029a6:	409a      	lsls	r2, r3
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	4013      	ands	r3, r2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 80cd 	beq.w	8002b4c <HAL_DMA_IRQHandler+0xb48>
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f000 80c7 	beq.w	8002b4c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2204      	movs	r2, #4
 80029c8:	409a      	lsls	r2, r3
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d049      	beq.n	8002a6c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d109      	bne.n	80029f6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	f000 8210 	beq.w	8002e0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029f4:	e20a      	b.n	8002e0c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 8206 	beq.w	8002e0c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a08:	e200      	b.n	8002e0c <HAL_DMA_IRQHandler+0xe08>
 8002a0a:	bf00      	nop
 8002a0c:	40020010 	.word	0x40020010
 8002a10:	40020028 	.word	0x40020028
 8002a14:	40020040 	.word	0x40020040
 8002a18:	40020058 	.word	0x40020058
 8002a1c:	40020070 	.word	0x40020070
 8002a20:	40020088 	.word	0x40020088
 8002a24:	400200a0 	.word	0x400200a0
 8002a28:	400200b8 	.word	0x400200b8
 8002a2c:	40020410 	.word	0x40020410
 8002a30:	40020428 	.word	0x40020428
 8002a34:	40020440 	.word	0x40020440
 8002a38:	40020458 	.word	0x40020458
 8002a3c:	40020470 	.word	0x40020470
 8002a40:	40020488 	.word	0x40020488
 8002a44:	400204a0 	.word	0x400204a0
 8002a48:	400204b8 	.word	0x400204b8
 8002a4c:	58025408 	.word	0x58025408
 8002a50:	5802541c 	.word	0x5802541c
 8002a54:	58025430 	.word	0x58025430
 8002a58:	58025444 	.word	0x58025444
 8002a5c:	58025458 	.word	0x58025458
 8002a60:	5802546c 	.word	0x5802546c
 8002a64:	58025480 	.word	0x58025480
 8002a68:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	f003 0320 	and.w	r3, r3, #32
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d160      	bne.n	8002b38 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a7f      	ldr	r2, [pc, #508]	@ (8002c78 <HAL_DMA_IRQHandler+0xc74>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d04a      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a7d      	ldr	r2, [pc, #500]	@ (8002c7c <HAL_DMA_IRQHandler+0xc78>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d045      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a7c      	ldr	r2, [pc, #496]	@ (8002c80 <HAL_DMA_IRQHandler+0xc7c>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d040      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a7a      	ldr	r2, [pc, #488]	@ (8002c84 <HAL_DMA_IRQHandler+0xc80>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d03b      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a79      	ldr	r2, [pc, #484]	@ (8002c88 <HAL_DMA_IRQHandler+0xc84>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d036      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a77      	ldr	r2, [pc, #476]	@ (8002c8c <HAL_DMA_IRQHandler+0xc88>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d031      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a76      	ldr	r2, [pc, #472]	@ (8002c90 <HAL_DMA_IRQHandler+0xc8c>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d02c      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a74      	ldr	r2, [pc, #464]	@ (8002c94 <HAL_DMA_IRQHandler+0xc90>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d027      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a73      	ldr	r2, [pc, #460]	@ (8002c98 <HAL_DMA_IRQHandler+0xc94>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d022      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a71      	ldr	r2, [pc, #452]	@ (8002c9c <HAL_DMA_IRQHandler+0xc98>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d01d      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a70      	ldr	r2, [pc, #448]	@ (8002ca0 <HAL_DMA_IRQHandler+0xc9c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d018      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a6e      	ldr	r2, [pc, #440]	@ (8002ca4 <HAL_DMA_IRQHandler+0xca0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d013      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a6d      	ldr	r2, [pc, #436]	@ (8002ca8 <HAL_DMA_IRQHandler+0xca4>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d00e      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a6b      	ldr	r2, [pc, #428]	@ (8002cac <HAL_DMA_IRQHandler+0xca8>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d009      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a6a      	ldr	r2, [pc, #424]	@ (8002cb0 <HAL_DMA_IRQHandler+0xcac>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d004      	beq.n	8002b16 <HAL_DMA_IRQHandler+0xb12>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a68      	ldr	r2, [pc, #416]	@ (8002cb4 <HAL_DMA_IRQHandler+0xcb0>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d108      	bne.n	8002b28 <HAL_DMA_IRQHandler+0xb24>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0208 	bic.w	r2, r2, #8
 8002b24:	601a      	str	r2, [r3, #0]
 8002b26:	e007      	b.n	8002b38 <HAL_DMA_IRQHandler+0xb34>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0204 	bic.w	r2, r2, #4
 8002b36:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f000 8165 	beq.w	8002e0c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b4a:	e15f      	b.n	8002e0c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2202      	movs	r2, #2
 8002b56:	409a      	lsls	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f000 80c5 	beq.w	8002cec <HAL_DMA_IRQHandler+0xce8>
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80bf 	beq.w	8002cec <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b72:	f003 031f 	and.w	r3, r3, #31
 8002b76:	2202      	movs	r2, #2
 8002b78:	409a      	lsls	r2, r3
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d018      	beq.n	8002bba <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d109      	bne.n	8002ba6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f000 813a 	beq.w	8002e10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ba4:	e134      	b.n	8002e10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 8130 	beq.w	8002e10 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bb8:	e12a      	b.n	8002e10 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	f003 0320 	and.w	r3, r3, #32
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f040 8089 	bne.w	8002cd8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a2b      	ldr	r2, [pc, #172]	@ (8002c78 <HAL_DMA_IRQHandler+0xc74>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d04a      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a29      	ldr	r2, [pc, #164]	@ (8002c7c <HAL_DMA_IRQHandler+0xc78>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d045      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a28      	ldr	r2, [pc, #160]	@ (8002c80 <HAL_DMA_IRQHandler+0xc7c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d040      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a26      	ldr	r2, [pc, #152]	@ (8002c84 <HAL_DMA_IRQHandler+0xc80>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d03b      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a25      	ldr	r2, [pc, #148]	@ (8002c88 <HAL_DMA_IRQHandler+0xc84>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d036      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a23      	ldr	r2, [pc, #140]	@ (8002c8c <HAL_DMA_IRQHandler+0xc88>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d031      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a22      	ldr	r2, [pc, #136]	@ (8002c90 <HAL_DMA_IRQHandler+0xc8c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d02c      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a20      	ldr	r2, [pc, #128]	@ (8002c94 <HAL_DMA_IRQHandler+0xc90>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d027      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c98 <HAL_DMA_IRQHandler+0xc94>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d022      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a1d      	ldr	r2, [pc, #116]	@ (8002c9c <HAL_DMA_IRQHandler+0xc98>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d01d      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca0 <HAL_DMA_IRQHandler+0xc9c>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d018      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a1a      	ldr	r2, [pc, #104]	@ (8002ca4 <HAL_DMA_IRQHandler+0xca0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d013      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a19      	ldr	r2, [pc, #100]	@ (8002ca8 <HAL_DMA_IRQHandler+0xca4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00e      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a17      	ldr	r2, [pc, #92]	@ (8002cac <HAL_DMA_IRQHandler+0xca8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d009      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a16      	ldr	r2, [pc, #88]	@ (8002cb0 <HAL_DMA_IRQHandler+0xcac>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d004      	beq.n	8002c66 <HAL_DMA_IRQHandler+0xc62>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a14      	ldr	r2, [pc, #80]	@ (8002cb4 <HAL_DMA_IRQHandler+0xcb0>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d128      	bne.n	8002cb8 <HAL_DMA_IRQHandler+0xcb4>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 0214 	bic.w	r2, r2, #20
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	e027      	b.n	8002cc8 <HAL_DMA_IRQHandler+0xcc4>
 8002c78:	40020010 	.word	0x40020010
 8002c7c:	40020028 	.word	0x40020028
 8002c80:	40020040 	.word	0x40020040
 8002c84:	40020058 	.word	0x40020058
 8002c88:	40020070 	.word	0x40020070
 8002c8c:	40020088 	.word	0x40020088
 8002c90:	400200a0 	.word	0x400200a0
 8002c94:	400200b8 	.word	0x400200b8
 8002c98:	40020410 	.word	0x40020410
 8002c9c:	40020428 	.word	0x40020428
 8002ca0:	40020440 	.word	0x40020440
 8002ca4:	40020458 	.word	0x40020458
 8002ca8:	40020470 	.word	0x40020470
 8002cac:	40020488 	.word	0x40020488
 8002cb0:	400204a0 	.word	0x400204a0
 8002cb4:	400204b8 	.word	0x400204b8
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 020a 	bic.w	r2, r2, #10
 8002cc6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f000 8097 	beq.w	8002e10 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002cea:	e091      	b.n	8002e10 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf0:	f003 031f 	and.w	r3, r3, #31
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 8088 	beq.w	8002e12 <HAL_DMA_IRQHandler+0xe0e>
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 8082 	beq.w	8002e12 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a41      	ldr	r2, [pc, #260]	@ (8002e18 <HAL_DMA_IRQHandler+0xe14>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d04a      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a3f      	ldr	r2, [pc, #252]	@ (8002e1c <HAL_DMA_IRQHandler+0xe18>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d045      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a3e      	ldr	r2, [pc, #248]	@ (8002e20 <HAL_DMA_IRQHandler+0xe1c>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d040      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a3c      	ldr	r2, [pc, #240]	@ (8002e24 <HAL_DMA_IRQHandler+0xe20>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d03b      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e28 <HAL_DMA_IRQHandler+0xe24>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d036      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a39      	ldr	r2, [pc, #228]	@ (8002e2c <HAL_DMA_IRQHandler+0xe28>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d031      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a38      	ldr	r2, [pc, #224]	@ (8002e30 <HAL_DMA_IRQHandler+0xe2c>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d02c      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a36      	ldr	r2, [pc, #216]	@ (8002e34 <HAL_DMA_IRQHandler+0xe30>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d027      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a35      	ldr	r2, [pc, #212]	@ (8002e38 <HAL_DMA_IRQHandler+0xe34>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d022      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a33      	ldr	r2, [pc, #204]	@ (8002e3c <HAL_DMA_IRQHandler+0xe38>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d01d      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a32      	ldr	r2, [pc, #200]	@ (8002e40 <HAL_DMA_IRQHandler+0xe3c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d018      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a30      	ldr	r2, [pc, #192]	@ (8002e44 <HAL_DMA_IRQHandler+0xe40>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d013      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a2f      	ldr	r2, [pc, #188]	@ (8002e48 <HAL_DMA_IRQHandler+0xe44>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d00e      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a2d      	ldr	r2, [pc, #180]	@ (8002e4c <HAL_DMA_IRQHandler+0xe48>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d009      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8002e50 <HAL_DMA_IRQHandler+0xe4c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d004      	beq.n	8002dae <HAL_DMA_IRQHandler+0xdaa>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a2a      	ldr	r2, [pc, #168]	@ (8002e54 <HAL_DMA_IRQHandler+0xe50>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d108      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0xdbc>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 021c 	bic.w	r2, r2, #28
 8002dbc:	601a      	str	r2, [r3, #0]
 8002dbe:	e007      	b.n	8002dd0 <HAL_DMA_IRQHandler+0xdcc>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 020e 	bic.w	r2, r2, #14
 8002dce:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	2201      	movs	r2, #1
 8002dda:	409a      	lsls	r2, r3
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2200      	movs	r2, #0
 8002df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d009      	beq.n	8002e12 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	4798      	blx	r3
 8002e06:	e004      	b.n	8002e12 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002e08:	bf00      	nop
 8002e0a:	e002      	b.n	8002e12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e0c:	bf00      	nop
 8002e0e:	e000      	b.n	8002e12 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002e10:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002e12:	3728      	adds	r7, #40	@ 0x28
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40020010 	.word	0x40020010
 8002e1c:	40020028 	.word	0x40020028
 8002e20:	40020040 	.word	0x40020040
 8002e24:	40020058 	.word	0x40020058
 8002e28:	40020070 	.word	0x40020070
 8002e2c:	40020088 	.word	0x40020088
 8002e30:	400200a0 	.word	0x400200a0
 8002e34:	400200b8 	.word	0x400200b8
 8002e38:	40020410 	.word	0x40020410
 8002e3c:	40020428 	.word	0x40020428
 8002e40:	40020440 	.word	0x40020440
 8002e44:	40020458 	.word	0x40020458
 8002e48:	40020470 	.word	0x40020470
 8002e4c:	40020488 	.word	0x40020488
 8002e50:	400204a0 	.word	0x400204a0
 8002e54:	400204b8 	.word	0x400204b8

08002e58 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b087      	sub	sp, #28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
 8002e64:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e6a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e70:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a7f      	ldr	r2, [pc, #508]	@ (8003074 <DMA_SetConfig+0x21c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d072      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a7d      	ldr	r2, [pc, #500]	@ (8003078 <DMA_SetConfig+0x220>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d06d      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a7c      	ldr	r2, [pc, #496]	@ (800307c <DMA_SetConfig+0x224>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d068      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a7a      	ldr	r2, [pc, #488]	@ (8003080 <DMA_SetConfig+0x228>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d063      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a79      	ldr	r2, [pc, #484]	@ (8003084 <DMA_SetConfig+0x22c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d05e      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a77      	ldr	r2, [pc, #476]	@ (8003088 <DMA_SetConfig+0x230>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d059      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a76      	ldr	r2, [pc, #472]	@ (800308c <DMA_SetConfig+0x234>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d054      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a74      	ldr	r2, [pc, #464]	@ (8003090 <DMA_SetConfig+0x238>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d04f      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a73      	ldr	r2, [pc, #460]	@ (8003094 <DMA_SetConfig+0x23c>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d04a      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a71      	ldr	r2, [pc, #452]	@ (8003098 <DMA_SetConfig+0x240>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d045      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a70      	ldr	r2, [pc, #448]	@ (800309c <DMA_SetConfig+0x244>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d040      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a6e      	ldr	r2, [pc, #440]	@ (80030a0 <DMA_SetConfig+0x248>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d03b      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a6d      	ldr	r2, [pc, #436]	@ (80030a4 <DMA_SetConfig+0x24c>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d036      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a6b      	ldr	r2, [pc, #428]	@ (80030a8 <DMA_SetConfig+0x250>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d031      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a6a      	ldr	r2, [pc, #424]	@ (80030ac <DMA_SetConfig+0x254>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d02c      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a68      	ldr	r2, [pc, #416]	@ (80030b0 <DMA_SetConfig+0x258>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d027      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a67      	ldr	r2, [pc, #412]	@ (80030b4 <DMA_SetConfig+0x25c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d022      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a65      	ldr	r2, [pc, #404]	@ (80030b8 <DMA_SetConfig+0x260>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d01d      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a64      	ldr	r2, [pc, #400]	@ (80030bc <DMA_SetConfig+0x264>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d018      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a62      	ldr	r2, [pc, #392]	@ (80030c0 <DMA_SetConfig+0x268>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d013      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a61      	ldr	r2, [pc, #388]	@ (80030c4 <DMA_SetConfig+0x26c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d00e      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a5f      	ldr	r2, [pc, #380]	@ (80030c8 <DMA_SetConfig+0x270>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d009      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a5e      	ldr	r2, [pc, #376]	@ (80030cc <DMA_SetConfig+0x274>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d004      	beq.n	8002f62 <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a5c      	ldr	r2, [pc, #368]	@ (80030d0 <DMA_SetConfig+0x278>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d101      	bne.n	8002f66 <DMA_SetConfig+0x10e>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <DMA_SetConfig+0x110>
 8002f66:	2300      	movs	r3, #0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00d      	beq.n	8002f88 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002f74:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d004      	beq.n	8002f88 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002f86:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a39      	ldr	r2, [pc, #228]	@ (8003074 <DMA_SetConfig+0x21c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d04a      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a38      	ldr	r2, [pc, #224]	@ (8003078 <DMA_SetConfig+0x220>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d045      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a36      	ldr	r2, [pc, #216]	@ (800307c <DMA_SetConfig+0x224>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d040      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a35      	ldr	r2, [pc, #212]	@ (8003080 <DMA_SetConfig+0x228>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d03b      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a33      	ldr	r2, [pc, #204]	@ (8003084 <DMA_SetConfig+0x22c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d036      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a32      	ldr	r2, [pc, #200]	@ (8003088 <DMA_SetConfig+0x230>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d031      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a30      	ldr	r2, [pc, #192]	@ (800308c <DMA_SetConfig+0x234>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d02c      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8003090 <DMA_SetConfig+0x238>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d027      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a2d      	ldr	r2, [pc, #180]	@ (8003094 <DMA_SetConfig+0x23c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d022      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a2c      	ldr	r2, [pc, #176]	@ (8003098 <DMA_SetConfig+0x240>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d01d      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a2a      	ldr	r2, [pc, #168]	@ (800309c <DMA_SetConfig+0x244>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d018      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a29      	ldr	r2, [pc, #164]	@ (80030a0 <DMA_SetConfig+0x248>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d013      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a27      	ldr	r2, [pc, #156]	@ (80030a4 <DMA_SetConfig+0x24c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00e      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a26      	ldr	r2, [pc, #152]	@ (80030a8 <DMA_SetConfig+0x250>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d009      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a24      	ldr	r2, [pc, #144]	@ (80030ac <DMA_SetConfig+0x254>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d004      	beq.n	8003028 <DMA_SetConfig+0x1d0>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a23      	ldr	r2, [pc, #140]	@ (80030b0 <DMA_SetConfig+0x258>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d101      	bne.n	800302c <DMA_SetConfig+0x1d4>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <DMA_SetConfig+0x1d6>
 800302c:	2300      	movs	r3, #0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d059      	beq.n	80030e6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	223f      	movs	r2, #63	@ 0x3f
 800303c:	409a      	lsls	r2, r3
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003050:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b40      	cmp	r3, #64	@ 0x40
 8003060:	d138      	bne.n	80030d4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68ba      	ldr	r2, [r7, #8]
 8003070:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003072:	e086      	b.n	8003182 <DMA_SetConfig+0x32a>
 8003074:	40020010 	.word	0x40020010
 8003078:	40020028 	.word	0x40020028
 800307c:	40020040 	.word	0x40020040
 8003080:	40020058 	.word	0x40020058
 8003084:	40020070 	.word	0x40020070
 8003088:	40020088 	.word	0x40020088
 800308c:	400200a0 	.word	0x400200a0
 8003090:	400200b8 	.word	0x400200b8
 8003094:	40020410 	.word	0x40020410
 8003098:	40020428 	.word	0x40020428
 800309c:	40020440 	.word	0x40020440
 80030a0:	40020458 	.word	0x40020458
 80030a4:	40020470 	.word	0x40020470
 80030a8:	40020488 	.word	0x40020488
 80030ac:	400204a0 	.word	0x400204a0
 80030b0:	400204b8 	.word	0x400204b8
 80030b4:	58025408 	.word	0x58025408
 80030b8:	5802541c 	.word	0x5802541c
 80030bc:	58025430 	.word	0x58025430
 80030c0:	58025444 	.word	0x58025444
 80030c4:	58025458 	.word	0x58025458
 80030c8:	5802546c 	.word	0x5802546c
 80030cc:	58025480 	.word	0x58025480
 80030d0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	60da      	str	r2, [r3, #12]
}
 80030e4:	e04d      	b.n	8003182 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a29      	ldr	r2, [pc, #164]	@ (8003190 <DMA_SetConfig+0x338>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d022      	beq.n	8003136 <DMA_SetConfig+0x2de>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a27      	ldr	r2, [pc, #156]	@ (8003194 <DMA_SetConfig+0x33c>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d01d      	beq.n	8003136 <DMA_SetConfig+0x2de>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a26      	ldr	r2, [pc, #152]	@ (8003198 <DMA_SetConfig+0x340>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d018      	beq.n	8003136 <DMA_SetConfig+0x2de>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a24      	ldr	r2, [pc, #144]	@ (800319c <DMA_SetConfig+0x344>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d013      	beq.n	8003136 <DMA_SetConfig+0x2de>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a23      	ldr	r2, [pc, #140]	@ (80031a0 <DMA_SetConfig+0x348>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d00e      	beq.n	8003136 <DMA_SetConfig+0x2de>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a21      	ldr	r2, [pc, #132]	@ (80031a4 <DMA_SetConfig+0x34c>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d009      	beq.n	8003136 <DMA_SetConfig+0x2de>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a20      	ldr	r2, [pc, #128]	@ (80031a8 <DMA_SetConfig+0x350>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d004      	beq.n	8003136 <DMA_SetConfig+0x2de>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a1e      	ldr	r2, [pc, #120]	@ (80031ac <DMA_SetConfig+0x354>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d101      	bne.n	800313a <DMA_SetConfig+0x2e2>
 8003136:	2301      	movs	r3, #1
 8003138:	e000      	b.n	800313c <DMA_SetConfig+0x2e4>
 800313a:	2300      	movs	r3, #0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d020      	beq.n	8003182 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003144:	f003 031f 	and.w	r3, r3, #31
 8003148:	2201      	movs	r2, #1
 800314a:	409a      	lsls	r2, r3
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b40      	cmp	r3, #64	@ 0x40
 800315e:	d108      	bne.n	8003172 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	60da      	str	r2, [r3, #12]
}
 8003170:	e007      	b.n	8003182 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	60da      	str	r2, [r3, #12]
}
 8003182:	bf00      	nop
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	58025408 	.word	0x58025408
 8003194:	5802541c 	.word	0x5802541c
 8003198:	58025430 	.word	0x58025430
 800319c:	58025444 	.word	0x58025444
 80031a0:	58025458 	.word	0x58025458
 80031a4:	5802546c 	.word	0x5802546c
 80031a8:	58025480 	.word	0x58025480
 80031ac:	58025494 	.word	0x58025494

080031b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a42      	ldr	r2, [pc, #264]	@ (80032c8 <DMA_CalcBaseAndBitshift+0x118>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d04a      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a41      	ldr	r2, [pc, #260]	@ (80032cc <DMA_CalcBaseAndBitshift+0x11c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d045      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a3f      	ldr	r2, [pc, #252]	@ (80032d0 <DMA_CalcBaseAndBitshift+0x120>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d040      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a3e      	ldr	r2, [pc, #248]	@ (80032d4 <DMA_CalcBaseAndBitshift+0x124>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d03b      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a3c      	ldr	r2, [pc, #240]	@ (80032d8 <DMA_CalcBaseAndBitshift+0x128>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d036      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a3b      	ldr	r2, [pc, #236]	@ (80032dc <DMA_CalcBaseAndBitshift+0x12c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d031      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a39      	ldr	r2, [pc, #228]	@ (80032e0 <DMA_CalcBaseAndBitshift+0x130>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d02c      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a38      	ldr	r2, [pc, #224]	@ (80032e4 <DMA_CalcBaseAndBitshift+0x134>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d027      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a36      	ldr	r2, [pc, #216]	@ (80032e8 <DMA_CalcBaseAndBitshift+0x138>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d022      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a35      	ldr	r2, [pc, #212]	@ (80032ec <DMA_CalcBaseAndBitshift+0x13c>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d01d      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a33      	ldr	r2, [pc, #204]	@ (80032f0 <DMA_CalcBaseAndBitshift+0x140>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d018      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a32      	ldr	r2, [pc, #200]	@ (80032f4 <DMA_CalcBaseAndBitshift+0x144>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d013      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a30      	ldr	r2, [pc, #192]	@ (80032f8 <DMA_CalcBaseAndBitshift+0x148>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d00e      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a2f      	ldr	r2, [pc, #188]	@ (80032fc <DMA_CalcBaseAndBitshift+0x14c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d009      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a2d      	ldr	r2, [pc, #180]	@ (8003300 <DMA_CalcBaseAndBitshift+0x150>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d004      	beq.n	8003258 <DMA_CalcBaseAndBitshift+0xa8>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a2c      	ldr	r2, [pc, #176]	@ (8003304 <DMA_CalcBaseAndBitshift+0x154>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d101      	bne.n	800325c <DMA_CalcBaseAndBitshift+0xac>
 8003258:	2301      	movs	r3, #1
 800325a:	e000      	b.n	800325e <DMA_CalcBaseAndBitshift+0xae>
 800325c:	2300      	movs	r3, #0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d024      	beq.n	80032ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	3b10      	subs	r3, #16
 800326a:	4a27      	ldr	r2, [pc, #156]	@ (8003308 <DMA_CalcBaseAndBitshift+0x158>)
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	091b      	lsrs	r3, r3, #4
 8003272:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	4a24      	ldr	r2, [pc, #144]	@ (800330c <DMA_CalcBaseAndBitshift+0x15c>)
 800327c:	5cd3      	ldrb	r3, [r2, r3]
 800327e:	461a      	mov	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2b03      	cmp	r3, #3
 8003288:	d908      	bls.n	800329c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	4b1f      	ldr	r3, [pc, #124]	@ (8003310 <DMA_CalcBaseAndBitshift+0x160>)
 8003292:	4013      	ands	r3, r2
 8003294:	1d1a      	adds	r2, r3, #4
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	659a      	str	r2, [r3, #88]	@ 0x58
 800329a:	e00d      	b.n	80032b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	461a      	mov	r2, r3
 80032a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003310 <DMA_CalcBaseAndBitshift+0x160>)
 80032a4:	4013      	ands	r3, r2
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80032aa:	e005      	b.n	80032b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3714      	adds	r7, #20
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr
 80032c8:	40020010 	.word	0x40020010
 80032cc:	40020028 	.word	0x40020028
 80032d0:	40020040 	.word	0x40020040
 80032d4:	40020058 	.word	0x40020058
 80032d8:	40020070 	.word	0x40020070
 80032dc:	40020088 	.word	0x40020088
 80032e0:	400200a0 	.word	0x400200a0
 80032e4:	400200b8 	.word	0x400200b8
 80032e8:	40020410 	.word	0x40020410
 80032ec:	40020428 	.word	0x40020428
 80032f0:	40020440 	.word	0x40020440
 80032f4:	40020458 	.word	0x40020458
 80032f8:	40020470 	.word	0x40020470
 80032fc:	40020488 	.word	0x40020488
 8003300:	400204a0 	.word	0x400204a0
 8003304:	400204b8 	.word	0x400204b8
 8003308:	aaaaaaab 	.word	0xaaaaaaab
 800330c:	08007978 	.word	0x08007978
 8003310:	fffffc00 	.word	0xfffffc00

08003314 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800331c:	2300      	movs	r3, #0
 800331e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d120      	bne.n	800336a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332c:	2b03      	cmp	r3, #3
 800332e:	d858      	bhi.n	80033e2 <DMA_CheckFifoParam+0xce>
 8003330:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <DMA_CheckFifoParam+0x24>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	08003349 	.word	0x08003349
 800333c:	0800335b 	.word	0x0800335b
 8003340:	08003349 	.word	0x08003349
 8003344:	080033e3 	.word	0x080033e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d048      	beq.n	80033e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003358:	e045      	b.n	80033e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003362:	d142      	bne.n	80033ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003368:	e03f      	b.n	80033ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003372:	d123      	bne.n	80033bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	2b03      	cmp	r3, #3
 800337a:	d838      	bhi.n	80033ee <DMA_CheckFifoParam+0xda>
 800337c:	a201      	add	r2, pc, #4	@ (adr r2, 8003384 <DMA_CheckFifoParam+0x70>)
 800337e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003382:	bf00      	nop
 8003384:	08003395 	.word	0x08003395
 8003388:	0800339b 	.word	0x0800339b
 800338c:	08003395 	.word	0x08003395
 8003390:	080033ad 	.word	0x080033ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
        break;
 8003398:	e030      	b.n	80033fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d025      	beq.n	80033f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80033aa:	e022      	b.n	80033f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033b4:	d11f      	bne.n	80033f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80033ba:	e01c      	b.n	80033f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d902      	bls.n	80033ca <DMA_CheckFifoParam+0xb6>
 80033c4:	2b03      	cmp	r3, #3
 80033c6:	d003      	beq.n	80033d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80033c8:	e018      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	73fb      	strb	r3, [r7, #15]
        break;
 80033ce:	e015      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00e      	beq.n	80033fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
    break;
 80033e0:	e00b      	b.n	80033fa <DMA_CheckFifoParam+0xe6>
        break;
 80033e2:	bf00      	nop
 80033e4:	e00a      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        break;
 80033e6:	bf00      	nop
 80033e8:	e008      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        break;
 80033ea:	bf00      	nop
 80033ec:	e006      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        break;
 80033ee:	bf00      	nop
 80033f0:	e004      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        break;
 80033f2:	bf00      	nop
 80033f4:	e002      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
        break;
 80033f6:	bf00      	nop
 80033f8:	e000      	b.n	80033fc <DMA_CheckFifoParam+0xe8>
    break;
 80033fa:	bf00      	nop
    }
  }

  return status;
 80033fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop

0800340c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a38      	ldr	r2, [pc, #224]	@ (8003500 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d022      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a36      	ldr	r2, [pc, #216]	@ (8003504 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d01d      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a35      	ldr	r2, [pc, #212]	@ (8003508 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d018      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a33      	ldr	r2, [pc, #204]	@ (800350c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d013      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a32      	ldr	r2, [pc, #200]	@ (8003510 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d00e      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a30      	ldr	r2, [pc, #192]	@ (8003514 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d009      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a2f      	ldr	r2, [pc, #188]	@ (8003518 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d004      	beq.n	800346a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a2d      	ldr	r2, [pc, #180]	@ (800351c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d101      	bne.n	800346e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800346a:	2301      	movs	r3, #1
 800346c:	e000      	b.n	8003470 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800346e:	2300      	movs	r3, #0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d01a      	beq.n	80034aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	b2db      	uxtb	r3, r3
 800347a:	3b08      	subs	r3, #8
 800347c:	4a28      	ldr	r2, [pc, #160]	@ (8003520 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800347e:	fba2 2303 	umull	r2, r3, r2, r3
 8003482:	091b      	lsrs	r3, r3, #4
 8003484:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003486:	68fa      	ldr	r2, [r7, #12]
 8003488:	4b26      	ldr	r3, [pc, #152]	@ (8003524 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800348a:	4413      	add	r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	461a      	mov	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a24      	ldr	r2, [pc, #144]	@ (8003528 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003498:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	2201      	movs	r2, #1
 80034a2:	409a      	lsls	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80034a8:	e024      	b.n	80034f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	3b10      	subs	r3, #16
 80034b2:	4a1e      	ldr	r2, [pc, #120]	@ (800352c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80034b4:	fba2 2303 	umull	r2, r3, r2, r3
 80034b8:	091b      	lsrs	r3, r3, #4
 80034ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	4a1c      	ldr	r2, [pc, #112]	@ (8003530 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d806      	bhi.n	80034d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003534 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d902      	bls.n	80034d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	3308      	adds	r3, #8
 80034d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	4b18      	ldr	r3, [pc, #96]	@ (8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80034d6:	4413      	add	r3, r2
 80034d8:	009b      	lsls	r3, r3, #2
 80034da:	461a      	mov	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a16      	ldr	r2, [pc, #88]	@ (800353c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80034e4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f003 031f 	and.w	r3, r3, #31
 80034ec:	2201      	movs	r2, #1
 80034ee:	409a      	lsls	r2, r3
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80034f4:	bf00      	nop
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	58025408 	.word	0x58025408
 8003504:	5802541c 	.word	0x5802541c
 8003508:	58025430 	.word	0x58025430
 800350c:	58025444 	.word	0x58025444
 8003510:	58025458 	.word	0x58025458
 8003514:	5802546c 	.word	0x5802546c
 8003518:	58025480 	.word	0x58025480
 800351c:	58025494 	.word	0x58025494
 8003520:	cccccccd 	.word	0xcccccccd
 8003524:	16009600 	.word	0x16009600
 8003528:	58025880 	.word	0x58025880
 800352c:	aaaaaaab 	.word	0xaaaaaaab
 8003530:	400204b8 	.word	0x400204b8
 8003534:	4002040f 	.word	0x4002040f
 8003538:	10008200 	.word	0x10008200
 800353c:	40020880 	.word	0x40020880

08003540 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	b2db      	uxtb	r3, r3
 800354e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d04a      	beq.n	80035ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2b08      	cmp	r3, #8
 800355a:	d847      	bhi.n	80035ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a25      	ldr	r2, [pc, #148]	@ (80035f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d022      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a24      	ldr	r2, [pc, #144]	@ (80035fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d01d      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a22      	ldr	r2, [pc, #136]	@ (8003600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d018      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a21      	ldr	r2, [pc, #132]	@ (8003604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d013      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1f      	ldr	r2, [pc, #124]	@ (8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d00e      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a1e      	ldr	r2, [pc, #120]	@ (800360c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d009      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a1c      	ldr	r2, [pc, #112]	@ (8003610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d004      	beq.n	80035ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003614 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d101      	bne.n	80035b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80035ac:	2301      	movs	r3, #1
 80035ae:	e000      	b.n	80035b2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80035b0:	2300      	movs	r3, #0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	4b17      	ldr	r3, [pc, #92]	@ (8003618 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	461a      	mov	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a15      	ldr	r2, [pc, #84]	@ (800361c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80035c8:	671a      	str	r2, [r3, #112]	@ 0x70
 80035ca:	e009      	b.n	80035e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4b14      	ldr	r3, [pc, #80]	@ (8003620 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80035d0:	4413      	add	r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	461a      	mov	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4a11      	ldr	r2, [pc, #68]	@ (8003624 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80035de:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	2201      	movs	r2, #1
 80035e6:	409a      	lsls	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80035ec:	bf00      	nop
 80035ee:	3714      	adds	r7, #20
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr
 80035f8:	58025408 	.word	0x58025408
 80035fc:	5802541c 	.word	0x5802541c
 8003600:	58025430 	.word	0x58025430
 8003604:	58025444 	.word	0x58025444
 8003608:	58025458 	.word	0x58025458
 800360c:	5802546c 	.word	0x5802546c
 8003610:	58025480 	.word	0x58025480
 8003614:	58025494 	.word	0x58025494
 8003618:	1600963f 	.word	0x1600963f
 800361c:	58025940 	.word	0x58025940
 8003620:	1000823f 	.word	0x1000823f
 8003624:	40020940 	.word	0x40020940

08003628 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003628:	b480      	push	{r7}
 800362a:	b089      	sub	sp, #36	@ 0x24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003636:	4b89      	ldr	r3, [pc, #548]	@ (800385c <HAL_GPIO_Init+0x234>)
 8003638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800363a:	e194      	b.n	8003966 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	2101      	movs	r1, #1
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	4013      	ands	r3, r2
 800364a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f000 8186 	beq.w	8003960 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b01      	cmp	r3, #1
 800365e:	d005      	beq.n	800366c <HAL_GPIO_Init+0x44>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 0303 	and.w	r3, r3, #3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d130      	bne.n	80036ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	2203      	movs	r2, #3
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	68da      	ldr	r2, [r3, #12]
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	005b      	lsls	r3, r3, #1
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4313      	orrs	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036a2:	2201      	movs	r2, #1
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	43db      	mvns	r3, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4013      	ands	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	091b      	lsrs	r3, r3, #4
 80036b8:	f003 0201 	and.w	r2, r3, #1
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d017      	beq.n	800370a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	2203      	movs	r2, #3
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	43db      	mvns	r3, r3
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	4013      	ands	r3, r2
 80036f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4313      	orrs	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f003 0303 	and.w	r3, r3, #3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d123      	bne.n	800375e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	08da      	lsrs	r2, r3, #3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3208      	adds	r2, #8
 800371e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	220f      	movs	r2, #15
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43db      	mvns	r3, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4013      	ands	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	08da      	lsrs	r2, r3, #3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	3208      	adds	r2, #8
 8003758:	69b9      	ldr	r1, [r7, #24]
 800375a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	2203      	movs	r2, #3
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43db      	mvns	r3, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4013      	ands	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f003 0203 	and.w	r2, r3, #3
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	69ba      	ldr	r2, [r7, #24]
 8003790:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 80e0 	beq.w	8003960 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037a0:	4b2f      	ldr	r3, [pc, #188]	@ (8003860 <HAL_GPIO_Init+0x238>)
 80037a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003860 <HAL_GPIO_Init+0x238>)
 80037a8:	f043 0302 	orr.w	r3, r3, #2
 80037ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80037b0:	4b2b      	ldr	r3, [pc, #172]	@ (8003860 <HAL_GPIO_Init+0x238>)
 80037b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037b6:	f003 0302 	and.w	r3, r3, #2
 80037ba:	60fb      	str	r3, [r7, #12]
 80037bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037be:	4a29      	ldr	r2, [pc, #164]	@ (8003864 <HAL_GPIO_Init+0x23c>)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	089b      	lsrs	r3, r3, #2
 80037c4:	3302      	adds	r3, #2
 80037c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	220f      	movs	r2, #15
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a20      	ldr	r2, [pc, #128]	@ (8003868 <HAL_GPIO_Init+0x240>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d052      	beq.n	8003890 <HAL_GPIO_Init+0x268>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a1f      	ldr	r2, [pc, #124]	@ (800386c <HAL_GPIO_Init+0x244>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d031      	beq.n	8003856 <HAL_GPIO_Init+0x22e>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003870 <HAL_GPIO_Init+0x248>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d02b      	beq.n	8003852 <HAL_GPIO_Init+0x22a>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003874 <HAL_GPIO_Init+0x24c>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d025      	beq.n	800384e <HAL_GPIO_Init+0x226>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a1c      	ldr	r2, [pc, #112]	@ (8003878 <HAL_GPIO_Init+0x250>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d01f      	beq.n	800384a <HAL_GPIO_Init+0x222>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a1b      	ldr	r2, [pc, #108]	@ (800387c <HAL_GPIO_Init+0x254>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d019      	beq.n	8003846 <HAL_GPIO_Init+0x21e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	4a1a      	ldr	r2, [pc, #104]	@ (8003880 <HAL_GPIO_Init+0x258>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d013      	beq.n	8003842 <HAL_GPIO_Init+0x21a>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a19      	ldr	r2, [pc, #100]	@ (8003884 <HAL_GPIO_Init+0x25c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d00d      	beq.n	800383e <HAL_GPIO_Init+0x216>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a18      	ldr	r2, [pc, #96]	@ (8003888 <HAL_GPIO_Init+0x260>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d007      	beq.n	800383a <HAL_GPIO_Init+0x212>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a17      	ldr	r2, [pc, #92]	@ (800388c <HAL_GPIO_Init+0x264>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d101      	bne.n	8003836 <HAL_GPIO_Init+0x20e>
 8003832:	2309      	movs	r3, #9
 8003834:	e02d      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 8003836:	230a      	movs	r3, #10
 8003838:	e02b      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 800383a:	2308      	movs	r3, #8
 800383c:	e029      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 800383e:	2307      	movs	r3, #7
 8003840:	e027      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 8003842:	2306      	movs	r3, #6
 8003844:	e025      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 8003846:	2305      	movs	r3, #5
 8003848:	e023      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 800384a:	2304      	movs	r3, #4
 800384c:	e021      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 800384e:	2303      	movs	r3, #3
 8003850:	e01f      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 8003852:	2302      	movs	r3, #2
 8003854:	e01d      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 8003856:	2301      	movs	r3, #1
 8003858:	e01b      	b.n	8003892 <HAL_GPIO_Init+0x26a>
 800385a:	bf00      	nop
 800385c:	58000080 	.word	0x58000080
 8003860:	58024400 	.word	0x58024400
 8003864:	58000400 	.word	0x58000400
 8003868:	58020000 	.word	0x58020000
 800386c:	58020400 	.word	0x58020400
 8003870:	58020800 	.word	0x58020800
 8003874:	58020c00 	.word	0x58020c00
 8003878:	58021000 	.word	0x58021000
 800387c:	58021400 	.word	0x58021400
 8003880:	58021800 	.word	0x58021800
 8003884:	58021c00 	.word	0x58021c00
 8003888:	58022000 	.word	0x58022000
 800388c:	58022400 	.word	0x58022400
 8003890:	2300      	movs	r3, #0
 8003892:	69fa      	ldr	r2, [r7, #28]
 8003894:	f002 0203 	and.w	r2, r2, #3
 8003898:	0092      	lsls	r2, r2, #2
 800389a:	4093      	lsls	r3, r2
 800389c:	69ba      	ldr	r2, [r7, #24]
 800389e:	4313      	orrs	r3, r2
 80038a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038a2:	4938      	ldr	r1, [pc, #224]	@ (8003984 <HAL_GPIO_Init+0x35c>)
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	089b      	lsrs	r3, r3, #2
 80038a8:	3302      	adds	r3, #2
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	43db      	mvns	r3, r3
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	4013      	ands	r3, r2
 80038c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80038d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80038de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	43db      	mvns	r3, r3
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	4013      	ands	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003904:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800390c:	697b      	ldr	r3, [r7, #20]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	43db      	mvns	r3, r3
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	4013      	ands	r3, r2
 800391a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d003      	beq.n	8003930 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	4313      	orrs	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	43db      	mvns	r3, r3
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4013      	ands	r3, r2
 8003944:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	4313      	orrs	r3, r2
 8003958:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	3301      	adds	r3, #1
 8003964:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	fa22 f303 	lsr.w	r3, r2, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	f47f ae63 	bne.w	800363c <HAL_GPIO_Init+0x14>
  }
}
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	3724      	adds	r7, #36	@ 0x24
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	58000400 	.word	0x58000400

08003988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	807b      	strh	r3, [r7, #2]
 8003994:	4613      	mov	r3, r2
 8003996:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003998:	787b      	ldrb	r3, [r7, #1]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800399e:	887a      	ldrh	r2, [r7, #2]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80039a4:	e003      	b.n	80039ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80039a6:	887b      	ldrh	r3, [r7, #2]
 80039a8:	041a      	lsls	r2, r3, #16
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	619a      	str	r2, [r3, #24]
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80039ba:	b480      	push	{r7}
 80039bc:	b085      	sub	sp, #20
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	460b      	mov	r3, r1
 80039c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	695b      	ldr	r3, [r3, #20]
 80039ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039cc:	887a      	ldrh	r2, [r7, #2]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4013      	ands	r3, r2
 80039d2:	041a      	lsls	r2, r3, #16
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	43d9      	mvns	r1, r3
 80039d8:	887b      	ldrh	r3, [r7, #2]
 80039da:	400b      	ands	r3, r1
 80039dc:	431a      	orrs	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	619a      	str	r2, [r3, #24]
}
 80039e2:	bf00      	nop
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
	...

080039f0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b088      	sub	sp, #32
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e10d      	b.n	8003c1e <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d106      	bne.n	8003a1c <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fc fe0c 	bl	8000634 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d107      	bne.n	8003a42 <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0201 	bic.w	r2, r2, #1
 8003a40:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2200      	movs	r2, #0
 8003a48:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d008      	beq.n	8003a64 <HAL_I2S_Init+0x74>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b06      	cmp	r3, #6
 8003a58:	d004      	beq.n	8003a64 <HAL_I2S_Init+0x74>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b0a      	cmp	r3, #10
 8003a60:	f040 8087 	bne.w	8003b72 <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	695b      	ldr	r3, [r3, #20]
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d05a      	beq.n	8003b22 <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 8003a74:	2302      	movs	r3, #2
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e001      	b.n	8003a7e <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	2b30      	cmp	r3, #48	@ 0x30
 8003a84:	d003      	beq.n	8003a8e <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8003a8a:	2bb0      	cmp	r3, #176	@ 0xb0
 8003a8c:	d102      	bne.n	8003a94 <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	60fb      	str	r3, [r7, #12]
 8003a92:	e001      	b.n	8003a98 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 8003a94:	2300      	movs	r3, #0
 8003a96:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8003a98:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003a9c:	f04f 0100 	mov.w	r1, #0
 8003aa0:	f002 fc36 	bl	8006310 <HAL_RCCEx_GetPeriphCLKFreq>
 8003aa4:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aae:	d113      	bne.n	8003ad8 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003ab0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	005b      	lsls	r3, r3, #1
 8003ac8:	461a      	mov	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	695b      	ldr	r3, [r3, #20]
 8003ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad2:	3305      	adds	r3, #5
 8003ad4:	613b      	str	r3, [r7, #16]
 8003ad6:	e014      	b.n	8003b02 <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8003ad8:	2220      	movs	r2, #32
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	fb02 f303 	mul.w	r3, r2, r3
 8003ae6:	68ba      	ldr	r2, [r7, #8]
 8003ae8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003aec:	4613      	mov	r3, r2
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	4413      	add	r3, r2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	461a      	mov	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afe:	3305      	adds	r3, #5
 8003b00:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	4a48      	ldr	r2, [pc, #288]	@ (8003c28 <HAL_I2S_Init+0x238>)
 8003b06:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0a:	08db      	lsrs	r3, r3, #3
 8003b0c:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	085b      	lsrs	r3, r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	e003      	b.n	8003b2a <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8003b22:	2302      	movs	r3, #2
 8003b24:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8003b26:	2300      	movs	r3, #0
 8003b28:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d102      	bne.n	8003b36 <HAL_I2S_Init+0x146>
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d002      	beq.n	8003b3c <HAL_I2S_Init+0x14c>
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	2bff      	cmp	r3, #255	@ 0xff
 8003b3a:	d907      	bls.n	8003b4c <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b40:	f043 0210 	orr.w	r2, r3, #16
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e068      	b.n	8003c1e <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 8003b52:	2301      	movs	r3, #1
 8003b54:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b5c:	4b33      	ldr	r3, [pc, #204]	@ (8003c2c <HAL_I2S_Init+0x23c>)
 8003b5e:	4013      	ands	r3, r2
 8003b60:	69fa      	ldr	r2, [r7, #28]
 8003b62:	0411      	lsls	r1, r2, #16
 8003b64:	69ba      	ldr	r2, [r7, #24]
 8003b66:	0612      	lsls	r2, r2, #24
 8003b68:	4311      	orrs	r1, r2
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6812      	ldr	r2, [r2, #0]
 8003b6e:	430b      	orrs	r3, r1
 8003b70:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b78:	4b2d      	ldr	r3, [pc, #180]	@ (8003c30 <HAL_I2S_Init+0x240>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6851      	ldr	r1, [r2, #4]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6892      	ldr	r2, [r2, #8]
 8003b84:	4311      	orrs	r1, r2
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68d2      	ldr	r2, [r2, #12]
 8003b8a:	4311      	orrs	r1, r2
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6992      	ldr	r2, [r2, #24]
 8003b90:	4311      	orrs	r1, r2
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	6a12      	ldr	r2, [r2, #32]
 8003b96:	4311      	orrs	r1, r2
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b9c:	4311      	orrs	r1, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6912      	ldr	r2, [r2, #16]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f042 0201 	orr.w	r2, r2, #1
 8003bae:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f640 72f8 	movw	r2, #4088	@ 0xff8
 8003bb8:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003bc8:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	69da      	ldr	r2, [r3, #28]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b04      	cmp	r3, #4
 8003be6:	d007      	beq.n	8003bf8 <HAL_I2S_Init+0x208>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	2b06      	cmp	r3, #6
 8003bee:	d003      	beq.n	8003bf8 <HAL_I2S_Init+0x208>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	2b0a      	cmp	r3, #10
 8003bf6:	d10a      	bne.n	8003c0e <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3720      	adds	r7, #32
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	cccccccd 	.word	0xcccccccd
 8003c2c:	fe00ffff 	.word	0xfe00ffff
 8003c30:	fdff9040 	.word	0xfdff9040

08003c34 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <HAL_I2S_Receive_DMA+0x1e>
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2S_Receive_DMA+0x22>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e086      	b.n	8003d64 <HAL_I2S_Receive_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d001      	beq.n	8003c66 <HAL_I2S_Receive_DMA+0x32>
  {
    return HAL_BUSY;
 8003c62:	2302      	movs	r3, #2
 8003c64:	e07e      	b.n	8003d64 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d101      	bne.n	8003c76 <HAL_I2S_Receive_DMA+0x42>
 8003c72:	2302      	movs	r3, #2
 8003c74:	e076      	b.n	8003d64 <HAL_I2S_Receive_DMA+0x130>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2204      	movs	r2, #4
 8003c82:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pRxBuffPtr  = pData;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	68ba      	ldr	r2, [r7, #8]
 8003c90:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = Size;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	88fa      	ldrh	r2, [r7, #6]
 8003c96:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = Size;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	88fa      	ldrh	r2, [r7, #6]
 8003c9c:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Init field not used in handle to zero */
  hi2s->pTxBuffPtr  = NULL;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = (uint16_t)0UL;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	865a      	strh	r2, [r3, #50]	@ 0x32


  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8003d6c <HAL_I2S_Receive_DMA+0x138>)
 8003cb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8003d70 <HAL_I2S_Receive_DMA+0x13c>)
 8003cbe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8003d74 <HAL_I2S_Receive_DMA+0x140>)
 8003cc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	3330      	adds	r3, #48	@ 0x30
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cd8:	461a      	mov	r2, r3
                                 hi2s->RxXferCount))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8003cde:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8003ce0:	f7fd fc08 	bl	80014f4 <HAL_DMA_Start_IT>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d011      	beq.n	8003d0e <HAL_I2S_Receive_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cee:	f043 0208 	orr.w	r2, r3, #8
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    errorcode = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hi2s);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return errorcode;
 8003d0a:	7dfb      	ldrb	r3, [r7, #23]
 8003d0c:	e02a      	b.n	8003d64 <HAL_I2S_Receive_DMA+0x130>
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d107      	bne.n	8003d2c <HAL_I2S_Receive_DMA+0xf8>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d2a:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d107      	bne.n	8003d4a <HAL_I2S_Receive_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0201 	orr.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d58:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 8003d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3718      	adds	r7, #24
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	08003e81 	.word	0x08003e81
 8003d70:	08003e3f 	.word	0x08003e3f
 8003d74:	08003e9d 	.word	0x08003e9d

08003d78 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d80:	2300      	movs	r3, #0
 8003d82:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  /* Disable the I2S Tx/Rx DMA requests */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d92:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003da2:	609a      	str	r2, [r3, #8]

  /* Abort the I2S DMA tx Stream/Channel */
  if (hi2s->hdmatx != NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00f      	beq.n	8003dcc <HAL_I2S_DMAStop+0x54>
  {
    /* Disable the I2S DMA tx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fd fe09 	bl	80019c8 <HAL_DMA_Abort>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_I2S_DMAStop+0x54>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dc0:	f043 0208 	orr.w	r2, r3, #8
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Abort the I2S DMA rx Stream/Channel */
  if (hi2s->hdmarx != NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00f      	beq.n	8003df4 <HAL_I2S_DMAStop+0x7c>
  {
    /* Disable the I2S DMA rx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fd fdf5 	bl	80019c8 <HAL_DMA_Abort>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d007      	beq.n	8003df4 <HAL_I2S_DMAStop+0x7c>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003de8:	f043 0208 	orr.w	r2, r3, #8
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f022 0201 	bic.w	r2, r2, #1
 8003e02:	601a      	str	r2, [r3, #0]

  hi2s->State = HAL_I2S_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return errorcode;
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b084      	sub	sp, #16
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4a:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69db      	ldr	r3, [r3, #28]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10e      	bne.n	8003e72 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689a      	ldr	r2, [r3, #8]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e62:	609a      	str	r2, [r3, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	875a      	strh	r2, [r3, #58]	@ 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7fc fb82 	bl	800057c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003e78:	bf00      	nop
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f7ff ffc1 	bl	8003e16 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003e94:	bf00      	nop
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8003eb8:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ed2:	f043 0208 	orr.w	r2, r3, #8
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f7ff ffa5 	bl	8003e2a <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003ef0:	4b19      	ldr	r3, [pc, #100]	@ (8003f58 <HAL_PWREx_ConfigSupply+0x70>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b04      	cmp	r3, #4
 8003efa:	d00a      	beq.n	8003f12 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003efc:	4b16      	ldr	r3, [pc, #88]	@ (8003f58 <HAL_PWREx_ConfigSupply+0x70>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	f003 0307 	and.w	r3, r3, #7
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d001      	beq.n	8003f0e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e01f      	b.n	8003f4e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e01d      	b.n	8003f4e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003f12:	4b11      	ldr	r3, [pc, #68]	@ (8003f58 <HAL_PWREx_ConfigSupply+0x70>)
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f023 0207 	bic.w	r2, r3, #7
 8003f1a:	490f      	ldr	r1, [pc, #60]	@ (8003f58 <HAL_PWREx_ConfigSupply+0x70>)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003f22:	f7fc fdc7 	bl	8000ab4 <HAL_GetTick>
 8003f26:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f28:	e009      	b.n	8003f3e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003f2a:	f7fc fdc3 	bl	8000ab4 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f38:	d901      	bls.n	8003f3e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e007      	b.n	8003f4e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f3e:	4b06      	ldr	r3, [pc, #24]	@ (8003f58 <HAL_PWREx_ConfigSupply+0x70>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f4a:	d1ee      	bne.n	8003f2a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	58024800 	.word	0x58024800

08003f5c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08c      	sub	sp, #48	@ 0x30
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d102      	bne.n	8003f70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f000 bc48 	b.w	8004800 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 8088 	beq.w	800408e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f7e:	4b99      	ldr	r3, [pc, #612]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f88:	4b96      	ldr	r3, [pc, #600]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f90:	2b10      	cmp	r3, #16
 8003f92:	d007      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x48>
 8003f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f96:	2b18      	cmp	r3, #24
 8003f98:	d111      	bne.n	8003fbe <HAL_RCC_OscConfig+0x62>
 8003f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9c:	f003 0303 	and.w	r3, r3, #3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d10c      	bne.n	8003fbe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa4:	4b8f      	ldr	r3, [pc, #572]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d06d      	beq.n	800408c <HAL_RCC_OscConfig+0x130>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d169      	bne.n	800408c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	f000 bc21 	b.w	8004800 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x7a>
 8003fc8:	4b86      	ldr	r3, [pc, #536]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a85      	ldr	r2, [pc, #532]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	e02e      	b.n	8004034 <HAL_RCC_OscConfig+0xd8>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x9c>
 8003fde:	4b81      	ldr	r3, [pc, #516]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a80      	ldr	r2, [pc, #512]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	4b7e      	ldr	r3, [pc, #504]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a7d      	ldr	r2, [pc, #500]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8003ff0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	e01d      	b.n	8004034 <HAL_RCC_OscConfig+0xd8>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004000:	d10c      	bne.n	800401c <HAL_RCC_OscConfig+0xc0>
 8004002:	4b78      	ldr	r3, [pc, #480]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a77      	ldr	r2, [pc, #476]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004008:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	4b75      	ldr	r3, [pc, #468]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a74      	ldr	r2, [pc, #464]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	e00b      	b.n	8004034 <HAL_RCC_OscConfig+0xd8>
 800401c:	4b71      	ldr	r3, [pc, #452]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a70      	ldr	r2, [pc, #448]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004026:	6013      	str	r3, [r2, #0]
 8004028:	4b6e      	ldr	r3, [pc, #440]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a6d      	ldr	r2, [pc, #436]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800402e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d013      	beq.n	8004064 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403c:	f7fc fd3a 	bl	8000ab4 <HAL_GetTick>
 8004040:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004042:	e008      	b.n	8004056 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004044:	f7fc fd36 	bl	8000ab4 <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b64      	cmp	r3, #100	@ 0x64
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e3d4      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004056:	4b63      	ldr	r3, [pc, #396]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f0      	beq.n	8004044 <HAL_RCC_OscConfig+0xe8>
 8004062:	e014      	b.n	800408e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fc fd26 	bl	8000ab4 <HAL_GetTick>
 8004068:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800406c:	f7fc fd22 	bl	8000ab4 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b64      	cmp	r3, #100	@ 0x64
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e3c0      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800407e:	4b59      	ldr	r3, [pc, #356]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f0      	bne.n	800406c <HAL_RCC_OscConfig+0x110>
 800408a:	e000      	b.n	800408e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800408c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 80ca 	beq.w	8004230 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800409c:	4b51      	ldr	r3, [pc, #324]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040a4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040a6:	4b4f      	ldr	r3, [pc, #316]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80040a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040aa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80040ac:	6a3b      	ldr	r3, [r7, #32]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d007      	beq.n	80040c2 <HAL_RCC_OscConfig+0x166>
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	2b18      	cmp	r3, #24
 80040b6:	d156      	bne.n	8004166 <HAL_RCC_OscConfig+0x20a>
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f003 0303 	and.w	r3, r3, #3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d151      	bne.n	8004166 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040c2:	4b48      	ldr	r3, [pc, #288]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d005      	beq.n	80040da <HAL_RCC_OscConfig+0x17e>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e392      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80040da:	4b42      	ldr	r3, [pc, #264]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f023 0219 	bic.w	r2, r3, #25
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	493f      	ldr	r1, [pc, #252]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ec:	f7fc fce2 	bl	8000ab4 <HAL_GetTick>
 80040f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f4:	f7fc fcde 	bl	8000ab4 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e37c      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004106:	4b37      	ldr	r3, [pc, #220]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0304 	and.w	r3, r3, #4
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004112:	f7fc fcff 	bl	8000b14 <HAL_GetREVID>
 8004116:	4603      	mov	r3, r0
 8004118:	f241 0203 	movw	r2, #4099	@ 0x1003
 800411c:	4293      	cmp	r3, r2
 800411e:	d817      	bhi.n	8004150 <HAL_RCC_OscConfig+0x1f4>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	2b40      	cmp	r3, #64	@ 0x40
 8004126:	d108      	bne.n	800413a <HAL_RCC_OscConfig+0x1de>
 8004128:	4b2e      	ldr	r3, [pc, #184]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004130:	4a2c      	ldr	r2, [pc, #176]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004136:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004138:	e07a      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800413a:	4b2a      	ldr	r3, [pc, #168]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	031b      	lsls	r3, r3, #12
 8004148:	4926      	ldr	r1, [pc, #152]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800414e:	e06f      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004150:	4b24      	ldr	r3, [pc, #144]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	061b      	lsls	r3, r3, #24
 800415e:	4921      	ldr	r1, [pc, #132]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004160:	4313      	orrs	r3, r2
 8004162:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004164:	e064      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d047      	beq.n	80041fe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800416e:	4b1d      	ldr	r3, [pc, #116]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f023 0219 	bic.w	r2, r3, #25
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	491a      	ldr	r1, [pc, #104]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800417c:	4313      	orrs	r3, r2
 800417e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004180:	f7fc fc98 	bl	8000ab4 <HAL_GetTick>
 8004184:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004188:	f7fc fc94 	bl	8000ab4 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e332      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800419a:	4b12      	ldr	r3, [pc, #72]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a6:	f7fc fcb5 	bl	8000b14 <HAL_GetREVID>
 80041aa:	4603      	mov	r3, r0
 80041ac:	f241 0203 	movw	r2, #4099	@ 0x1003
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d819      	bhi.n	80041e8 <HAL_RCC_OscConfig+0x28c>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	2b40      	cmp	r3, #64	@ 0x40
 80041ba:	d108      	bne.n	80041ce <HAL_RCC_OscConfig+0x272>
 80041bc:	4b09      	ldr	r3, [pc, #36]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80041c4:	4a07      	ldr	r2, [pc, #28]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80041c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041ca:	6053      	str	r3, [r2, #4]
 80041cc:	e030      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
 80041ce:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	031b      	lsls	r3, r3, #12
 80041dc:	4901      	ldr	r1, [pc, #4]	@ (80041e4 <HAL_RCC_OscConfig+0x288>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	604b      	str	r3, [r1, #4]
 80041e2:	e025      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
 80041e4:	58024400 	.word	0x58024400
 80041e8:	4b9a      	ldr	r3, [pc, #616]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	061b      	lsls	r3, r3, #24
 80041f6:	4997      	ldr	r1, [pc, #604]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	604b      	str	r3, [r1, #4]
 80041fc:	e018      	b.n	8004230 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fe:	4b95      	ldr	r3, [pc, #596]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a94      	ldr	r2, [pc, #592]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004204:	f023 0301 	bic.w	r3, r3, #1
 8004208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800420a:	f7fc fc53 	bl	8000ab4 <HAL_GetTick>
 800420e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004210:	e008      	b.n	8004224 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004212:	f7fc fc4f 	bl	8000ab4 <HAL_GetTick>
 8004216:	4602      	mov	r2, r0
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	1ad3      	subs	r3, r2, r3
 800421c:	2b02      	cmp	r3, #2
 800421e:	d901      	bls.n	8004224 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e2ed      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004224:	4b8b      	ldr	r3, [pc, #556]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d1f0      	bne.n	8004212 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	2b00      	cmp	r3, #0
 800423a:	f000 80a9 	beq.w	8004390 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800423e:	4b85      	ldr	r3, [pc, #532]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004246:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004248:	4b82      	ldr	r3, [pc, #520]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 800424a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d007      	beq.n	8004264 <HAL_RCC_OscConfig+0x308>
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	2b18      	cmp	r3, #24
 8004258:	d13a      	bne.n	80042d0 <HAL_RCC_OscConfig+0x374>
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d135      	bne.n	80042d0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004264:	4b7b      	ldr	r3, [pc, #492]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426c:	2b00      	cmp	r3, #0
 800426e:	d005      	beq.n	800427c <HAL_RCC_OscConfig+0x320>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	2b80      	cmp	r3, #128	@ 0x80
 8004276:	d001      	beq.n	800427c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e2c1      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800427c:	f7fc fc4a 	bl	8000b14 <HAL_GetREVID>
 8004280:	4603      	mov	r3, r0
 8004282:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004286:	4293      	cmp	r3, r2
 8004288:	d817      	bhi.n	80042ba <HAL_RCC_OscConfig+0x35e>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	2b20      	cmp	r3, #32
 8004290:	d108      	bne.n	80042a4 <HAL_RCC_OscConfig+0x348>
 8004292:	4b70      	ldr	r3, [pc, #448]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800429a:	4a6e      	ldr	r2, [pc, #440]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 800429c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80042a0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042a2:	e075      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042a4:	4b6b      	ldr	r3, [pc, #428]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	069b      	lsls	r3, r3, #26
 80042b2:	4968      	ldr	r1, [pc, #416]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042b8:	e06a      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042ba:	4b66      	ldr	r3, [pc, #408]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	061b      	lsls	r3, r3, #24
 80042c8:	4962      	ldr	r1, [pc, #392]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042ce:	e05f      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d042      	beq.n	800435e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80042d8:	4b5e      	ldr	r3, [pc, #376]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a5d      	ldr	r2, [pc, #372]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80042de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e4:	f7fc fbe6 	bl	8000ab4 <HAL_GetTick>
 80042e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042ea:	e008      	b.n	80042fe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80042ec:	f7fc fbe2 	bl	8000ab4 <HAL_GetTick>
 80042f0:	4602      	mov	r2, r0
 80042f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e280      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042fe:	4b55      	ldr	r3, [pc, #340]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004306:	2b00      	cmp	r3, #0
 8004308:	d0f0      	beq.n	80042ec <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800430a:	f7fc fc03 	bl	8000b14 <HAL_GetREVID>
 800430e:	4603      	mov	r3, r0
 8004310:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004314:	4293      	cmp	r3, r2
 8004316:	d817      	bhi.n	8004348 <HAL_RCC_OscConfig+0x3ec>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	2b20      	cmp	r3, #32
 800431e:	d108      	bne.n	8004332 <HAL_RCC_OscConfig+0x3d6>
 8004320:	4b4c      	ldr	r3, [pc, #304]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004328:	4a4a      	ldr	r2, [pc, #296]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 800432a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800432e:	6053      	str	r3, [r2, #4]
 8004330:	e02e      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
 8004332:	4b48      	ldr	r3, [pc, #288]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	069b      	lsls	r3, r3, #26
 8004340:	4944      	ldr	r1, [pc, #272]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004342:	4313      	orrs	r3, r2
 8004344:	604b      	str	r3, [r1, #4]
 8004346:	e023      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
 8004348:	4b42      	ldr	r3, [pc, #264]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	493f      	ldr	r1, [pc, #252]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004358:	4313      	orrs	r3, r2
 800435a:	60cb      	str	r3, [r1, #12]
 800435c:	e018      	b.n	8004390 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800435e:	4b3d      	ldr	r3, [pc, #244]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a3c      	ldr	r2, [pc, #240]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004368:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436a:	f7fc fba3 	bl	8000ab4 <HAL_GetTick>
 800436e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004370:	e008      	b.n	8004384 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004372:	f7fc fb9f 	bl	8000ab4 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d901      	bls.n	8004384 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	e23d      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004384:	4b33      	ldr	r3, [pc, #204]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1f0      	bne.n	8004372 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b00      	cmp	r3, #0
 800439a:	d036      	beq.n	800440a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d019      	beq.n	80043d8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043a4:	4b2b      	ldr	r3, [pc, #172]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80043a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b0:	f7fc fb80 	bl	8000ab4 <HAL_GetTick>
 80043b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b8:	f7fc fb7c 	bl	8000ab4 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e21a      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80043ca:	4b22      	ldr	r3, [pc, #136]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80043cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0x45c>
 80043d6:	e018      	b.n	800440a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80043da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e4:	f7fc fb66 	bl	8000ab4 <HAL_GetTick>
 80043e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043ea:	e008      	b.n	80043fe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ec:	f7fc fb62 	bl	8000ab4 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e200      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80043fe:	4b15      	ldr	r3, [pc, #84]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d039      	beq.n	800448a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d01c      	beq.n	8004458 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800441e:	4b0d      	ldr	r3, [pc, #52]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a0c      	ldr	r2, [pc, #48]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004424:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004428:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800442a:	f7fc fb43 	bl	8000ab4 <HAL_GetTick>
 800442e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004432:	f7fc fb3f 	bl	8000ab4 <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e1dd      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004444:	4b03      	ldr	r3, [pc, #12]	@ (8004454 <HAL_RCC_OscConfig+0x4f8>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x4d6>
 8004450:	e01b      	b.n	800448a <HAL_RCC_OscConfig+0x52e>
 8004452:	bf00      	nop
 8004454:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004458:	4b9b      	ldr	r3, [pc, #620]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a9a      	ldr	r2, [pc, #616]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800445e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004462:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004464:	f7fc fb26 	bl	8000ab4 <HAL_GetTick>
 8004468:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800446c:	f7fc fb22 	bl	8000ab4 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e1c0      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800447e:	4b92      	ldr	r3, [pc, #584]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0304 	and.w	r3, r3, #4
 8004492:	2b00      	cmp	r3, #0
 8004494:	f000 8081 	beq.w	800459a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004498:	4b8c      	ldr	r3, [pc, #560]	@ (80046cc <HAL_RCC_OscConfig+0x770>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a8b      	ldr	r2, [pc, #556]	@ (80046cc <HAL_RCC_OscConfig+0x770>)
 800449e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80044a4:	f7fc fb06 	bl	8000ab4 <HAL_GetTick>
 80044a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ac:	f7fc fb02 	bl	8000ab4 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b64      	cmp	r3, #100	@ 0x64
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e1a0      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80044be:	4b83      	ldr	r3, [pc, #524]	@ (80046cc <HAL_RCC_OscConfig+0x770>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0f0      	beq.n	80044ac <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d106      	bne.n	80044e0 <HAL_RCC_OscConfig+0x584>
 80044d2:	4b7d      	ldr	r3, [pc, #500]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d6:	4a7c      	ldr	r2, [pc, #496]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044d8:	f043 0301 	orr.w	r3, r3, #1
 80044dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80044de:	e02d      	b.n	800453c <HAL_RCC_OscConfig+0x5e0>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10c      	bne.n	8004502 <HAL_RCC_OscConfig+0x5a6>
 80044e8:	4b77      	ldr	r3, [pc, #476]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ec:	4a76      	ldr	r2, [pc, #472]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044ee:	f023 0301 	bic.w	r3, r3, #1
 80044f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80044f4:	4b74      	ldr	r3, [pc, #464]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f8:	4a73      	ldr	r2, [pc, #460]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80044fa:	f023 0304 	bic.w	r3, r3, #4
 80044fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004500:	e01c      	b.n	800453c <HAL_RCC_OscConfig+0x5e0>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2b05      	cmp	r3, #5
 8004508:	d10c      	bne.n	8004524 <HAL_RCC_OscConfig+0x5c8>
 800450a:	4b6f      	ldr	r3, [pc, #444]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800450c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450e:	4a6e      	ldr	r2, [pc, #440]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004510:	f043 0304 	orr.w	r3, r3, #4
 8004514:	6713      	str	r3, [r2, #112]	@ 0x70
 8004516:	4b6c      	ldr	r3, [pc, #432]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451a:	4a6b      	ldr	r2, [pc, #428]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	6713      	str	r3, [r2, #112]	@ 0x70
 8004522:	e00b      	b.n	800453c <HAL_RCC_OscConfig+0x5e0>
 8004524:	4b68      	ldr	r3, [pc, #416]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004528:	4a67      	ldr	r2, [pc, #412]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800452a:	f023 0301 	bic.w	r3, r3, #1
 800452e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004530:	4b65      	ldr	r3, [pc, #404]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004532:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004534:	4a64      	ldr	r2, [pc, #400]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004536:	f023 0304 	bic.w	r3, r3, #4
 800453a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d015      	beq.n	8004570 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004544:	f7fc fab6 	bl	8000ab4 <HAL_GetTick>
 8004548:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800454a:	e00a      	b.n	8004562 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800454c:	f7fc fab2 	bl	8000ab4 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e14e      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004562:	4b59      	ldr	r3, [pc, #356]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d0ee      	beq.n	800454c <HAL_RCC_OscConfig+0x5f0>
 800456e:	e014      	b.n	800459a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004570:	f7fc faa0 	bl	8000ab4 <HAL_GetTick>
 8004574:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004576:	e00a      	b.n	800458e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004578:	f7fc fa9c 	bl	8000ab4 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004586:	4293      	cmp	r3, r2
 8004588:	d901      	bls.n	800458e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e138      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800458e:	4b4e      	ldr	r3, [pc, #312]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004590:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004592:	f003 0302 	and.w	r3, r3, #2
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1ee      	bne.n	8004578 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f000 812d 	beq.w	80047fe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80045a4:	4b48      	ldr	r3, [pc, #288]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045ac:	2b18      	cmp	r3, #24
 80045ae:	f000 80bd 	beq.w	800472c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	f040 809e 	bne.w	80046f8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045bc:	4b42      	ldr	r3, [pc, #264]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a41      	ldr	r2, [pc, #260]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80045c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c8:	f7fc fa74 	bl	8000ab4 <HAL_GetTick>
 80045cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d0:	f7fc fa70 	bl	8000ab4 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e10e      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80045e2:	4b39      	ldr	r3, [pc, #228]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045ee:	4b36      	ldr	r3, [pc, #216]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80045f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80045f2:	4b37      	ldr	r3, [pc, #220]	@ (80046d0 <HAL_RCC_OscConfig+0x774>)
 80045f4:	4013      	ands	r3, r2
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80045fe:	0112      	lsls	r2, r2, #4
 8004600:	430a      	orrs	r2, r1
 8004602:	4931      	ldr	r1, [pc, #196]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004604:	4313      	orrs	r3, r2
 8004606:	628b      	str	r3, [r1, #40]	@ 0x28
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460c:	3b01      	subs	r3, #1
 800460e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004616:	3b01      	subs	r3, #1
 8004618:	025b      	lsls	r3, r3, #9
 800461a:	b29b      	uxth	r3, r3
 800461c:	431a      	orrs	r2, r3
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	3b01      	subs	r3, #1
 8004624:	041b      	lsls	r3, r3, #16
 8004626:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800462a:	431a      	orrs	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004630:	3b01      	subs	r3, #1
 8004632:	061b      	lsls	r3, r3, #24
 8004634:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004638:	4923      	ldr	r1, [pc, #140]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800463a:	4313      	orrs	r3, r2
 800463c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800463e:	4b22      	ldr	r3, [pc, #136]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004642:	4a21      	ldr	r2, [pc, #132]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004644:	f023 0301 	bic.w	r3, r3, #1
 8004648:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800464a:	4b1f      	ldr	r3, [pc, #124]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800464c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800464e:	4b21      	ldr	r3, [pc, #132]	@ (80046d4 <HAL_RCC_OscConfig+0x778>)
 8004650:	4013      	ands	r3, r2
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004656:	00d2      	lsls	r2, r2, #3
 8004658:	491b      	ldr	r1, [pc, #108]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800465a:	4313      	orrs	r3, r2
 800465c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800465e:	4b1a      	ldr	r3, [pc, #104]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004662:	f023 020c 	bic.w	r2, r3, #12
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800466a:	4917      	ldr	r1, [pc, #92]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800466c:	4313      	orrs	r3, r2
 800466e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004670:	4b15      	ldr	r3, [pc, #84]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	f023 0202 	bic.w	r2, r3, #2
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467c:	4912      	ldr	r1, [pc, #72]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800467e:	4313      	orrs	r3, r2
 8004680:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004682:	4b11      	ldr	r3, [pc, #68]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004686:	4a10      	ldr	r2, [pc, #64]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800468c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800468e:	4b0e      	ldr	r3, [pc, #56]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004692:	4a0d      	ldr	r2, [pc, #52]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 8004694:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004698:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800469a:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 800469c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469e:	4a0a      	ldr	r2, [pc, #40]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80046a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80046a6:	4b08      	ldr	r3, [pc, #32]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80046a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046aa:	4a07      	ldr	r2, [pc, #28]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80046ac:	f043 0301 	orr.w	r3, r3, #1
 80046b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046b2:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a04      	ldr	r2, [pc, #16]	@ (80046c8 <HAL_RCC_OscConfig+0x76c>)
 80046b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046be:	f7fc f9f9 	bl	8000ab4 <HAL_GetTick>
 80046c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046c4:	e011      	b.n	80046ea <HAL_RCC_OscConfig+0x78e>
 80046c6:	bf00      	nop
 80046c8:	58024400 	.word	0x58024400
 80046cc:	58024800 	.word	0x58024800
 80046d0:	fffffc0c 	.word	0xfffffc0c
 80046d4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046d8:	f7fc f9ec 	bl	8000ab4 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e08a      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80046ea:	4b47      	ldr	r3, [pc, #284]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0f0      	beq.n	80046d8 <HAL_RCC_OscConfig+0x77c>
 80046f6:	e082      	b.n	80047fe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046f8:	4b43      	ldr	r3, [pc, #268]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a42      	ldr	r2, [pc, #264]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80046fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004704:	f7fc f9d6 	bl	8000ab4 <HAL_GetTick>
 8004708:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800470c:	f7fc f9d2 	bl	8000ab4 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e070      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800471e:	4b3a      	ldr	r3, [pc, #232]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0x7b0>
 800472a:	e068      	b.n	80047fe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800472c:	4b36      	ldr	r3, [pc, #216]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 800472e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004730:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004732:	4b35      	ldr	r3, [pc, #212]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004736:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473c:	2b01      	cmp	r3, #1
 800473e:	d031      	beq.n	80047a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	f003 0203 	and.w	r2, r3, #3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800474a:	429a      	cmp	r2, r3
 800474c:	d12a      	bne.n	80047a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	091b      	lsrs	r3, r3, #4
 8004752:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800475a:	429a      	cmp	r2, r3
 800475c:	d122      	bne.n	80047a4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004768:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800476a:	429a      	cmp	r2, r3
 800476c:	d11a      	bne.n	80047a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	0a5b      	lsrs	r3, r3, #9
 8004772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800477a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800477c:	429a      	cmp	r2, r3
 800477e:	d111      	bne.n	80047a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	0c1b      	lsrs	r3, r3, #16
 8004784:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800478e:	429a      	cmp	r2, r3
 8004790:	d108      	bne.n	80047a4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	0e1b      	lsrs	r3, r3, #24
 8004796:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d001      	beq.n	80047a8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e02b      	b.n	8004800 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80047a8:	4b17      	ldr	r3, [pc, #92]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ac:	08db      	lsrs	r3, r3, #3
 80047ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047b2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d01f      	beq.n	80047fe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80047be:	4b12      	ldr	r3, [pc, #72]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c2:	4a11      	ldr	r2, [pc, #68]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047ca:	f7fc f973 	bl	8000ab4 <HAL_GetTick>
 80047ce:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80047d0:	bf00      	nop
 80047d2:	f7fc f96f 	bl	8000ab4 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047da:	4293      	cmp	r3, r2
 80047dc:	d0f9      	beq.n	80047d2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047de:	4b0a      	ldr	r3, [pc, #40]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047e2:	4b0a      	ldr	r3, [pc, #40]	@ (800480c <HAL_RCC_OscConfig+0x8b0>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80047ea:	00d2      	lsls	r2, r2, #3
 80047ec:	4906      	ldr	r1, [pc, #24]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80047f2:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f6:	4a04      	ldr	r2, [pc, #16]	@ (8004808 <HAL_RCC_OscConfig+0x8ac>)
 80047f8:	f043 0301 	orr.w	r3, r3, #1
 80047fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3730      	adds	r7, #48	@ 0x30
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	58024400 	.word	0x58024400
 800480c:	ffff0007 	.word	0xffff0007

08004810 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e19c      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004824:	4b8a      	ldr	r3, [pc, #552]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 030f 	and.w	r3, r3, #15
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	429a      	cmp	r2, r3
 8004830:	d910      	bls.n	8004854 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004832:	4b87      	ldr	r3, [pc, #540]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f023 020f 	bic.w	r2, r3, #15
 800483a:	4985      	ldr	r1, [pc, #532]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	4313      	orrs	r3, r2
 8004840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004842:	4b83      	ldr	r3, [pc, #524]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 030f 	and.w	r3, r3, #15
 800484a:	683a      	ldr	r2, [r7, #0]
 800484c:	429a      	cmp	r2, r3
 800484e:	d001      	beq.n	8004854 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e184      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b00      	cmp	r3, #0
 800485e:	d010      	beq.n	8004882 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691a      	ldr	r2, [r3, #16]
 8004864:	4b7b      	ldr	r3, [pc, #492]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800486c:	429a      	cmp	r2, r3
 800486e:	d908      	bls.n	8004882 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004870:	4b78      	ldr	r3, [pc, #480]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	4975      	ldr	r1, [pc, #468]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 800487e:	4313      	orrs	r3, r2
 8004880:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0308 	and.w	r3, r3, #8
 800488a:	2b00      	cmp	r3, #0
 800488c:	d010      	beq.n	80048b0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	4b70      	ldr	r3, [pc, #448]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800489a:	429a      	cmp	r2, r3
 800489c:	d908      	bls.n	80048b0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800489e:	4b6d      	ldr	r3, [pc, #436]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048a0:	69db      	ldr	r3, [r3, #28]
 80048a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	496a      	ldr	r1, [pc, #424]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0310 	and.w	r3, r3, #16
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d010      	beq.n	80048de <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	699a      	ldr	r2, [r3, #24]
 80048c0:	4b64      	ldr	r3, [pc, #400]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d908      	bls.n	80048de <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80048cc:	4b61      	ldr	r3, [pc, #388]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048ce:	69db      	ldr	r3, [r3, #28]
 80048d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	495e      	ldr	r1, [pc, #376]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0320 	and.w	r3, r3, #32
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d010      	beq.n	800490c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69da      	ldr	r2, [r3, #28]
 80048ee:	4b59      	ldr	r3, [pc, #356]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d908      	bls.n	800490c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80048fa:	4b56      	ldr	r3, [pc, #344]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	69db      	ldr	r3, [r3, #28]
 8004906:	4953      	ldr	r1, [pc, #332]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004908:	4313      	orrs	r3, r2
 800490a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d010      	beq.n	800493a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	4b4d      	ldr	r3, [pc, #308]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	f003 030f 	and.w	r3, r3, #15
 8004924:	429a      	cmp	r2, r3
 8004926:	d908      	bls.n	800493a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004928:	4b4a      	ldr	r3, [pc, #296]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f023 020f 	bic.w	r2, r3, #15
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4947      	ldr	r1, [pc, #284]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004936:	4313      	orrs	r3, r2
 8004938:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d055      	beq.n	80049f2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004946:	4b43      	ldr	r3, [pc, #268]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	4940      	ldr	r1, [pc, #256]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004954:	4313      	orrs	r3, r2
 8004956:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d107      	bne.n	8004970 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004960:	4b3c      	ldr	r3, [pc, #240]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d121      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0f6      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	2b03      	cmp	r3, #3
 8004976:	d107      	bne.n	8004988 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004978:	4b36      	ldr	r3, [pc, #216]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d115      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e0ea      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d107      	bne.n	80049a0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004990:	4b30      	ldr	r3, [pc, #192]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004998:	2b00      	cmp	r3, #0
 800499a:	d109      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e0de      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0304 	and.w	r3, r3, #4
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e0d6      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049b0:	4b28      	ldr	r3, [pc, #160]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	f023 0207 	bic.w	r2, r3, #7
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	4925      	ldr	r1, [pc, #148]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c2:	f7fc f877 	bl	8000ab4 <HAL_GetTick>
 80049c6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049c8:	e00a      	b.n	80049e0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ca:	f7fc f873 	bl	8000ab4 <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049d8:	4293      	cmp	r3, r2
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e0be      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	00db      	lsls	r3, r3, #3
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d1eb      	bne.n	80049ca <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d010      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	4b14      	ldr	r3, [pc, #80]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d208      	bcs.n	8004a20 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a0e:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	f023 020f 	bic.w	r2, r3, #15
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	490e      	ldr	r1, [pc, #56]	@ (8004a54 <HAL_RCC_ClockConfig+0x244>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a20:	4b0b      	ldr	r3, [pc, #44]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 030f 	and.w	r3, r3, #15
 8004a28:	683a      	ldr	r2, [r7, #0]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d214      	bcs.n	8004a58 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a2e:	4b08      	ldr	r3, [pc, #32]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f023 020f 	bic.w	r2, r3, #15
 8004a36:	4906      	ldr	r1, [pc, #24]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a3e:	4b04      	ldr	r3, [pc, #16]	@ (8004a50 <HAL_RCC_ClockConfig+0x240>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d005      	beq.n	8004a58 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e086      	b.n	8004b5e <HAL_RCC_ClockConfig+0x34e>
 8004a50:	52002000 	.word	0x52002000
 8004a54:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d010      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691a      	ldr	r2, [r3, #16]
 8004a68:	4b3f      	ldr	r3, [pc, #252]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d208      	bcs.n	8004a86 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004a74:	4b3c      	ldr	r3, [pc, #240]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	4939      	ldr	r1, [pc, #228]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d010      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	695a      	ldr	r2, [r3, #20]
 8004a96:	4b34      	ldr	r3, [pc, #208]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d208      	bcs.n	8004ab4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004aa2:	4b31      	ldr	r3, [pc, #196]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	492e      	ldr	r1, [pc, #184]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0310 	and.w	r3, r3, #16
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d010      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	699a      	ldr	r2, [r3, #24]
 8004ac4:	4b28      	ldr	r3, [pc, #160]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004ac6:	69db      	ldr	r3, [r3, #28]
 8004ac8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d208      	bcs.n	8004ae2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004ad0:	4b25      	ldr	r3, [pc, #148]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	4922      	ldr	r1, [pc, #136]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d010      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69da      	ldr	r2, [r3, #28]
 8004af2:	4b1d      	ldr	r3, [pc, #116]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004af4:	6a1b      	ldr	r3, [r3, #32]
 8004af6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d208      	bcs.n	8004b10 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004afe:	4b1a      	ldr	r3, [pc, #104]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	4917      	ldr	r1, [pc, #92]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b10:	f000 f834 	bl	8004b7c <HAL_RCC_GetSysClockFreq>
 8004b14:	4602      	mov	r2, r0
 8004b16:	4b14      	ldr	r3, [pc, #80]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	0a1b      	lsrs	r3, r3, #8
 8004b1c:	f003 030f 	and.w	r3, r3, #15
 8004b20:	4912      	ldr	r1, [pc, #72]	@ (8004b6c <HAL_RCC_ClockConfig+0x35c>)
 8004b22:	5ccb      	ldrb	r3, [r1, r3]
 8004b24:	f003 031f 	and.w	r3, r3, #31
 8004b28:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b68 <HAL_RCC_ClockConfig+0x358>)
 8004b30:	699b      	ldr	r3, [r3, #24]
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	4a0d      	ldr	r2, [pc, #52]	@ (8004b6c <HAL_RCC_ClockConfig+0x35c>)
 8004b38:	5cd3      	ldrb	r3, [r2, r3]
 8004b3a:	f003 031f 	and.w	r3, r3, #31
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	fa22 f303 	lsr.w	r3, r2, r3
 8004b44:	4a0a      	ldr	r2, [pc, #40]	@ (8004b70 <HAL_RCC_ClockConfig+0x360>)
 8004b46:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b48:	4a0a      	ldr	r2, [pc, #40]	@ (8004b74 <HAL_RCC_ClockConfig+0x364>)
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b78 <HAL_RCC_ClockConfig+0x368>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fb ff64 	bl	8000a20 <HAL_InitTick>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	58024400 	.word	0x58024400
 8004b6c:	08007968 	.word	0x08007968
 8004b70:	24000004 	.word	0x24000004
 8004b74:	24000000 	.word	0x24000000
 8004b78:	24000008 	.word	0x24000008

08004b7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b089      	sub	sp, #36	@ 0x24
 8004b80:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b82:	4bb3      	ldr	r3, [pc, #716]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b8a:	2b18      	cmp	r3, #24
 8004b8c:	f200 8155 	bhi.w	8004e3a <HAL_RCC_GetSysClockFreq+0x2be>
 8004b90:	a201      	add	r2, pc, #4	@ (adr r2, 8004b98 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b96:	bf00      	nop
 8004b98:	08004bfd 	.word	0x08004bfd
 8004b9c:	08004e3b 	.word	0x08004e3b
 8004ba0:	08004e3b 	.word	0x08004e3b
 8004ba4:	08004e3b 	.word	0x08004e3b
 8004ba8:	08004e3b 	.word	0x08004e3b
 8004bac:	08004e3b 	.word	0x08004e3b
 8004bb0:	08004e3b 	.word	0x08004e3b
 8004bb4:	08004e3b 	.word	0x08004e3b
 8004bb8:	08004c23 	.word	0x08004c23
 8004bbc:	08004e3b 	.word	0x08004e3b
 8004bc0:	08004e3b 	.word	0x08004e3b
 8004bc4:	08004e3b 	.word	0x08004e3b
 8004bc8:	08004e3b 	.word	0x08004e3b
 8004bcc:	08004e3b 	.word	0x08004e3b
 8004bd0:	08004e3b 	.word	0x08004e3b
 8004bd4:	08004e3b 	.word	0x08004e3b
 8004bd8:	08004c29 	.word	0x08004c29
 8004bdc:	08004e3b 	.word	0x08004e3b
 8004be0:	08004e3b 	.word	0x08004e3b
 8004be4:	08004e3b 	.word	0x08004e3b
 8004be8:	08004e3b 	.word	0x08004e3b
 8004bec:	08004e3b 	.word	0x08004e3b
 8004bf0:	08004e3b 	.word	0x08004e3b
 8004bf4:	08004e3b 	.word	0x08004e3b
 8004bf8:	08004c2f 	.word	0x08004c2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004bfc:	4b94      	ldr	r3, [pc, #592]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0320 	and.w	r3, r3, #32
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d009      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c08:	4b91      	ldr	r3, [pc, #580]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	08db      	lsrs	r3, r3, #3
 8004c0e:	f003 0303 	and.w	r3, r3, #3
 8004c12:	4a90      	ldr	r2, [pc, #576]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c14:	fa22 f303 	lsr.w	r3, r2, r3
 8004c18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004c1a:	e111      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004c1c:	4b8d      	ldr	r3, [pc, #564]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c1e:	61bb      	str	r3, [r7, #24]
      break;
 8004c20:	e10e      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004c22:	4b8d      	ldr	r3, [pc, #564]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c24:	61bb      	str	r3, [r7, #24]
      break;
 8004c26:	e10b      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004c28:	4b8c      	ldr	r3, [pc, #560]	@ (8004e5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004c2a:	61bb      	str	r3, [r7, #24]
      break;
 8004c2c:	e108      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c2e:	4b88      	ldr	r3, [pc, #544]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c32:	f003 0303 	and.w	r3, r3, #3
 8004c36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004c38:	4b85      	ldr	r3, [pc, #532]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004c44:	4b82      	ldr	r3, [pc, #520]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004c4e:	4b80      	ldr	r3, [pc, #512]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c52:	08db      	lsrs	r3, r3, #3
 8004c54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	fb02 f303 	mul.w	r3, r2, r3
 8004c5e:	ee07 3a90 	vmov	s15, r3
 8004c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 80e1 	beq.w	8004e34 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	f000 8083 	beq.w	8004d80 <HAL_RCC_GetSysClockFreq+0x204>
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	f200 80a1 	bhi.w	8004dc4 <HAL_RCC_GetSysClockFreq+0x248>
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d003      	beq.n	8004c90 <HAL_RCC_GetSysClockFreq+0x114>
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d056      	beq.n	8004d3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004c8e:	e099      	b.n	8004dc4 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c90:	4b6f      	ldr	r3, [pc, #444]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0320 	and.w	r3, r3, #32
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d02d      	beq.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c9c:	4b6c      	ldr	r3, [pc, #432]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	08db      	lsrs	r3, r3, #3
 8004ca2:	f003 0303 	and.w	r3, r3, #3
 8004ca6:	4a6b      	ldr	r2, [pc, #428]	@ (8004e54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	ee07 3a90 	vmov	s15, r3
 8004cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	ee07 3a90 	vmov	s15, r3
 8004cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cc6:	4b62      	ldr	r3, [pc, #392]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cce:	ee07 3a90 	vmov	s15, r3
 8004cd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cda:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004cde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ce2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ce6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cf2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004cf6:	e087      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	ee07 3a90 	vmov	s15, r3
 8004cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004e64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004d06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d0a:	4b51      	ldr	r3, [pc, #324]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d12:	ee07 3a90 	vmov	s15, r3
 8004d16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d3a:	e065      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	ee07 3a90 	vmov	s15, r3
 8004d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004e68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d4e:	4b40      	ldr	r3, [pc, #256]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d7e:	e043      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004e6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8004d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d92:	4b2f      	ldr	r3, [pc, #188]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d9a:	ee07 3a90 	vmov	s15, r3
 8004d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004da2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004da6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004dc2:	e021      	b.n	8004e08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	ee07 3a90 	vmov	s15, r3
 8004dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004e68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dde:	ee07 3a90 	vmov	s15, r3
 8004de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004dea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004e60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004e08:	4b11      	ldr	r3, [pc, #68]	@ (8004e50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0c:	0a5b      	lsrs	r3, r3, #9
 8004e0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e12:	3301      	adds	r3, #1
 8004e14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	ee07 3a90 	vmov	s15, r3
 8004e1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e20:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e2c:	ee17 3a90 	vmov	r3, s15
 8004e30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004e32:	e005      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	61bb      	str	r3, [r7, #24]
      break;
 8004e38:	e002      	b.n	8004e40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004e3a:	4b07      	ldr	r3, [pc, #28]	@ (8004e58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004e3c:	61bb      	str	r3, [r7, #24]
      break;
 8004e3e:	bf00      	nop
  }

  return sysclockfreq;
 8004e40:	69bb      	ldr	r3, [r7, #24]
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3724      	adds	r7, #36	@ 0x24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	58024400 	.word	0x58024400
 8004e54:	03d09000 	.word	0x03d09000
 8004e58:	003d0900 	.word	0x003d0900
 8004e5c:	018cba80 	.word	0x018cba80
 8004e60:	46000000 	.word	0x46000000
 8004e64:	4c742400 	.word	0x4c742400
 8004e68:	4a742400 	.word	0x4a742400
 8004e6c:	4bc65d40 	.word	0x4bc65d40

08004e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004e76:	f7ff fe81 	bl	8004b7c <HAL_RCC_GetSysClockFreq>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	4b10      	ldr	r3, [pc, #64]	@ (8004ec0 <HAL_RCC_GetHCLKFreq+0x50>)
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	0a1b      	lsrs	r3, r3, #8
 8004e82:	f003 030f 	and.w	r3, r3, #15
 8004e86:	490f      	ldr	r1, [pc, #60]	@ (8004ec4 <HAL_RCC_GetHCLKFreq+0x54>)
 8004e88:	5ccb      	ldrb	r3, [r1, r3]
 8004e8a:	f003 031f 	and.w	r3, r3, #31
 8004e8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004e92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e94:	4b0a      	ldr	r3, [pc, #40]	@ (8004ec0 <HAL_RCC_GetHCLKFreq+0x50>)
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	f003 030f 	and.w	r3, r3, #15
 8004e9c:	4a09      	ldr	r2, [pc, #36]	@ (8004ec4 <HAL_RCC_GetHCLKFreq+0x54>)
 8004e9e:	5cd3      	ldrb	r3, [r2, r3]
 8004ea0:	f003 031f 	and.w	r3, r3, #31
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eaa:	4a07      	ldr	r2, [pc, #28]	@ (8004ec8 <HAL_RCC_GetHCLKFreq+0x58>)
 8004eac:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004eae:	4a07      	ldr	r2, [pc, #28]	@ (8004ecc <HAL_RCC_GetHCLKFreq+0x5c>)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004eb4:	4b04      	ldr	r3, [pc, #16]	@ (8004ec8 <HAL_RCC_GetHCLKFreq+0x58>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	58024400 	.word	0x58024400
 8004ec4:	08007968 	.word	0x08007968
 8004ec8:	24000004 	.word	0x24000004
 8004ecc:	24000000 	.word	0x24000000

08004ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004ed4:	f7ff ffcc 	bl	8004e70 <HAL_RCC_GetHCLKFreq>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	091b      	lsrs	r3, r3, #4
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	4904      	ldr	r1, [pc, #16]	@ (8004ef8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ee6:	5ccb      	ldrb	r3, [r1, r3]
 8004ee8:	f003 031f 	and.w	r3, r3, #31
 8004eec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	58024400 	.word	0x58024400
 8004ef8:	08007968 	.word	0x08007968

08004efc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f00:	b0ca      	sub	sp, #296	@ 0x128
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f08:	2300      	movs	r3, #0
 8004f0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f0e:	2300      	movs	r3, #0
 8004f10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f1c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004f20:	2500      	movs	r5, #0
 8004f22:	ea54 0305 	orrs.w	r3, r4, r5
 8004f26:	d049      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f32:	d02f      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004f34:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004f38:	d828      	bhi.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004f3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f3e:	d01a      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004f44:	d822      	bhi.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f4e:	d007      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004f50:	e01c      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f52:	4bb8      	ldr	r3, [pc, #736]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	4ab7      	ldr	r2, [pc, #732]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f5e:	e01a      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	3308      	adds	r3, #8
 8004f66:	2102      	movs	r1, #2
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f002 fb61 	bl	8007630 <RCCEx_PLL2_Config>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f74:	e00f      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7a:	3328      	adds	r3, #40	@ 0x28
 8004f7c:	2102      	movs	r1, #2
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f002 fc08 	bl	8007794 <RCCEx_PLL3_Config>
 8004f84:	4603      	mov	r3, r0
 8004f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004f8a:	e004      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f92:	e000      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10a      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004f9e:	4ba5      	ldr	r3, [pc, #660]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fa2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004faa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004fac:	4aa1      	ldr	r2, [pc, #644]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004fae:	430b      	orrs	r3, r1
 8004fb0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004fb2:	e003      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004fc8:	f04f 0900 	mov.w	r9, #0
 8004fcc:	ea58 0309 	orrs.w	r3, r8, r9
 8004fd0:	d047      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d82a      	bhi.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe2:	bf00      	nop
 8004fe4:	08004ff9 	.word	0x08004ff9
 8004fe8:	08005007 	.word	0x08005007
 8004fec:	0800501d 	.word	0x0800501d
 8004ff0:	0800503b 	.word	0x0800503b
 8004ff4:	0800503b 	.word	0x0800503b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ff8:	4b8e      	ldr	r3, [pc, #568]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	4a8d      	ldr	r2, [pc, #564]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ffe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005002:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005004:	e01a      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500a:	3308      	adds	r3, #8
 800500c:	2100      	movs	r1, #0
 800500e:	4618      	mov	r0, r3
 8005010:	f002 fb0e 	bl	8007630 <RCCEx_PLL2_Config>
 8005014:	4603      	mov	r3, r0
 8005016:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800501a:	e00f      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800501c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005020:	3328      	adds	r3, #40	@ 0x28
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f002 fbb5 	bl	8007794 <RCCEx_PLL3_Config>
 800502a:	4603      	mov	r3, r0
 800502c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005030:	e004      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005038:	e000      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800503a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800503c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005044:	4b7b      	ldr	r3, [pc, #492]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005046:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005048:	f023 0107 	bic.w	r1, r3, #7
 800504c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005052:	4a78      	ldr	r2, [pc, #480]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005054:	430b      	orrs	r3, r1
 8005056:	6513      	str	r3, [r2, #80]	@ 0x50
 8005058:	e003      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800505e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800506e:	f04f 0b00 	mov.w	fp, #0
 8005072:	ea5a 030b 	orrs.w	r3, sl, fp
 8005076:	d04c      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800507c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800507e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005082:	d030      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005088:	d829      	bhi.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800508a:	2bc0      	cmp	r3, #192	@ 0xc0
 800508c:	d02d      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800508e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005090:	d825      	bhi.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005092:	2b80      	cmp	r3, #128	@ 0x80
 8005094:	d018      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005096:	2b80      	cmp	r3, #128	@ 0x80
 8005098:	d821      	bhi.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800509e:	2b40      	cmp	r3, #64	@ 0x40
 80050a0:	d007      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80050a2:	e01c      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050a4:	4b63      	ldr	r3, [pc, #396]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a8:	4a62      	ldr	r2, [pc, #392]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050b0:	e01c      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b6:	3308      	adds	r3, #8
 80050b8:	2100      	movs	r1, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	f002 fab8 	bl	8007630 <RCCEx_PLL2_Config>
 80050c0:	4603      	mov	r3, r0
 80050c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050c6:	e011      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050cc:	3328      	adds	r3, #40	@ 0x28
 80050ce:	2100      	movs	r1, #0
 80050d0:	4618      	mov	r0, r3
 80050d2:	f002 fb5f 	bl	8007794 <RCCEx_PLL3_Config>
 80050d6:	4603      	mov	r3, r0
 80050d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80050dc:	e006      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050e4:	e002      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80050e6:	bf00      	nop
 80050e8:	e000      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80050ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10a      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80050f4:	4b4f      	ldr	r3, [pc, #316]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050f8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80050fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005102:	4a4c      	ldr	r2, [pc, #304]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005104:	430b      	orrs	r3, r1
 8005106:	6513      	str	r3, [r2, #80]	@ 0x50
 8005108:	e003      	b.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800511e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005122:	2300      	movs	r3, #0
 8005124:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005128:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800512c:	460b      	mov	r3, r1
 800512e:	4313      	orrs	r3, r2
 8005130:	d053      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005136:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800513a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800513e:	d035      	beq.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005140:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005144:	d82e      	bhi.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005146:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800514a:	d031      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800514c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005150:	d828      	bhi.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005152:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005156:	d01a      	beq.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005158:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800515c:	d822      	bhi.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005162:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005166:	d007      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005168:	e01c      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800516a:	4b32      	ldr	r3, [pc, #200]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800516c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516e:	4a31      	ldr	r2, [pc, #196]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005170:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005174:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005176:	e01c      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517c:	3308      	adds	r3, #8
 800517e:	2100      	movs	r1, #0
 8005180:	4618      	mov	r0, r3
 8005182:	f002 fa55 	bl	8007630 <RCCEx_PLL2_Config>
 8005186:	4603      	mov	r3, r0
 8005188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800518c:	e011      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800518e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005192:	3328      	adds	r3, #40	@ 0x28
 8005194:	2100      	movs	r1, #0
 8005196:	4618      	mov	r0, r3
 8005198:	f002 fafc 	bl	8007794 <RCCEx_PLL3_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80051a2:	e006      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051aa:	e002      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80051ac:	bf00      	nop
 80051ae:	e000      	b.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80051b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10b      	bne.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80051ba:	4b1e      	ldr	r3, [pc, #120]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051be:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80051c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80051ca:	4a1a      	ldr	r2, [pc, #104]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051cc:	430b      	orrs	r3, r1
 80051ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80051d0:	e003      	b.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80051da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80051e6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80051ea:	2300      	movs	r3, #0
 80051ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80051f0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80051f4:	460b      	mov	r3, r1
 80051f6:	4313      	orrs	r3, r2
 80051f8:	d056      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80051fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005202:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005206:	d038      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005208:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800520c:	d831      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800520e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005212:	d034      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005214:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005218:	d82b      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800521a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800521e:	d01d      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005220:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005224:	d825      	bhi.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005226:	2b00      	cmp	r3, #0
 8005228:	d006      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800522a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800522e:	d00a      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005230:	e01f      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005232:	bf00      	nop
 8005234:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005238:	4ba2      	ldr	r3, [pc, #648]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800523a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523c:	4aa1      	ldr	r2, [pc, #644]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800523e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005242:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005244:	e01c      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800524a:	3308      	adds	r3, #8
 800524c:	2100      	movs	r1, #0
 800524e:	4618      	mov	r0, r3
 8005250:	f002 f9ee 	bl	8007630 <RCCEx_PLL2_Config>
 8005254:	4603      	mov	r3, r0
 8005256:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800525a:	e011      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	3328      	adds	r3, #40	@ 0x28
 8005262:	2100      	movs	r1, #0
 8005264:	4618      	mov	r0, r3
 8005266:	f002 fa95 	bl	8007794 <RCCEx_PLL3_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005270:	e006      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005278:	e002      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800527a:	bf00      	nop
 800527c:	e000      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800527e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005280:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10b      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005288:	4b8e      	ldr	r3, [pc, #568]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800528a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800528c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005294:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005298:	4a8a      	ldr	r2, [pc, #552]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800529a:	430b      	orrs	r3, r1
 800529c:	6593      	str	r3, [r2, #88]	@ 0x58
 800529e:	e003      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80052a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80052b4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80052b8:	2300      	movs	r3, #0
 80052ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80052be:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80052c2:	460b      	mov	r3, r1
 80052c4:	4313      	orrs	r3, r2
 80052c6:	d03a      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80052c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ce:	2b30      	cmp	r3, #48	@ 0x30
 80052d0:	d01f      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80052d2:	2b30      	cmp	r3, #48	@ 0x30
 80052d4:	d819      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80052d6:	2b20      	cmp	r3, #32
 80052d8:	d00c      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80052da:	2b20      	cmp	r3, #32
 80052dc:	d815      	bhi.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d019      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80052e2:	2b10      	cmp	r3, #16
 80052e4:	d111      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052e6:	4b77      	ldr	r3, [pc, #476]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ea:	4a76      	ldr	r2, [pc, #472]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80052ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80052f2:	e011      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f8:	3308      	adds	r3, #8
 80052fa:	2102      	movs	r1, #2
 80052fc:	4618      	mov	r0, r3
 80052fe:	f002 f997 	bl	8007630 <RCCEx_PLL2_Config>
 8005302:	4603      	mov	r3, r0
 8005304:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005308:	e006      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005310:	e002      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005312:	bf00      	nop
 8005314:	e000      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005316:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005318:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10a      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005320:	4b68      	ldr	r3, [pc, #416]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005324:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800532e:	4a65      	ldr	r2, [pc, #404]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005330:	430b      	orrs	r3, r1
 8005332:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005334:	e003      	b.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005336:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800533a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800533e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005346:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800534a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800534e:	2300      	movs	r3, #0
 8005350:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005354:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005358:	460b      	mov	r3, r1
 800535a:	4313      	orrs	r3, r2
 800535c:	d051      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005368:	d035      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800536a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800536e:	d82e      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005370:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005374:	d031      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005376:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800537a:	d828      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800537c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005380:	d01a      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005386:	d822      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800538c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005390:	d007      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005392:	e01c      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005394:	4b4b      	ldr	r3, [pc, #300]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005398:	4a4a      	ldr	r2, [pc, #296]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800539a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800539e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053a0:	e01c      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a6:	3308      	adds	r3, #8
 80053a8:	2100      	movs	r1, #0
 80053aa:	4618      	mov	r0, r3
 80053ac:	f002 f940 	bl	8007630 <RCCEx_PLL2_Config>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053b6:	e011      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	3328      	adds	r3, #40	@ 0x28
 80053be:	2100      	movs	r1, #0
 80053c0:	4618      	mov	r0, r3
 80053c2:	f002 f9e7 	bl	8007794 <RCCEx_PLL3_Config>
 80053c6:	4603      	mov	r3, r0
 80053c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80053cc:	e006      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053d4:	e002      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80053d6:	bf00      	nop
 80053d8:	e000      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80053da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10a      	bne.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80053e4:	4b37      	ldr	r3, [pc, #220]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f2:	4a34      	ldr	r2, [pc, #208]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053f4:	430b      	orrs	r3, r1
 80053f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80053f8:	e003      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800540e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005412:	2300      	movs	r3, #0
 8005414:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005418:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800541c:	460b      	mov	r3, r1
 800541e:	4313      	orrs	r3, r2
 8005420:	d056      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005428:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800542c:	d033      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800542e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005432:	d82c      	bhi.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005434:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005438:	d02f      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800543a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800543e:	d826      	bhi.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005440:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005444:	d02b      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005446:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800544a:	d820      	bhi.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800544c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005450:	d012      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005452:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005456:	d81a      	bhi.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005458:	2b00      	cmp	r3, #0
 800545a:	d022      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800545c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005460:	d115      	bne.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	3308      	adds	r3, #8
 8005468:	2101      	movs	r1, #1
 800546a:	4618      	mov	r0, r3
 800546c:	f002 f8e0 	bl	8007630 <RCCEx_PLL2_Config>
 8005470:	4603      	mov	r3, r0
 8005472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005476:	e015      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547c:	3328      	adds	r3, #40	@ 0x28
 800547e:	2101      	movs	r1, #1
 8005480:	4618      	mov	r0, r3
 8005482:	f002 f987 	bl	8007794 <RCCEx_PLL3_Config>
 8005486:	4603      	mov	r3, r0
 8005488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800548c:	e00a      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005494:	e006      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005496:	bf00      	nop
 8005498:	e004      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800549a:	bf00      	nop
 800549c:	e002      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800549e:	bf00      	nop
 80054a0:	e000      	b.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80054a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10d      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80054ac:	4b05      	ldr	r3, [pc, #20]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80054b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054ba:	4a02      	ldr	r2, [pc, #8]	@ (80054c4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054bc:	430b      	orrs	r3, r1
 80054be:	6513      	str	r3, [r2, #80]	@ 0x50
 80054c0:	e006      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80054c2:	bf00      	nop
 80054c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80054d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80054dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80054e0:	2300      	movs	r3, #0
 80054e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80054e6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80054ea:	460b      	mov	r3, r1
 80054ec:	4313      	orrs	r3, r2
 80054ee:	d055      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80054f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80054f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054fc:	d033      	beq.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80054fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005502:	d82c      	bhi.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005508:	d02f      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800550a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800550e:	d826      	bhi.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005510:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005514:	d02b      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005516:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800551a:	d820      	bhi.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800551c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005520:	d012      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005522:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005526:	d81a      	bhi.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005528:	2b00      	cmp	r3, #0
 800552a:	d022      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800552c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005530:	d115      	bne.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	3308      	adds	r3, #8
 8005538:	2101      	movs	r1, #1
 800553a:	4618      	mov	r0, r3
 800553c:	f002 f878 	bl	8007630 <RCCEx_PLL2_Config>
 8005540:	4603      	mov	r3, r0
 8005542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005546:	e015      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554c:	3328      	adds	r3, #40	@ 0x28
 800554e:	2101      	movs	r1, #1
 8005550:	4618      	mov	r0, r3
 8005552:	f002 f91f 	bl	8007794 <RCCEx_PLL3_Config>
 8005556:	4603      	mov	r3, r0
 8005558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800555c:	e00a      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005564:	e006      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005566:	bf00      	nop
 8005568:	e004      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800556a:	bf00      	nop
 800556c:	e002      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800556e:	bf00      	nop
 8005570:	e000      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005572:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005578:	2b00      	cmp	r3, #0
 800557a:	d10b      	bne.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800557c:	4ba3      	ldr	r3, [pc, #652]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800557e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005580:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005588:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800558c:	4a9f      	ldr	r2, [pc, #636]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800558e:	430b      	orrs	r3, r1
 8005590:	6593      	str	r3, [r2, #88]	@ 0x58
 8005592:	e003      	b.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005598:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800559c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80055a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80055ac:	2300      	movs	r3, #0
 80055ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80055b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80055b6:	460b      	mov	r3, r1
 80055b8:	4313      	orrs	r3, r2
 80055ba:	d037      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80055bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055c6:	d00e      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80055c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055cc:	d816      	bhi.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d018      	beq.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80055d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80055d6:	d111      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055d8:	4b8c      	ldr	r3, [pc, #560]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055dc:	4a8b      	ldr	r2, [pc, #556]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80055de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80055e4:	e00f      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055ea:	3308      	adds	r3, #8
 80055ec:	2101      	movs	r1, #1
 80055ee:	4618      	mov	r0, r3
 80055f0:	f002 f81e 	bl	8007630 <RCCEx_PLL2_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80055fa:	e004      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005602:	e000      	b.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005604:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10a      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800560e:	4b7f      	ldr	r3, [pc, #508]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005610:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005612:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	4a7b      	ldr	r2, [pc, #492]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800561e:	430b      	orrs	r3, r1
 8005620:	6513      	str	r3, [r2, #80]	@ 0x50
 8005622:	e003      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005628:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800562c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005634:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005638:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800563c:	2300      	movs	r3, #0
 800563e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005642:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005646:	460b      	mov	r3, r1
 8005648:	4313      	orrs	r3, r2
 800564a:	d039      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800564c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005652:	2b03      	cmp	r3, #3
 8005654:	d81c      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005656:	a201      	add	r2, pc, #4	@ (adr r2, 800565c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565c:	08005699 	.word	0x08005699
 8005660:	0800566d 	.word	0x0800566d
 8005664:	0800567b 	.word	0x0800567b
 8005668:	08005699 	.word	0x08005699
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800566c:	4b67      	ldr	r3, [pc, #412]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800566e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005670:	4a66      	ldr	r2, [pc, #408]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005676:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005678:	e00f      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800567a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567e:	3308      	adds	r3, #8
 8005680:	2102      	movs	r1, #2
 8005682:	4618      	mov	r0, r3
 8005684:	f001 ffd4 	bl	8007630 <RCCEx_PLL2_Config>
 8005688:	4603      	mov	r3, r0
 800568a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800568e:	e004      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005696:	e000      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8005698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800569a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10a      	bne.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80056a2:	4b5a      	ldr	r3, [pc, #360]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056a6:	f023 0103 	bic.w	r1, r3, #3
 80056aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056b0:	4a56      	ldr	r2, [pc, #344]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056b2:	430b      	orrs	r3, r1
 80056b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80056b6:	e003      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80056cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056d0:	2300      	movs	r3, #0
 80056d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80056da:	460b      	mov	r3, r1
 80056dc:	4313      	orrs	r3, r2
 80056de:	f000 809f 	beq.w	8005820 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056e2:	4b4b      	ldr	r3, [pc, #300]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80056e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056ee:	f7fb f9e1 	bl	8000ab4 <HAL_GetTick>
 80056f2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80056f6:	e00b      	b.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f8:	f7fb f9dc 	bl	8000ab4 <HAL_GetTick>
 80056fc:	4602      	mov	r2, r0
 80056fe:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b64      	cmp	r3, #100	@ 0x64
 8005706:	d903      	bls.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800570e:	e005      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005710:	4b3f      	ldr	r3, [pc, #252]	@ (8005810 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0ed      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800571c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005720:	2b00      	cmp	r3, #0
 8005722:	d179      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005724:	4b39      	ldr	r3, [pc, #228]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005726:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005728:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005730:	4053      	eors	r3, r2
 8005732:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005736:	2b00      	cmp	r3, #0
 8005738:	d015      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800573a:	4b34      	ldr	r3, [pc, #208]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800573e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005742:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005746:	4b31      	ldr	r3, [pc, #196]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800574a:	4a30      	ldr	r2, [pc, #192]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005750:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005752:	4b2e      	ldr	r3, [pc, #184]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005756:	4a2d      	ldr	r2, [pc, #180]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800575c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800575e:	4a2b      	ldr	r2, [pc, #172]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005760:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005764:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800576e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005772:	d118      	bne.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fb f99e 	bl	8000ab4 <HAL_GetTick>
 8005778:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800577c:	e00d      	b.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577e:	f7fb f999 	bl	8000ab4 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005788:	1ad2      	subs	r2, r2, r3
 800578a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800578e:	429a      	cmp	r2, r3
 8005790:	d903      	bls.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005798:	e005      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800579a:	4b1c      	ldr	r3, [pc, #112]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0eb      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80057a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d129      	bne.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80057b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057be:	d10e      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80057c0:	4b12      	ldr	r3, [pc, #72]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80057c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80057d0:	091a      	lsrs	r2, r3, #4
 80057d2:	4b10      	ldr	r3, [pc, #64]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80057d4:	4013      	ands	r3, r2
 80057d6:	4a0d      	ldr	r2, [pc, #52]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057d8:	430b      	orrs	r3, r1
 80057da:	6113      	str	r3, [r2, #16]
 80057dc:	e005      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80057de:	4b0b      	ldr	r3, [pc, #44]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	4a0a      	ldr	r2, [pc, #40]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80057e8:	6113      	str	r3, [r2, #16]
 80057ea:	4b08      	ldr	r3, [pc, #32]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80057ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80057f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80057fa:	4a04      	ldr	r2, [pc, #16]	@ (800580c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057fc:	430b      	orrs	r3, r1
 80057fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005800:	e00e      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800580a:	e009      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800580c:	58024400 	.word	0x58024400
 8005810:	58024800 	.word	0x58024800
 8005814:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800581c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	f002 0301 	and.w	r3, r2, #1
 800582c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005830:	2300      	movs	r3, #0
 8005832:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005836:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800583a:	460b      	mov	r3, r1
 800583c:	4313      	orrs	r3, r2
 800583e:	f000 8089 	beq.w	8005954 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005846:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005848:	2b28      	cmp	r3, #40	@ 0x28
 800584a:	d86b      	bhi.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800584c:	a201      	add	r2, pc, #4	@ (adr r2, 8005854 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800584e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005852:	bf00      	nop
 8005854:	0800592d 	.word	0x0800592d
 8005858:	08005925 	.word	0x08005925
 800585c:	08005925 	.word	0x08005925
 8005860:	08005925 	.word	0x08005925
 8005864:	08005925 	.word	0x08005925
 8005868:	08005925 	.word	0x08005925
 800586c:	08005925 	.word	0x08005925
 8005870:	08005925 	.word	0x08005925
 8005874:	080058f9 	.word	0x080058f9
 8005878:	08005925 	.word	0x08005925
 800587c:	08005925 	.word	0x08005925
 8005880:	08005925 	.word	0x08005925
 8005884:	08005925 	.word	0x08005925
 8005888:	08005925 	.word	0x08005925
 800588c:	08005925 	.word	0x08005925
 8005890:	08005925 	.word	0x08005925
 8005894:	0800590f 	.word	0x0800590f
 8005898:	08005925 	.word	0x08005925
 800589c:	08005925 	.word	0x08005925
 80058a0:	08005925 	.word	0x08005925
 80058a4:	08005925 	.word	0x08005925
 80058a8:	08005925 	.word	0x08005925
 80058ac:	08005925 	.word	0x08005925
 80058b0:	08005925 	.word	0x08005925
 80058b4:	0800592d 	.word	0x0800592d
 80058b8:	08005925 	.word	0x08005925
 80058bc:	08005925 	.word	0x08005925
 80058c0:	08005925 	.word	0x08005925
 80058c4:	08005925 	.word	0x08005925
 80058c8:	08005925 	.word	0x08005925
 80058cc:	08005925 	.word	0x08005925
 80058d0:	08005925 	.word	0x08005925
 80058d4:	0800592d 	.word	0x0800592d
 80058d8:	08005925 	.word	0x08005925
 80058dc:	08005925 	.word	0x08005925
 80058e0:	08005925 	.word	0x08005925
 80058e4:	08005925 	.word	0x08005925
 80058e8:	08005925 	.word	0x08005925
 80058ec:	08005925 	.word	0x08005925
 80058f0:	08005925 	.word	0x08005925
 80058f4:	0800592d 	.word	0x0800592d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80058f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058fc:	3308      	adds	r3, #8
 80058fe:	2101      	movs	r1, #1
 8005900:	4618      	mov	r0, r3
 8005902:	f001 fe95 	bl	8007630 <RCCEx_PLL2_Config>
 8005906:	4603      	mov	r3, r0
 8005908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800590c:	e00f      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800590e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005912:	3328      	adds	r3, #40	@ 0x28
 8005914:	2101      	movs	r1, #1
 8005916:	4618      	mov	r0, r3
 8005918:	f001 ff3c 	bl	8007794 <RCCEx_PLL3_Config>
 800591c:	4603      	mov	r3, r0
 800591e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005922:	e004      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800592a:	e000      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800592c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800592e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10a      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005936:	4bbf      	ldr	r3, [pc, #764]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800593e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005942:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005944:	4abb      	ldr	r2, [pc, #748]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005946:	430b      	orrs	r3, r1
 8005948:	6553      	str	r3, [r2, #84]	@ 0x54
 800594a:	e003      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800594c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005950:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f002 0302 	and.w	r3, r2, #2
 8005960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005964:	2300      	movs	r3, #0
 8005966:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800596a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800596e:	460b      	mov	r3, r1
 8005970:	4313      	orrs	r3, r2
 8005972:	d041      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005978:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800597a:	2b05      	cmp	r3, #5
 800597c:	d824      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800597e:	a201      	add	r2, pc, #4	@ (adr r2, 8005984 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005984:	080059d1 	.word	0x080059d1
 8005988:	0800599d 	.word	0x0800599d
 800598c:	080059b3 	.word	0x080059b3
 8005990:	080059d1 	.word	0x080059d1
 8005994:	080059d1 	.word	0x080059d1
 8005998:	080059d1 	.word	0x080059d1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a0:	3308      	adds	r3, #8
 80059a2:	2101      	movs	r1, #1
 80059a4:	4618      	mov	r0, r3
 80059a6:	f001 fe43 	bl	8007630 <RCCEx_PLL2_Config>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80059b0:	e00f      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80059b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b6:	3328      	adds	r3, #40	@ 0x28
 80059b8:	2101      	movs	r1, #1
 80059ba:	4618      	mov	r0, r3
 80059bc:	f001 feea 	bl	8007794 <RCCEx_PLL3_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80059c6:	e004      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ce:	e000      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80059d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10a      	bne.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80059da:	4b96      	ldr	r3, [pc, #600]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059de:	f023 0107 	bic.w	r1, r3, #7
 80059e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059e8:	4a92      	ldr	r2, [pc, #584]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80059ea:	430b      	orrs	r3, r1
 80059ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80059ee:	e003      	b.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	f002 0304 	and.w	r3, r2, #4
 8005a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a0e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4313      	orrs	r3, r2
 8005a16:	d044      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a20:	2b05      	cmp	r3, #5
 8005a22:	d825      	bhi.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005a24:	a201      	add	r2, pc, #4	@ (adr r2, 8005a2c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2a:	bf00      	nop
 8005a2c:	08005a79 	.word	0x08005a79
 8005a30:	08005a45 	.word	0x08005a45
 8005a34:	08005a5b 	.word	0x08005a5b
 8005a38:	08005a79 	.word	0x08005a79
 8005a3c:	08005a79 	.word	0x08005a79
 8005a40:	08005a79 	.word	0x08005a79
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a48:	3308      	adds	r3, #8
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f001 fdef 	bl	8007630 <RCCEx_PLL2_Config>
 8005a52:	4603      	mov	r3, r0
 8005a54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005a58:	e00f      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5e:	3328      	adds	r3, #40	@ 0x28
 8005a60:	2101      	movs	r1, #1
 8005a62:	4618      	mov	r0, r3
 8005a64:	f001 fe96 	bl	8007794 <RCCEx_PLL3_Config>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005a6e:	e004      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a76:	e000      	b.n	8005a7a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005a78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10b      	bne.n	8005a9a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a82:	4b6c      	ldr	r3, [pc, #432]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a86:	f023 0107 	bic.w	r1, r3, #7
 8005a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a92:	4a68      	ldr	r2, [pc, #416]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a94:	430b      	orrs	r3, r1
 8005a96:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a98:	e003      	b.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aaa:	f002 0320 	and.w	r3, r2, #32
 8005aae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ab8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005abc:	460b      	mov	r3, r1
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	d055      	beq.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ace:	d033      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ad4:	d82c      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ada:	d02f      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae0:	d826      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005ae2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ae6:	d02b      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005ae8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005aec:	d820      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005af2:	d012      	beq.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005af4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005af8:	d81a      	bhi.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d022      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005afe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b02:	d115      	bne.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b08:	3308      	adds	r3, #8
 8005b0a:	2100      	movs	r1, #0
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f001 fd8f 	bl	8007630 <RCCEx_PLL2_Config>
 8005b12:	4603      	mov	r3, r0
 8005b14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005b18:	e015      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1e:	3328      	adds	r3, #40	@ 0x28
 8005b20:	2102      	movs	r1, #2
 8005b22:	4618      	mov	r0, r3
 8005b24:	f001 fe36 	bl	8007794 <RCCEx_PLL3_Config>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005b2e:	e00a      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b36:	e006      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b38:	bf00      	nop
 8005b3a:	e004      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b3c:	bf00      	nop
 8005b3e:	e002      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b40:	bf00      	nop
 8005b42:	e000      	b.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10b      	bne.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005b4e:	4b39      	ldr	r3, [pc, #228]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b52:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b5e:	4a35      	ldr	r2, [pc, #212]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b60:	430b      	orrs	r3, r1
 8005b62:	6553      	str	r3, [r2, #84]	@ 0x54
 8005b64:	e003      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005b6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b76:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005b7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b7e:	2300      	movs	r3, #0
 8005b80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005b84:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005b88:	460b      	mov	r3, r1
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	d058      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b96:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005b9a:	d033      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005b9c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ba0:	d82c      	bhi.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ba6:	d02f      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005ba8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bac:	d826      	bhi.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bb2:	d02b      	beq.n	8005c0c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005bb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bb8:	d820      	bhi.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bbe:	d012      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bc4:	d81a      	bhi.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d022      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005bca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bce:	d115      	bne.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd4:	3308      	adds	r3, #8
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f001 fd29 	bl	8007630 <RCCEx_PLL2_Config>
 8005bde:	4603      	mov	r3, r0
 8005be0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005be4:	e015      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bea:	3328      	adds	r3, #40	@ 0x28
 8005bec:	2102      	movs	r1, #2
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f001 fdd0 	bl	8007794 <RCCEx_PLL3_Config>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005bfa:	e00a      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c02:	e006      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c04:	bf00      	nop
 8005c06:	e004      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c08:	bf00      	nop
 8005c0a:	e002      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c0c:	bf00      	nop
 8005c0e:	e000      	b.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10e      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005c1a:	4b06      	ldr	r3, [pc, #24]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c1e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c2a:	4a02      	ldr	r2, [pc, #8]	@ (8005c34 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c30:	e006      	b.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005c32:	bf00      	nop
 8005c34:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005c4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c50:	2300      	movs	r3, #0
 8005c52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c56:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	d055      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c68:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005c6c:	d033      	beq.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005c6e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005c72:	d82c      	bhi.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c78:	d02f      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005c7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c7e:	d826      	bhi.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c80:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005c84:	d02b      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005c86:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005c8a:	d820      	bhi.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c90:	d012      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005c92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c96:	d81a      	bhi.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d022      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ca0:	d115      	bne.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	2100      	movs	r1, #0
 8005caa:	4618      	mov	r0, r3
 8005cac:	f001 fcc0 	bl	8007630 <RCCEx_PLL2_Config>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005cb6:	e015      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cbc:	3328      	adds	r3, #40	@ 0x28
 8005cbe:	2102      	movs	r1, #2
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f001 fd67 	bl	8007794 <RCCEx_PLL3_Config>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005ccc:	e00a      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cd4:	e006      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cd6:	bf00      	nop
 8005cd8:	e004      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cda:	bf00      	nop
 8005cdc:	e002      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005cde:	bf00      	nop
 8005ce0:	e000      	b.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005ce2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ce4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10b      	bne.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005cec:	4ba1      	ldr	r3, [pc, #644]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cf0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005cfc:	4a9d      	ldr	r2, [pc, #628]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005cfe:	430b      	orrs	r3, r1
 8005d00:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d02:	e003      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f002 0308 	and.w	r3, r2, #8
 8005d18:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005d22:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005d26:	460b      	mov	r3, r1
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	d01e      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d38:	d10c      	bne.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d3e:	3328      	adds	r3, #40	@ 0x28
 8005d40:	2102      	movs	r1, #2
 8005d42:	4618      	mov	r0, r3
 8005d44:	f001 fd26 	bl	8007794 <RCCEx_PLL3_Config>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d002      	beq.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005d54:	4b87      	ldr	r3, [pc, #540]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d58:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d64:	4a83      	ldr	r2, [pc, #524]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005d66:	430b      	orrs	r3, r1
 8005d68:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	f002 0310 	and.w	r3, r2, #16
 8005d76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005d80:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005d84:	460b      	mov	r3, r1
 8005d86:	4313      	orrs	r3, r2
 8005d88:	d01e      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005d92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d96:	d10c      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d9c:	3328      	adds	r3, #40	@ 0x28
 8005d9e:	2102      	movs	r1, #2
 8005da0:	4618      	mov	r0, r3
 8005da2:	f001 fcf7 	bl	8007794 <RCCEx_PLL3_Config>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d002      	beq.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005db2:	4b70      	ldr	r3, [pc, #448]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005db4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005dc2:	4a6c      	ldr	r2, [pc, #432]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dc4:	430b      	orrs	r3, r1
 8005dc6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005dd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dd8:	2300      	movs	r3, #0
 8005dda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005dde:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005de2:	460b      	mov	r3, r1
 8005de4:	4313      	orrs	r3, r2
 8005de6:	d03e      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005df4:	d022      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005df6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dfa:	d81b      	bhi.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d003      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e04:	d00b      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005e06:	e015      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0c:	3308      	adds	r3, #8
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4618      	mov	r0, r3
 8005e12:	f001 fc0d 	bl	8007630 <RCCEx_PLL2_Config>
 8005e16:	4603      	mov	r3, r0
 8005e18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005e1c:	e00f      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e22:	3328      	adds	r3, #40	@ 0x28
 8005e24:	2102      	movs	r1, #2
 8005e26:	4618      	mov	r0, r3
 8005e28:	f001 fcb4 	bl	8007794 <RCCEx_PLL3_Config>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005e32:	e004      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e3a:	e000      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005e3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10b      	bne.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e46:	4b4b      	ldr	r3, [pc, #300]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e4a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005e56:	4a47      	ldr	r2, [pc, #284]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e58:	430b      	orrs	r3, r1
 8005e5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e5c:	e003      	b.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e6e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005e72:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e74:	2300      	movs	r3, #0
 8005e76:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e78:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	d03b      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005e82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e8e:	d01f      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005e90:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e94:	d818      	bhi.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005e96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e9a:	d003      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005e9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ea0:	d007      	beq.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005ea2:	e011      	b.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ea4:	4b33      	ldr	r3, [pc, #204]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea8:	4a32      	ldr	r2, [pc, #200]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005eb0:	e00f      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eb6:	3328      	adds	r3, #40	@ 0x28
 8005eb8:	2101      	movs	r1, #1
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f001 fc6a 	bl	8007794 <RCCEx_PLL3_Config>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005ec6:	e004      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ece:	e000      	b.n	8005ed2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005ed0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ed2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d10b      	bne.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005eda:	4b26      	ldr	r3, [pc, #152]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ede:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eea:	4a22      	ldr	r2, [pc, #136]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005eec:	430b      	orrs	r3, r1
 8005eee:	6553      	str	r3, [r2, #84]	@ 0x54
 8005ef0:	e003      	b.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ef6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f02:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005f06:	673b      	str	r3, [r7, #112]	@ 0x70
 8005f08:	2300      	movs	r3, #0
 8005f0a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005f0c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005f10:	460b      	mov	r3, r1
 8005f12:	4313      	orrs	r3, r2
 8005f14:	d034      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d003      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005f20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f24:	d007      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005f26:	e011      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f28:	4b12      	ldr	r3, [pc, #72]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2c:	4a11      	ldr	r2, [pc, #68]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005f34:	e00e      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3a:	3308      	adds	r3, #8
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f001 fb76 	bl	8007630 <RCCEx_PLL2_Config>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005f4a:	e003      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d10d      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005f5c:	4b05      	ldr	r3, [pc, #20]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f60:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f6a:	4a02      	ldr	r2, [pc, #8]	@ (8005f74 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f6c:	430b      	orrs	r3, r1
 8005f6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f70:	e006      	b.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005f72:	bf00      	nop
 8005f74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f88:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005f8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005f8e:	2300      	movs	r3, #0
 8005f90:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005f92:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005f96:	460b      	mov	r3, r1
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	d00c      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fa0:	3328      	adds	r3, #40	@ 0x28
 8005fa2:	2102      	movs	r1, #2
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f001 fbf5 	bl	8007794 <RCCEx_PLL3_Config>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d002      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fbe:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005fc2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fc8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	d038      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fde:	d018      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005fe0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fe4:	d811      	bhi.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fea:	d014      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005fec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff0:	d80b      	bhi.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d011      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ffa:	d106      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ffc:	4bc3      	ldr	r3, [pc, #780]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	4ac2      	ldr	r2, [pc, #776]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006002:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006006:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006008:	e008      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006010:	e004      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006012:	bf00      	nop
 8006014:	e002      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006016:	bf00      	nop
 8006018:	e000      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800601a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800601c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10b      	bne.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006024:	4bb9      	ldr	r3, [pc, #740]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006028:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800602c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006034:	4ab5      	ldr	r2, [pc, #724]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006036:	430b      	orrs	r3, r1
 8006038:	6553      	str	r3, [r2, #84]	@ 0x54
 800603a:	e003      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800603c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006040:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800604c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006050:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006052:	2300      	movs	r3, #0
 8006054:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006056:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800605a:	460b      	mov	r3, r1
 800605c:	4313      	orrs	r3, r2
 800605e:	d009      	beq.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006060:	4baa      	ldr	r3, [pc, #680]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006064:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006068:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800606e:	4aa7      	ldr	r2, [pc, #668]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006070:	430b      	orrs	r3, r1
 8006072:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006080:	653b      	str	r3, [r7, #80]	@ 0x50
 8006082:	2300      	movs	r3, #0
 8006084:	657b      	str	r3, [r7, #84]	@ 0x54
 8006086:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800608a:	460b      	mov	r3, r1
 800608c:	4313      	orrs	r3, r2
 800608e:	d00a      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006090:	4b9e      	ldr	r3, [pc, #632]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80060a0:	4a9a      	ldr	r2, [pc, #616]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060a2:	430b      	orrs	r3, r1
 80060a4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80060a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ae:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80060b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060b4:	2300      	movs	r3, #0
 80060b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060b8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80060bc:	460b      	mov	r3, r1
 80060be:	4313      	orrs	r3, r2
 80060c0:	d009      	beq.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80060c2:	4b92      	ldr	r3, [pc, #584]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80060ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060d0:	4a8e      	ldr	r2, [pc, #568]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060d2:	430b      	orrs	r3, r1
 80060d4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80060d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060de:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80060e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80060e4:	2300      	movs	r3, #0
 80060e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80060e8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80060ec:	460b      	mov	r3, r1
 80060ee:	4313      	orrs	r3, r2
 80060f0:	d00e      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80060f2:	4b86      	ldr	r3, [pc, #536]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	4a85      	ldr	r2, [pc, #532]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80060f8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80060fc:	6113      	str	r3, [r2, #16]
 80060fe:	4b83      	ldr	r3, [pc, #524]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006100:	6919      	ldr	r1, [r3, #16]
 8006102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006106:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800610a:	4a80      	ldr	r2, [pc, #512]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800610c:	430b      	orrs	r3, r1
 800610e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006118:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800611c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800611e:	2300      	movs	r3, #0
 8006120:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006122:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006126:	460b      	mov	r3, r1
 8006128:	4313      	orrs	r3, r2
 800612a:	d009      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800612c:	4b77      	ldr	r3, [pc, #476]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800612e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006130:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006138:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800613a:	4a74      	ldr	r2, [pc, #464]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800613c:	430b      	orrs	r3, r1
 800613e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006148:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800614c:	633b      	str	r3, [r7, #48]	@ 0x30
 800614e:	2300      	movs	r3, #0
 8006150:	637b      	str	r3, [r7, #52]	@ 0x34
 8006152:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006156:	460b      	mov	r3, r1
 8006158:	4313      	orrs	r3, r2
 800615a:	d00a      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800615c:	4b6b      	ldr	r3, [pc, #428]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800615e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006160:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006168:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800616c:	4a67      	ldr	r2, [pc, #412]	@ (800630c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800616e:	430b      	orrs	r3, r1
 8006170:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800617a:	2100      	movs	r1, #0
 800617c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006184:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006188:	460b      	mov	r3, r1
 800618a:	4313      	orrs	r3, r2
 800618c:	d011      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800618e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006192:	3308      	adds	r3, #8
 8006194:	2100      	movs	r1, #0
 8006196:	4618      	mov	r0, r3
 8006198:	f001 fa4a 	bl	8007630 <RCCEx_PLL2_Config>
 800619c:	4603      	mov	r3, r0
 800619e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80061b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	2100      	movs	r1, #0
 80061bc:	6239      	str	r1, [r7, #32]
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80061c4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80061c8:	460b      	mov	r3, r1
 80061ca:	4313      	orrs	r3, r2
 80061cc:	d011      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d2:	3308      	adds	r3, #8
 80061d4:	2101      	movs	r1, #1
 80061d6:	4618      	mov	r0, r3
 80061d8:	f001 fa2a 	bl	8007630 <RCCEx_PLL2_Config>
 80061dc:	4603      	mov	r3, r0
 80061de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80061e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80061f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fa:	2100      	movs	r1, #0
 80061fc:	61b9      	str	r1, [r7, #24]
 80061fe:	f003 0304 	and.w	r3, r3, #4
 8006202:	61fb      	str	r3, [r7, #28]
 8006204:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006208:	460b      	mov	r3, r1
 800620a:	4313      	orrs	r3, r2
 800620c:	d011      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800620e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006212:	3308      	adds	r3, #8
 8006214:	2102      	movs	r1, #2
 8006216:	4618      	mov	r0, r3
 8006218:	f001 fa0a 	bl	8007630 <RCCEx_PLL2_Config>
 800621c:	4603      	mov	r3, r0
 800621e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800622a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800622e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	2100      	movs	r1, #0
 800623c:	6139      	str	r1, [r7, #16]
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006248:	460b      	mov	r3, r1
 800624a:	4313      	orrs	r3, r2
 800624c:	d011      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800624e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006252:	3328      	adds	r3, #40	@ 0x28
 8006254:	2100      	movs	r1, #0
 8006256:	4618      	mov	r0, r3
 8006258:	f001 fa9c 	bl	8007794 <RCCEx_PLL3_Config>
 800625c:	4603      	mov	r3, r0
 800625e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006262:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800626a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800626e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627a:	2100      	movs	r1, #0
 800627c:	60b9      	str	r1, [r7, #8]
 800627e:	f003 0310 	and.w	r3, r3, #16
 8006282:	60fb      	str	r3, [r7, #12]
 8006284:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006288:	460b      	mov	r3, r1
 800628a:	4313      	orrs	r3, r2
 800628c:	d011      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800628e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006292:	3328      	adds	r3, #40	@ 0x28
 8006294:	2101      	movs	r1, #1
 8006296:	4618      	mov	r0, r3
 8006298:	f001 fa7c 	bl	8007794 <RCCEx_PLL3_Config>
 800629c:	4603      	mov	r3, r0
 800629e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d003      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80062b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ba:	2100      	movs	r1, #0
 80062bc:	6039      	str	r1, [r7, #0]
 80062be:	f003 0320 	and.w	r3, r3, #32
 80062c2:	607b      	str	r3, [r7, #4]
 80062c4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80062c8:	460b      	mov	r3, r1
 80062ca:	4313      	orrs	r3, r2
 80062cc:	d011      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80062ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d2:	3328      	adds	r3, #40	@ 0x28
 80062d4:	2102      	movs	r1, #2
 80062d6:	4618      	mov	r0, r3
 80062d8:	f001 fa5c 	bl	8007794 <RCCEx_PLL3_Config>
 80062dc:	4603      	mov	r3, r0
 80062de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80062f2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	e000      	b.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
}
 8006300:	4618      	mov	r0, r3
 8006302:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006306:	46bd      	mov	sp, r7
 8006308:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800630c:	58024400 	.word	0x58024400

08006310 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b090      	sub	sp, #64	@ 0x40
 8006314:	af00      	add	r7, sp, #0
 8006316:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800631a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800631e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006322:	430b      	orrs	r3, r1
 8006324:	f040 8094 	bne.w	8006450 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006328:	4b9e      	ldr	r3, [pc, #632]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800632a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800632c:	f003 0307 	and.w	r3, r3, #7
 8006330:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	2b04      	cmp	r3, #4
 8006336:	f200 8087 	bhi.w	8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800633a:	a201      	add	r2, pc, #4	@ (adr r2, 8006340 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800633c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006340:	08006355 	.word	0x08006355
 8006344:	0800637d 	.word	0x0800637d
 8006348:	080063a5 	.word	0x080063a5
 800634c:	08006441 	.word	0x08006441
 8006350:	080063cd 	.word	0x080063cd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006354:	4b93      	ldr	r3, [pc, #588]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800635c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006360:	d108      	bne.n	8006374 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006366:	4618      	mov	r0, r3
 8006368:	f001 f810 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800636c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006370:	f000 bd45 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006374:	2300      	movs	r3, #0
 8006376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006378:	f000 bd41 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800637c:	4b89      	ldr	r3, [pc, #548]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006384:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006388:	d108      	bne.n	800639c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800638a:	f107 0318 	add.w	r3, r7, #24
 800638e:	4618      	mov	r0, r3
 8006390:	f000 fd54 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006398:	f000 bd31 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800639c:	2300      	movs	r3, #0
 800639e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a0:	f000 bd2d 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80063a4:	4b7f      	ldr	r3, [pc, #508]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063b0:	d108      	bne.n	80063c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063b2:	f107 030c 	add.w	r3, r7, #12
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 fe94 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063c0:	f000 bd1d 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80063c4:	2300      	movs	r3, #0
 80063c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063c8:	f000 bd19 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80063cc:	4b75      	ldr	r3, [pc, #468]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80063d4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80063d6:	4b73      	ldr	r3, [pc, #460]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0304 	and.w	r3, r3, #4
 80063de:	2b04      	cmp	r3, #4
 80063e0:	d10c      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80063e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d109      	bne.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e8:	4b6e      	ldr	r3, [pc, #440]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	08db      	lsrs	r3, r3, #3
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	4a6d      	ldr	r2, [pc, #436]	@ (80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80063f4:	fa22 f303 	lsr.w	r3, r2, r3
 80063f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80063fa:	e01f      	b.n	800643c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80063fc:	4b69      	ldr	r3, [pc, #420]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006408:	d106      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800640a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800640c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006410:	d102      	bne.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006412:	4b66      	ldr	r3, [pc, #408]	@ (80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006414:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006416:	e011      	b.n	800643c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006418:	4b62      	ldr	r3, [pc, #392]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006420:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006424:	d106      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006428:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800642c:	d102      	bne.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800642e:	4b60      	ldr	r3, [pc, #384]	@ (80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006432:	e003      	b.n	800643c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006434:	2300      	movs	r3, #0
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006438:	f000 bce1 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800643c:	f000 bcdf 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006440:	4b5c      	ldr	r3, [pc, #368]	@ (80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006444:	f000 bcdb 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006448:	2300      	movs	r3, #0
 800644a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800644c:	f000 bcd7 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006454:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006458:	430b      	orrs	r3, r1
 800645a:	f040 80ad 	bne.w	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800645e:	4b51      	ldr	r3, [pc, #324]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006462:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006466:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800646a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800646e:	d056      	beq.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006472:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006476:	f200 8090 	bhi.w	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800647a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647c:	2bc0      	cmp	r3, #192	@ 0xc0
 800647e:	f000 8088 	beq.w	8006592 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006484:	2bc0      	cmp	r3, #192	@ 0xc0
 8006486:	f200 8088 	bhi.w	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800648a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648c:	2b80      	cmp	r3, #128	@ 0x80
 800648e:	d032      	beq.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006492:	2b80      	cmp	r3, #128	@ 0x80
 8006494:	f200 8081 	bhi.w	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800649e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a0:	2b40      	cmp	r3, #64	@ 0x40
 80064a2:	d014      	beq.n	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80064a4:	e079      	b.n	800659a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064a6:	4b3f      	ldr	r3, [pc, #252]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064b2:	d108      	bne.n	80064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064b8:	4618      	mov	r0, r3
 80064ba:	f000 ff67 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064c2:	f000 bc9c 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064c6:	2300      	movs	r3, #0
 80064c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ca:	f000 bc98 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064ce:	4b35      	ldr	r3, [pc, #212]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064da:	d108      	bne.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064dc:	f107 0318 	add.w	r3, r7, #24
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 fcab 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064ea:	f000 bc88 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80064ee:	2300      	movs	r3, #0
 80064f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064f2:	f000 bc84 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064f6:	4b2b      	ldr	r3, [pc, #172]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006502:	d108      	bne.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006504:	f107 030c 	add.w	r3, r7, #12
 8006508:	4618      	mov	r0, r3
 800650a:	f000 fdeb 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006512:	f000 bc74 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800651a:	f000 bc70 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800651e:	4b21      	ldr	r3, [pc, #132]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006522:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006526:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006528:	4b1e      	ldr	r3, [pc, #120]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b04      	cmp	r3, #4
 8006532:	d10c      	bne.n	800654e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006536:	2b00      	cmp	r3, #0
 8006538:	d109      	bne.n	800654e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800653a:	4b1a      	ldr	r3, [pc, #104]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	08db      	lsrs	r3, r3, #3
 8006540:	f003 0303 	and.w	r3, r3, #3
 8006544:	4a18      	ldr	r2, [pc, #96]	@ (80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006546:	fa22 f303 	lsr.w	r3, r2, r3
 800654a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800654c:	e01f      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800654e:	4b15      	ldr	r3, [pc, #84]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006556:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800655a:	d106      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800655c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800655e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006562:	d102      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006564:	4b11      	ldr	r3, [pc, #68]	@ (80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006568:	e011      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800656a:	4b0e      	ldr	r3, [pc, #56]	@ (80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006572:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006576:	d106      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800657a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800657e:	d102      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006580:	4b0b      	ldr	r3, [pc, #44]	@ (80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006582:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006584:	e003      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006586:	2300      	movs	r3, #0
 8006588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800658a:	f000 bc38 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800658e:	f000 bc36 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006592:	4b08      	ldr	r3, [pc, #32]	@ (80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006596:	f000 bc32 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800659a:	2300      	movs	r3, #0
 800659c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800659e:	f000 bc2e 	b.w	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80065a2:	bf00      	nop
 80065a4:	58024400 	.word	0x58024400
 80065a8:	03d09000 	.word	0x03d09000
 80065ac:	003d0900 	.word	0x003d0900
 80065b0:	018cba80 	.word	0x018cba80
 80065b4:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80065b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065bc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80065c0:	430b      	orrs	r3, r1
 80065c2:	f040 809c 	bne.w	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80065c6:	4b9e      	ldr	r3, [pc, #632]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80065c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ca:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80065ce:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80065d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065d6:	d054      	beq.n	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80065d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80065de:	f200 808b 	bhi.w	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80065e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80065e8:	f000 8083 	beq.w	80066f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80065f2:	f200 8081 	bhi.w	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065fc:	d02f      	beq.n	800665e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80065fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006600:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006604:	d878      	bhi.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	2b00      	cmp	r3, #0
 800660a:	d004      	beq.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800660c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800660e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006612:	d012      	beq.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006614:	e070      	b.n	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006616:	4b8a      	ldr	r3, [pc, #552]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800661e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006622:	d107      	bne.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006628:	4618      	mov	r0, r3
 800662a:	f000 feaf 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800662e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006632:	e3e4      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006634:	2300      	movs	r3, #0
 8006636:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006638:	e3e1      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800663a:	4b81      	ldr	r3, [pc, #516]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006642:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006646:	d107      	bne.n	8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006648:	f107 0318 	add.w	r3, r7, #24
 800664c:	4618      	mov	r0, r3
 800664e:	f000 fbf5 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006656:	e3d2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006658:	2300      	movs	r3, #0
 800665a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800665c:	e3cf      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800665e:	4b78      	ldr	r3, [pc, #480]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800666a:	d107      	bne.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800666c:	f107 030c 	add.w	r3, r7, #12
 8006670:	4618      	mov	r0, r3
 8006672:	f000 fd37 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800667a:	e3c0      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800667c:	2300      	movs	r3, #0
 800667e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006680:	e3bd      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006682:	4b6f      	ldr	r3, [pc, #444]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006686:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800668a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800668c:	4b6c      	ldr	r3, [pc, #432]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b04      	cmp	r3, #4
 8006696:	d10c      	bne.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8006698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669a:	2b00      	cmp	r3, #0
 800669c:	d109      	bne.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800669e:	4b68      	ldr	r3, [pc, #416]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	08db      	lsrs	r3, r3, #3
 80066a4:	f003 0303 	and.w	r3, r3, #3
 80066a8:	4a66      	ldr	r2, [pc, #408]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80066aa:	fa22 f303 	lsr.w	r3, r2, r3
 80066ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066b0:	e01e      	b.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80066b2:	4b63      	ldr	r3, [pc, #396]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066be:	d106      	bne.n	80066ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80066c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c6:	d102      	bne.n	80066ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80066c8:	4b5f      	ldr	r3, [pc, #380]	@ (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80066ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066cc:	e010      	b.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80066ce:	4b5c      	ldr	r3, [pc, #368]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066da:	d106      	bne.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80066dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066e2:	d102      	bne.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80066e4:	4b59      	ldr	r3, [pc, #356]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80066e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80066e8:	e002      	b.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80066ee:	e386      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80066f0:	e385      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80066f2:	4b57      	ldr	r3, [pc, #348]	@ (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80066f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066f6:	e382      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80066f8:	2300      	movs	r3, #0
 80066fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066fc:	e37f      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80066fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006702:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006706:	430b      	orrs	r3, r1
 8006708:	f040 80a7 	bne.w	800685a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800670c:	4b4c      	ldr	r3, [pc, #304]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800670e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006710:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006714:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006718:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800671c:	d055      	beq.n	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800671e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006724:	f200 8096 	bhi.w	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800672e:	f000 8084 	beq.w	800683a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006738:	f200 808c 	bhi.w	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800673c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006742:	d030      	beq.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006746:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800674a:	f200 8083 	bhi.w	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006750:	2b00      	cmp	r3, #0
 8006752:	d004      	beq.n	800675e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006756:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800675a:	d012      	beq.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800675c:	e07a      	b.n	8006854 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800675e:	4b38      	ldr	r3, [pc, #224]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006766:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800676a:	d107      	bne.n	800677c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800676c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006770:	4618      	mov	r0, r3
 8006772:	f000 fe0b 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800677a:	e340      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800677c:	2300      	movs	r3, #0
 800677e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006780:	e33d      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006782:	4b2f      	ldr	r3, [pc, #188]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800678a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800678e:	d107      	bne.n	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006790:	f107 0318 	add.w	r3, r7, #24
 8006794:	4618      	mov	r0, r3
 8006796:	f000 fb51 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800679e:	e32e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067a0:	2300      	movs	r3, #0
 80067a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a4:	e32b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067a6:	4b26      	ldr	r3, [pc, #152]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067b2:	d107      	bne.n	80067c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067b4:	f107 030c 	add.w	r3, r7, #12
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 fc93 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067c2:	e31c      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067c8:	e319      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80067ca:	4b1d      	ldr	r3, [pc, #116]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067ce:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80067d2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80067d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0304 	and.w	r3, r3, #4
 80067dc:	2b04      	cmp	r3, #4
 80067de:	d10c      	bne.n	80067fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80067e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d109      	bne.n	80067fa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067e6:	4b16      	ldr	r3, [pc, #88]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	08db      	lsrs	r3, r3, #3
 80067ec:	f003 0303 	and.w	r3, r3, #3
 80067f0:	4a14      	ldr	r2, [pc, #80]	@ (8006844 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80067f2:	fa22 f303 	lsr.w	r3, r2, r3
 80067f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80067f8:	e01e      	b.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80067fa:	4b11      	ldr	r3, [pc, #68]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006806:	d106      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800680a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800680e:	d102      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006810:	4b0d      	ldr	r3, [pc, #52]	@ (8006848 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006814:	e010      	b.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006816:	4b0a      	ldr	r3, [pc, #40]	@ (8006840 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800681e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006822:	d106      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006826:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800682a:	d102      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800682c:	4b07      	ldr	r3, [pc, #28]	@ (800684c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006830:	e002      	b.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006836:	e2e2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006838:	e2e1      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800683a:	4b05      	ldr	r3, [pc, #20]	@ (8006850 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800683c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800683e:	e2de      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006840:	58024400 	.word	0x58024400
 8006844:	03d09000 	.word	0x03d09000
 8006848:	003d0900 	.word	0x003d0900
 800684c:	018cba80 	.word	0x018cba80
 8006850:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006854:	2300      	movs	r3, #0
 8006856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006858:	e2d1      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800685a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800685e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006862:	430b      	orrs	r3, r1
 8006864:	f040 809c 	bne.w	80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006868:	4b93      	ldr	r3, [pc, #588]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800686a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800686c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006870:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006874:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006878:	d054      	beq.n	8006924 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006880:	f200 808b 	bhi.w	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006886:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800688a:	f000 8083 	beq.w	8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800688e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006890:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006894:	f200 8081 	bhi.w	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800689e:	d02f      	beq.n	8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80068a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068a6:	d878      	bhi.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80068a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d004      	beq.n	80068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80068ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068b4:	d012      	beq.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80068b6:	e070      	b.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80068b8:	4b7f      	ldr	r3, [pc, #508]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068c4:	d107      	bne.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80068c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068ca:	4618      	mov	r0, r3
 80068cc:	f000 fd5e 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80068d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068d4:	e293      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068d6:	2300      	movs	r3, #0
 80068d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068da:	e290      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80068dc:	4b76      	ldr	r3, [pc, #472]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80068e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068e8:	d107      	bne.n	80068fa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80068ea:	f107 0318 	add.w	r3, r7, #24
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 faa4 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80068f8:	e281      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80068fa:	2300      	movs	r3, #0
 80068fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068fe:	e27e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006900:	4b6d      	ldr	r3, [pc, #436]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800690c:	d107      	bne.n	800691e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800690e:	f107 030c 	add.w	r3, r7, #12
 8006912:	4618      	mov	r0, r3
 8006914:	f000 fbe6 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800691c:	e26f      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800691e:	2300      	movs	r3, #0
 8006920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006922:	e26c      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006924:	4b64      	ldr	r3, [pc, #400]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006928:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800692c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800692e:	4b62      	ldr	r3, [pc, #392]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b04      	cmp	r3, #4
 8006938:	d10c      	bne.n	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800693a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800693c:	2b00      	cmp	r3, #0
 800693e:	d109      	bne.n	8006954 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006940:	4b5d      	ldr	r3, [pc, #372]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	08db      	lsrs	r3, r3, #3
 8006946:	f003 0303 	and.w	r3, r3, #3
 800694a:	4a5c      	ldr	r2, [pc, #368]	@ (8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800694c:	fa22 f303 	lsr.w	r3, r2, r3
 8006950:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006952:	e01e      	b.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006954:	4b58      	ldr	r3, [pc, #352]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800695c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006960:	d106      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006964:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006968:	d102      	bne.n	8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800696a:	4b55      	ldr	r3, [pc, #340]	@ (8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800696c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800696e:	e010      	b.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006970:	4b51      	ldr	r3, [pc, #324]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006978:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800697c:	d106      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800697e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006984:	d102      	bne.n	800698c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006986:	4b4f      	ldr	r3, [pc, #316]	@ (8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800698a:	e002      	b.n	8006992 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800698c:	2300      	movs	r3, #0
 800698e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006990:	e235      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006992:	e234      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006994:	4b4c      	ldr	r3, [pc, #304]	@ (8006ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006998:	e231      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800699a:	2300      	movs	r3, #0
 800699c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800699e:	e22e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80069a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069a4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80069a8:	430b      	orrs	r3, r1
 80069aa:	f040 808f 	bne.w	8006acc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80069ae:	4b42      	ldr	r3, [pc, #264]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80069b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069b2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80069b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80069b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069be:	d06b      	beq.n	8006a98 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 80069c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069c6:	d874      	bhi.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80069c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ca:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069ce:	d056      	beq.n	8006a7e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80069d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069d6:	d86c      	bhi.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80069d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069de:	d03b      	beq.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80069e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069e6:	d864      	bhi.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80069e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069ee:	d021      	beq.n	8006a34 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80069f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069f6:	d85c      	bhi.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80069f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d004      	beq.n	8006a08 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80069fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a04:	d004      	beq.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006a06:	e054      	b.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006a08:	f7fe fa62 	bl	8004ed0 <HAL_RCC_GetPCLK1Freq>
 8006a0c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a0e:	e1f6      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006a10:	4b29      	ldr	r3, [pc, #164]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a1c:	d107      	bne.n	8006a2e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a1e:	f107 0318 	add.w	r3, r7, #24
 8006a22:	4618      	mov	r0, r3
 8006a24:	f000 fa0a 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a2c:	e1e7      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a32:	e1e4      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006a34:	4b20      	ldr	r3, [pc, #128]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a40:	d107      	bne.n	8006a52 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a42:	f107 030c 	add.w	r3, r7, #12
 8006a46:	4618      	mov	r0, r3
 8006a48:	f000 fb4c 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a50:	e1d5      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a52:	2300      	movs	r3, #0
 8006a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a56:	e1d2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006a58:	4b17      	ldr	r3, [pc, #92]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0304 	and.w	r3, r3, #4
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d109      	bne.n	8006a78 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a64:	4b14      	ldr	r3, [pc, #80]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	08db      	lsrs	r3, r3, #3
 8006a6a:	f003 0303 	and.w	r3, r3, #3
 8006a6e:	4a13      	ldr	r2, [pc, #76]	@ (8006abc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006a70:	fa22 f303 	lsr.w	r3, r2, r3
 8006a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a76:	e1c2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a7c:	e1bf      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a8a:	d102      	bne.n	8006a92 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006a90:	e1b5      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006a92:	2300      	movs	r3, #0
 8006a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a96:	e1b2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006a98:	4b07      	ldr	r3, [pc, #28]	@ (8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006aa0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006aa4:	d102      	bne.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006aa6:	4b07      	ldr	r3, [pc, #28]	@ (8006ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006aaa:	e1a8      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006aac:	2300      	movs	r3, #0
 8006aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ab0:	e1a5      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ab6:	e1a2      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ab8:	58024400 	.word	0x58024400
 8006abc:	03d09000 	.word	0x03d09000
 8006ac0:	003d0900 	.word	0x003d0900
 8006ac4:	018cba80 	.word	0x018cba80
 8006ac8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006acc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ad0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006ad4:	430b      	orrs	r3, r1
 8006ad6:	d173      	bne.n	8006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006ad8:	4b9c      	ldr	r3, [pc, #624]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006adc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ae0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006ae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ae8:	d02f      	beq.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006af0:	d863      	bhi.n	8006bba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d004      	beq.n	8006b02 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006afe:	d012      	beq.n	8006b26 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006b00:	e05b      	b.n	8006bba <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006b02:	4b92      	ldr	r3, [pc, #584]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006b0e:	d107      	bne.n	8006b20 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006b10:	f107 0318 	add.w	r3, r7, #24
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 f991 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b1e:	e16e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b20:	2300      	movs	r3, #0
 8006b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b24:	e16b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006b26:	4b89      	ldr	r3, [pc, #548]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b32:	d107      	bne.n	8006b44 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b34:	f107 030c 	add.w	r3, r7, #12
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f000 fad3 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b42:	e15c      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b44:	2300      	movs	r3, #0
 8006b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b48:	e159      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b4a:	4b80      	ldr	r3, [pc, #512]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b4e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b52:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b54:	4b7d      	ldr	r3, [pc, #500]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f003 0304 	and.w	r3, r3, #4
 8006b5c:	2b04      	cmp	r3, #4
 8006b5e:	d10c      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006b60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d109      	bne.n	8006b7a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b66:	4b79      	ldr	r3, [pc, #484]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	08db      	lsrs	r3, r3, #3
 8006b6c:	f003 0303 	and.w	r3, r3, #3
 8006b70:	4a77      	ldr	r2, [pc, #476]	@ (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006b72:	fa22 f303 	lsr.w	r3, r2, r3
 8006b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b78:	e01e      	b.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b7a:	4b74      	ldr	r3, [pc, #464]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b86:	d106      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b8e:	d102      	bne.n	8006b96 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006b90:	4b70      	ldr	r3, [pc, #448]	@ (8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b94:	e010      	b.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b96:	4b6d      	ldr	r3, [pc, #436]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ba2:	d106      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006ba4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ba6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006baa:	d102      	bne.n	8006bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006bac:	4b6a      	ldr	r3, [pc, #424]	@ (8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006bb0:	e002      	b.n	8006bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006bb6:	e122      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006bb8:	e121      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006bbe:	e11e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bc4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006bc8:	430b      	orrs	r3, r1
 8006bca:	d133      	bne.n	8006c34 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006bcc:	4b5f      	ldr	r3, [pc, #380]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006bce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006bd4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d004      	beq.n	8006be6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006be2:	d012      	beq.n	8006c0a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006be4:	e023      	b.n	8006c2e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006be6:	4b59      	ldr	r3, [pc, #356]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bf2:	d107      	bne.n	8006c04 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 fbc7 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c02:	e0fc      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c04:	2300      	movs	r3, #0
 8006c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c08:	e0f9      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c0a:	4b50      	ldr	r3, [pc, #320]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c16:	d107      	bne.n	8006c28 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c18:	f107 0318 	add.w	r3, r7, #24
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f000 f90d 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c26:	e0ea      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c2c:	e0e7      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c32:	e0e4      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c38:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006c3c:	430b      	orrs	r3, r1
 8006c3e:	f040 808d 	bne.w	8006d5c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006c42:	4b42      	ldr	r3, [pc, #264]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c46:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006c4a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c52:	d06b      	beq.n	8006d2c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c5a:	d874      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c62:	d056      	beq.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c6a:	d86c      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c72:	d03b      	beq.n	8006cec <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c7a:	d864      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c82:	d021      	beq.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c8a:	d85c      	bhi.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d004      	beq.n	8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c98:	d004      	beq.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006c9a:	e054      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006c9c:	f000 f8b8 	bl	8006e10 <HAL_RCCEx_GetD3PCLK1Freq>
 8006ca0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ca2:	e0ac      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ca4:	4b29      	ldr	r3, [pc, #164]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006cac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cb0:	d107      	bne.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cb2:	f107 0318 	add.w	r3, r7, #24
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 f8c0 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006cc0:	e09d      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cc6:	e09a      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006cc8:	4b20      	ldr	r3, [pc, #128]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd4:	d107      	bne.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006cd6:	f107 030c 	add.w	r3, r7, #12
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f000 fa02 	bl	80070e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ce4:	e08b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cea:	e088      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006cec:	4b17      	ldr	r3, [pc, #92]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0304 	and.w	r3, r3, #4
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	d109      	bne.n	8006d0c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cf8:	4b14      	ldr	r3, [pc, #80]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	08db      	lsrs	r3, r3, #3
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	4a13      	ldr	r2, [pc, #76]	@ (8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006d04:	fa22 f303 	lsr.w	r3, r2, r3
 8006d08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d0a:	e078      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d10:	e075      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006d12:	4b0e      	ldr	r3, [pc, #56]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d1e:	d102      	bne.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8006d20:	4b0c      	ldr	r3, [pc, #48]	@ (8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d24:	e06b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d26:	2300      	movs	r3, #0
 8006d28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d2a:	e068      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006d2c:	4b07      	ldr	r3, [pc, #28]	@ (8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d38:	d102      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8006d3a:	4b07      	ldr	r3, [pc, #28]	@ (8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d3e:	e05e      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d44:	e05b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006d46:	2300      	movs	r3, #0
 8006d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d4a:	e058      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006d4c:	58024400 	.word	0x58024400
 8006d50:	03d09000 	.word	0x03d09000
 8006d54:	003d0900 	.word	0x003d0900
 8006d58:	018cba80 	.word	0x018cba80
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006d5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d60:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006d64:	430b      	orrs	r3, r1
 8006d66:	d148      	bne.n	8006dfa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006d68:	4b27      	ldr	r3, [pc, #156]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d70:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d74:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d78:	d02a      	beq.n	8006dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d80:	d838      	bhi.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d004      	beq.n	8006d92 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d8e:	d00d      	beq.n	8006dac <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006d90:	e030      	b.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006d92:	4b1d      	ldr	r3, [pc, #116]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d9e:	d102      	bne.n	8006da6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006da0:	4b1a      	ldr	r3, [pc, #104]	@ (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8006da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006da4:	e02b      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006da6:	2300      	movs	r3, #0
 8006da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006daa:	e028      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006dac:	4b16      	ldr	r3, [pc, #88]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006db4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006db8:	d107      	bne.n	8006dca <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006dba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 fae4 	bl	800738c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dc8:	e019      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dce:	e016      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006dd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ddc:	d107      	bne.n	8006dee <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dde:	f107 0318 	add.w	r3, r7, #24
 8006de2:	4618      	mov	r0, r3
 8006de4:	f000 f82a 	bl	8006e3c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dec:	e007      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dee:	2300      	movs	r3, #0
 8006df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006df2:	e004      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006df4:	2300      	movs	r3, #0
 8006df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006df8:	e001      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3740      	adds	r7, #64	@ 0x40
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	58024400 	.word	0x58024400
 8006e0c:	018cba80 	.word	0x018cba80

08006e10 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006e14:	f7fe f82c 	bl	8004e70 <HAL_RCC_GetHCLKFreq>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	4b06      	ldr	r3, [pc, #24]	@ (8006e34 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006e1c:	6a1b      	ldr	r3, [r3, #32]
 8006e1e:	091b      	lsrs	r3, r3, #4
 8006e20:	f003 0307 	and.w	r3, r3, #7
 8006e24:	4904      	ldr	r1, [pc, #16]	@ (8006e38 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006e26:	5ccb      	ldrb	r3, [r1, r3]
 8006e28:	f003 031f 	and.w	r3, r3, #31
 8006e2c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	58024400 	.word	0x58024400
 8006e38:	08007968 	.word	0x08007968

08006e3c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b089      	sub	sp, #36	@ 0x24
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e44:	4ba1      	ldr	r3, [pc, #644]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e48:	f003 0303 	and.w	r3, r3, #3
 8006e4c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006e4e:	4b9f      	ldr	r3, [pc, #636]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e52:	0b1b      	lsrs	r3, r3, #12
 8006e54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e58:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006e5a:	4b9c      	ldr	r3, [pc, #624]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5e:	091b      	lsrs	r3, r3, #4
 8006e60:	f003 0301 	and.w	r3, r3, #1
 8006e64:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006e66:	4b99      	ldr	r3, [pc, #612]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e6a:	08db      	lsrs	r3, r3, #3
 8006e6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	fb02 f303 	mul.w	r3, r2, r3
 8006e76:	ee07 3a90 	vmov	s15, r3
 8006e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e7e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 8111 	beq.w	80070ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	f000 8083 	beq.w	8006f98 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	f200 80a1 	bhi.w	8006fdc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006e9a:	69bb      	ldr	r3, [r7, #24]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d003      	beq.n	8006ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d056      	beq.n	8006f54 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006ea6:	e099      	b.n	8006fdc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ea8:	4b88      	ldr	r3, [pc, #544]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0320 	and.w	r3, r3, #32
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d02d      	beq.n	8006f10 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006eb4:	4b85      	ldr	r3, [pc, #532]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	08db      	lsrs	r3, r3, #3
 8006eba:	f003 0303 	and.w	r3, r3, #3
 8006ebe:	4a84      	ldr	r2, [pc, #528]	@ (80070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006ec0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ec4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	ee07 3a90 	vmov	s15, r3
 8006ecc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	ee07 3a90 	vmov	s15, r3
 8006ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ede:	4b7b      	ldr	r3, [pc, #492]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ee6:	ee07 3a90 	vmov	s15, r3
 8006eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006eee:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ef2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006f0e:	e087      	b.n	8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	ee07 3a90 	vmov	s15, r3
 8006f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f1a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80070d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f22:	4b6a      	ldr	r3, [pc, #424]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f2a:	ee07 3a90 	vmov	s15, r3
 8006f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f32:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f36:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f52:	e065      	b.n	8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	ee07 3a90 	vmov	s15, r3
 8006f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f5e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80070dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f66:	4b59      	ldr	r3, [pc, #356]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f6e:	ee07 3a90 	vmov	s15, r3
 8006f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f76:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f7a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f96:	e043      	b.n	8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	ee07 3a90 	vmov	s15, r3
 8006f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80070e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006faa:	4b48      	ldr	r3, [pc, #288]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fb2:	ee07 3a90 	vmov	s15, r3
 8006fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fba:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fbe:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006fda:	e021      	b.n	8007020 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	ee07 3a90 	vmov	s15, r3
 8006fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80070dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006fea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fee:	4b37      	ldr	r3, [pc, #220]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ff6:	ee07 3a90 	vmov	s15, r3
 8006ffa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ffe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007002:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007006:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800700a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800700e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007012:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007016:	ee67 7a27 	vmul.f32	s15, s14, s15
 800701a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800701e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007020:	4b2a      	ldr	r3, [pc, #168]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007024:	0a5b      	lsrs	r3, r3, #9
 8007026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007032:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007036:	ee37 7a87 	vadd.f32	s14, s15, s14
 800703a:	edd7 6a07 	vldr	s13, [r7, #28]
 800703e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007042:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007046:	ee17 2a90 	vmov	r2, s15
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800704e:	4b1f      	ldr	r3, [pc, #124]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007052:	0c1b      	lsrs	r3, r3, #16
 8007054:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007058:	ee07 3a90 	vmov	s15, r3
 800705c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007060:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007064:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007068:	edd7 6a07 	vldr	s13, [r7, #28]
 800706c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007070:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007074:	ee17 2a90 	vmov	r2, s15
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800707c:	4b13      	ldr	r3, [pc, #76]	@ (80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800707e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007080:	0e1b      	lsrs	r3, r3, #24
 8007082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800708e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007092:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007096:	edd7 6a07 	vldr	s13, [r7, #28]
 800709a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800709e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070a2:	ee17 2a90 	vmov	r2, s15
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80070aa:	e008      	b.n	80070be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	609a      	str	r2, [r3, #8]
}
 80070be:	bf00      	nop
 80070c0:	3724      	adds	r7, #36	@ 0x24
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	58024400 	.word	0x58024400
 80070d0:	03d09000 	.word	0x03d09000
 80070d4:	46000000 	.word	0x46000000
 80070d8:	4c742400 	.word	0x4c742400
 80070dc:	4a742400 	.word	0x4a742400
 80070e0:	4bc65d40 	.word	0x4bc65d40

080070e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b089      	sub	sp, #36	@ 0x24
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80070ec:	4ba1      	ldr	r3, [pc, #644]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f0:	f003 0303 	and.w	r3, r3, #3
 80070f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80070f6:	4b9f      	ldr	r3, [pc, #636]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070fa:	0d1b      	lsrs	r3, r3, #20
 80070fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007100:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007102:	4b9c      	ldr	r3, [pc, #624]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007106:	0a1b      	lsrs	r3, r3, #8
 8007108:	f003 0301 	and.w	r3, r3, #1
 800710c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800710e:	4b99      	ldr	r3, [pc, #612]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007112:	08db      	lsrs	r3, r3, #3
 8007114:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007118:	693a      	ldr	r2, [r7, #16]
 800711a:	fb02 f303 	mul.w	r3, r2, r3
 800711e:	ee07 3a90 	vmov	s15, r3
 8007122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007126:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 8111 	beq.w	8007354 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	2b02      	cmp	r3, #2
 8007136:	f000 8083 	beq.w	8007240 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	2b02      	cmp	r3, #2
 800713e:	f200 80a1 	bhi.w	8007284 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d003      	beq.n	8007150 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	2b01      	cmp	r3, #1
 800714c:	d056      	beq.n	80071fc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800714e:	e099      	b.n	8007284 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007150:	4b88      	ldr	r3, [pc, #544]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f003 0320 	and.w	r3, r3, #32
 8007158:	2b00      	cmp	r3, #0
 800715a:	d02d      	beq.n	80071b8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800715c:	4b85      	ldr	r3, [pc, #532]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	08db      	lsrs	r3, r3, #3
 8007162:	f003 0303 	and.w	r3, r3, #3
 8007166:	4a84      	ldr	r2, [pc, #528]	@ (8007378 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007168:	fa22 f303 	lsr.w	r3, r2, r3
 800716c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	ee07 3a90 	vmov	s15, r3
 8007174:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	ee07 3a90 	vmov	s15, r3
 800717e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007186:	4b7b      	ldr	r3, [pc, #492]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800718e:	ee07 3a90 	vmov	s15, r3
 8007192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007196:	ed97 6a03 	vldr	s12, [r7, #12]
 800719a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800719e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071b2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80071b6:	e087      	b.n	80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	ee07 3a90 	vmov	s15, r3
 80071be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007380 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80071c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071ca:	4b6a      	ldr	r3, [pc, #424]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071d2:	ee07 3a90 	vmov	s15, r3
 80071d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071da:	ed97 6a03 	vldr	s12, [r7, #12]
 80071de:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80071e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80071fa:	e065      	b.n	80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	ee07 3a90 	vmov	s15, r3
 8007202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007206:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007384 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800720a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800720e:	4b59      	ldr	r3, [pc, #356]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007216:	ee07 3a90 	vmov	s15, r3
 800721a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800721e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007222:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007226:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800722a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800722e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007232:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800723a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800723e:	e043      	b.n	80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	ee07 3a90 	vmov	s15, r3
 8007246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800724a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007388 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800724e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007252:	4b48      	ldr	r3, [pc, #288]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800725a:	ee07 3a90 	vmov	s15, r3
 800725e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007262:	ed97 6a03 	vldr	s12, [r7, #12]
 8007266:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800726a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800726e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007272:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800727a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800727e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007282:	e021      	b.n	80072c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	ee07 3a90 	vmov	s15, r3
 800728a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800728e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007384 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007296:	4b37      	ldr	r3, [pc, #220]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800729e:	ee07 3a90 	vmov	s15, r3
 80072a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80072aa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072c6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80072c8:	4b2a      	ldr	r3, [pc, #168]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072cc:	0a5b      	lsrs	r3, r3, #9
 80072ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072d2:	ee07 3a90 	vmov	s15, r3
 80072d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80072e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072ee:	ee17 2a90 	vmov	r2, s15
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80072f6:	4b1f      	ldr	r3, [pc, #124]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fa:	0c1b      	lsrs	r3, r3, #16
 80072fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007300:	ee07 3a90 	vmov	s15, r3
 8007304:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007308:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800730c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007310:	edd7 6a07 	vldr	s13, [r7, #28]
 8007314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007318:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800731c:	ee17 2a90 	vmov	r2, s15
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007324:	4b13      	ldr	r3, [pc, #76]	@ (8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007328:	0e1b      	lsrs	r3, r3, #24
 800732a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800732e:	ee07 3a90 	vmov	s15, r3
 8007332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007336:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800733a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800733e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007346:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800734a:	ee17 2a90 	vmov	r2, s15
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007352:	e008      	b.n	8007366 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2200      	movs	r2, #0
 8007364:	609a      	str	r2, [r3, #8]
}
 8007366:	bf00      	nop
 8007368:	3724      	adds	r7, #36	@ 0x24
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	58024400 	.word	0x58024400
 8007378:	03d09000 	.word	0x03d09000
 800737c:	46000000 	.word	0x46000000
 8007380:	4c742400 	.word	0x4c742400
 8007384:	4a742400 	.word	0x4a742400
 8007388:	4bc65d40 	.word	0x4bc65d40

0800738c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800738c:	b480      	push	{r7}
 800738e:	b089      	sub	sp, #36	@ 0x24
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007394:	4ba0      	ldr	r3, [pc, #640]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007398:	f003 0303 	and.w	r3, r3, #3
 800739c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800739e:	4b9e      	ldr	r3, [pc, #632]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	091b      	lsrs	r3, r3, #4
 80073a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073a8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80073aa:	4b9b      	ldr	r3, [pc, #620]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80073b4:	4b98      	ldr	r3, [pc, #608]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073b8:	08db      	lsrs	r3, r3, #3
 80073ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073be:	693a      	ldr	r2, [r7, #16]
 80073c0:	fb02 f303 	mul.w	r3, r2, r3
 80073c4:	ee07 3a90 	vmov	s15, r3
 80073c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073cc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f000 8111 	beq.w	80075fa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	2b02      	cmp	r3, #2
 80073dc:	f000 8083 	beq.w	80074e6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80073e0:	69bb      	ldr	r3, [r7, #24]
 80073e2:	2b02      	cmp	r3, #2
 80073e4:	f200 80a1 	bhi.w	800752a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d003      	beq.n	80073f6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d056      	beq.n	80074a2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80073f4:	e099      	b.n	800752a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073f6:	4b88      	ldr	r3, [pc, #544]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f003 0320 	and.w	r3, r3, #32
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d02d      	beq.n	800745e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007402:	4b85      	ldr	r3, [pc, #532]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	08db      	lsrs	r3, r3, #3
 8007408:	f003 0303 	and.w	r3, r3, #3
 800740c:	4a83      	ldr	r2, [pc, #524]	@ (800761c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800740e:	fa22 f303 	lsr.w	r3, r2, r3
 8007412:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	ee07 3a90 	vmov	s15, r3
 8007424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007428:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800742c:	4b7a      	ldr	r3, [pc, #488]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800742e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007430:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007434:	ee07 3a90 	vmov	s15, r3
 8007438:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800743c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007440:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007620 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007444:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007448:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800744c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007450:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007458:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800745c:	e087      	b.n	800756e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	ee07 3a90 	vmov	s15, r3
 8007464:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007468:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007624 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800746c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007470:	4b69      	ldr	r3, [pc, #420]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007474:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007478:	ee07 3a90 	vmov	s15, r3
 800747c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007480:	ed97 6a03 	vldr	s12, [r7, #12]
 8007484:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007620 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007488:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800748c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007490:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007494:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800749c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074a0:	e065      	b.n	800756e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	ee07 3a90 	vmov	s15, r3
 80074a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007628 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80074b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074b4:	4b58      	ldr	r3, [pc, #352]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074bc:	ee07 3a90 	vmov	s15, r3
 80074c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80074c8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007620 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80074cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074e4:	e043      	b.n	800756e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	ee07 3a90 	vmov	s15, r3
 80074ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074f0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800762c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80074f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074f8:	4b47      	ldr	r3, [pc, #284]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80074fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007500:	ee07 3a90 	vmov	s15, r3
 8007504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007508:	ed97 6a03 	vldr	s12, [r7, #12]
 800750c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007620 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007510:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007514:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007518:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800751c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007524:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007528:	e021      	b.n	800756e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	ee07 3a90 	vmov	s15, r3
 8007530:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007534:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007624 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007538:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800753c:	4b36      	ldr	r3, [pc, #216]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800753e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007540:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007544:	ee07 3a90 	vmov	s15, r3
 8007548:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800754c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007550:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007620 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007554:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007558:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800755c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007560:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007568:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800756c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800756e:	4b2a      	ldr	r3, [pc, #168]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007572:	0a5b      	lsrs	r3, r3, #9
 8007574:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007578:	ee07 3a90 	vmov	s15, r3
 800757c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007580:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007584:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007588:	edd7 6a07 	vldr	s13, [r7, #28]
 800758c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007590:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007594:	ee17 2a90 	vmov	r2, s15
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800759c:	4b1e      	ldr	r3, [pc, #120]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800759e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075a0:	0c1b      	lsrs	r3, r3, #16
 80075a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075a6:	ee07 3a90 	vmov	s15, r3
 80075aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80075ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075c2:	ee17 2a90 	vmov	r2, s15
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80075ca:	4b13      	ldr	r3, [pc, #76]	@ (8007618 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80075cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ce:	0e1b      	lsrs	r3, r3, #24
 80075d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075d4:	ee07 3a90 	vmov	s15, r3
 80075d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80075e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075f0:	ee17 2a90 	vmov	r2, s15
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80075f8:	e008      	b.n	800760c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2200      	movs	r2, #0
 8007604:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2200      	movs	r2, #0
 800760a:	609a      	str	r2, [r3, #8]
}
 800760c:	bf00      	nop
 800760e:	3724      	adds	r7, #36	@ 0x24
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr
 8007618:	58024400 	.word	0x58024400
 800761c:	03d09000 	.word	0x03d09000
 8007620:	46000000 	.word	0x46000000
 8007624:	4c742400 	.word	0x4c742400
 8007628:	4a742400 	.word	0x4a742400
 800762c:	4bc65d40 	.word	0x4bc65d40

08007630 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800763e:	4b53      	ldr	r3, [pc, #332]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007642:	f003 0303 	and.w	r3, r3, #3
 8007646:	2b03      	cmp	r3, #3
 8007648:	d101      	bne.n	800764e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e099      	b.n	8007782 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800764e:	4b4f      	ldr	r3, [pc, #316]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a4e      	ldr	r2, [pc, #312]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007654:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007658:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800765a:	f7f9 fa2b 	bl	8000ab4 <HAL_GetTick>
 800765e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007660:	e008      	b.n	8007674 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007662:	f7f9 fa27 	bl	8000ab4 <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	2b02      	cmp	r3, #2
 800766e:	d901      	bls.n	8007674 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e086      	b.n	8007782 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007674:	4b45      	ldr	r3, [pc, #276]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800767c:	2b00      	cmp	r3, #0
 800767e:	d1f0      	bne.n	8007662 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007680:	4b42      	ldr	r3, [pc, #264]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007684:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	031b      	lsls	r3, r3, #12
 800768e:	493f      	ldr	r1, [pc, #252]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007690:	4313      	orrs	r3, r2
 8007692:	628b      	str	r3, [r1, #40]	@ 0x28
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	3b01      	subs	r3, #1
 800769a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	025b      	lsls	r3, r3, #9
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	431a      	orrs	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	3b01      	subs	r3, #1
 80076b0:	041b      	lsls	r3, r3, #16
 80076b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80076b6:	431a      	orrs	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	691b      	ldr	r3, [r3, #16]
 80076bc:	3b01      	subs	r3, #1
 80076be:	061b      	lsls	r3, r3, #24
 80076c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80076c4:	4931      	ldr	r1, [pc, #196]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076c6:	4313      	orrs	r3, r2
 80076c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80076ca:	4b30      	ldr	r3, [pc, #192]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	492d      	ldr	r1, [pc, #180]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076d8:	4313      	orrs	r3, r2
 80076da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80076dc:	4b2b      	ldr	r3, [pc, #172]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	f023 0220 	bic.w	r2, r3, #32
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	4928      	ldr	r1, [pc, #160]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076ea:	4313      	orrs	r3, r2
 80076ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80076ee:	4b27      	ldr	r3, [pc, #156]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f2:	4a26      	ldr	r2, [pc, #152]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076f4:	f023 0310 	bic.w	r3, r3, #16
 80076f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80076fa:	4b24      	ldr	r3, [pc, #144]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 80076fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076fe:	4b24      	ldr	r3, [pc, #144]	@ (8007790 <RCCEx_PLL2_Config+0x160>)
 8007700:	4013      	ands	r3, r2
 8007702:	687a      	ldr	r2, [r7, #4]
 8007704:	69d2      	ldr	r2, [r2, #28]
 8007706:	00d2      	lsls	r2, r2, #3
 8007708:	4920      	ldr	r1, [pc, #128]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 800770a:	4313      	orrs	r3, r2
 800770c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800770e:	4b1f      	ldr	r3, [pc, #124]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007712:	4a1e      	ldr	r2, [pc, #120]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007714:	f043 0310 	orr.w	r3, r3, #16
 8007718:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d106      	bne.n	800772e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007720:	4b1a      	ldr	r3, [pc, #104]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007724:	4a19      	ldr	r2, [pc, #100]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007726:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800772a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800772c:	e00f      	b.n	800774e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d106      	bne.n	8007742 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007734:	4b15      	ldr	r3, [pc, #84]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007738:	4a14      	ldr	r2, [pc, #80]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 800773a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800773e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007740:	e005      	b.n	800774e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007742:	4b12      	ldr	r3, [pc, #72]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007746:	4a11      	ldr	r2, [pc, #68]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007748:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800774c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800774e:	4b0f      	ldr	r3, [pc, #60]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a0e      	ldr	r2, [pc, #56]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007754:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800775a:	f7f9 f9ab 	bl	8000ab4 <HAL_GetTick>
 800775e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007760:	e008      	b.n	8007774 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007762:	f7f9 f9a7 	bl	8000ab4 <HAL_GetTick>
 8007766:	4602      	mov	r2, r0
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	2b02      	cmp	r3, #2
 800776e:	d901      	bls.n	8007774 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007770:	2303      	movs	r3, #3
 8007772:	e006      	b.n	8007782 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007774:	4b05      	ldr	r3, [pc, #20]	@ (800778c <RCCEx_PLL2_Config+0x15c>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800777c:	2b00      	cmp	r3, #0
 800777e:	d0f0      	beq.n	8007762 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007780:	7bfb      	ldrb	r3, [r7, #15]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	58024400 	.word	0x58024400
 8007790:	ffff0007 	.word	0xffff0007

08007794 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800779e:	2300      	movs	r3, #0
 80077a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80077a2:	4b53      	ldr	r3, [pc, #332]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077a6:	f003 0303 	and.w	r3, r3, #3
 80077aa:	2b03      	cmp	r3, #3
 80077ac:	d101      	bne.n	80077b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e099      	b.n	80078e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80077b2:	4b4f      	ldr	r3, [pc, #316]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a4e      	ldr	r2, [pc, #312]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077be:	f7f9 f979 	bl	8000ab4 <HAL_GetTick>
 80077c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077c4:	e008      	b.n	80077d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80077c6:	f7f9 f975 	bl	8000ab4 <HAL_GetTick>
 80077ca:	4602      	mov	r2, r0
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d901      	bls.n	80077d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e086      	b.n	80078e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80077d8:	4b45      	ldr	r3, [pc, #276]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1f0      	bne.n	80077c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80077e4:	4b42      	ldr	r3, [pc, #264]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	051b      	lsls	r3, r3, #20
 80077f2:	493f      	ldr	r1, [pc, #252]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80077f4:	4313      	orrs	r3, r2
 80077f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	3b01      	subs	r3, #1
 80077fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	3b01      	subs	r3, #1
 8007808:	025b      	lsls	r3, r3, #9
 800780a:	b29b      	uxth	r3, r3
 800780c:	431a      	orrs	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	3b01      	subs	r3, #1
 8007814:	041b      	lsls	r3, r3, #16
 8007816:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800781a:	431a      	orrs	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	3b01      	subs	r3, #1
 8007822:	061b      	lsls	r3, r3, #24
 8007824:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007828:	4931      	ldr	r1, [pc, #196]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800782a:	4313      	orrs	r3, r2
 800782c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800782e:	4b30      	ldr	r3, [pc, #192]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007832:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	492d      	ldr	r1, [pc, #180]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800783c:	4313      	orrs	r3, r2
 800783e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007840:	4b2b      	ldr	r3, [pc, #172]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007844:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	4928      	ldr	r1, [pc, #160]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800784e:	4313      	orrs	r3, r2
 8007850:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007852:	4b27      	ldr	r3, [pc, #156]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007856:	4a26      	ldr	r2, [pc, #152]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800785c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800785e:	4b24      	ldr	r3, [pc, #144]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007862:	4b24      	ldr	r3, [pc, #144]	@ (80078f4 <RCCEx_PLL3_Config+0x160>)
 8007864:	4013      	ands	r3, r2
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	69d2      	ldr	r2, [r2, #28]
 800786a:	00d2      	lsls	r2, r2, #3
 800786c:	4920      	ldr	r1, [pc, #128]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800786e:	4313      	orrs	r3, r2
 8007870:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007872:	4b1f      	ldr	r3, [pc, #124]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007876:	4a1e      	ldr	r2, [pc, #120]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800787c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d106      	bne.n	8007892 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007884:	4b1a      	ldr	r3, [pc, #104]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 8007886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007888:	4a19      	ldr	r2, [pc, #100]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800788a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800788e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007890:	e00f      	b.n	80078b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d106      	bne.n	80078a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007898:	4b15      	ldr	r3, [pc, #84]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800789a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800789c:	4a14      	ldr	r2, [pc, #80]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 800789e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80078a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80078a4:	e005      	b.n	80078b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80078a6:	4b12      	ldr	r3, [pc, #72]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80078a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078aa:	4a11      	ldr	r2, [pc, #68]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80078ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80078b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80078b2:	4b0f      	ldr	r3, [pc, #60]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a0e      	ldr	r2, [pc, #56]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80078b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078be:	f7f9 f8f9 	bl	8000ab4 <HAL_GetTick>
 80078c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078c4:	e008      	b.n	80078d8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80078c6:	f7f9 f8f5 	bl	8000ab4 <HAL_GetTick>
 80078ca:	4602      	mov	r2, r0
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d901      	bls.n	80078d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	e006      	b.n	80078e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80078d8:	4b05      	ldr	r3, [pc, #20]	@ (80078f0 <RCCEx_PLL3_Config+0x15c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d0f0      	beq.n	80078c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	58024400 	.word	0x58024400
 80078f4:	ffff0007 	.word	0xffff0007

080078f8 <memset>:
 80078f8:	4402      	add	r2, r0
 80078fa:	4603      	mov	r3, r0
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d100      	bne.n	8007902 <memset+0xa>
 8007900:	4770      	bx	lr
 8007902:	f803 1b01 	strb.w	r1, [r3], #1
 8007906:	e7f9      	b.n	80078fc <memset+0x4>

08007908 <__libc_init_array>:
 8007908:	b570      	push	{r4, r5, r6, lr}
 800790a:	4d0d      	ldr	r5, [pc, #52]	@ (8007940 <__libc_init_array+0x38>)
 800790c:	4c0d      	ldr	r4, [pc, #52]	@ (8007944 <__libc_init_array+0x3c>)
 800790e:	1b64      	subs	r4, r4, r5
 8007910:	10a4      	asrs	r4, r4, #2
 8007912:	2600      	movs	r6, #0
 8007914:	42a6      	cmp	r6, r4
 8007916:	d109      	bne.n	800792c <__libc_init_array+0x24>
 8007918:	4d0b      	ldr	r5, [pc, #44]	@ (8007948 <__libc_init_array+0x40>)
 800791a:	4c0c      	ldr	r4, [pc, #48]	@ (800794c <__libc_init_array+0x44>)
 800791c:	f000 f818 	bl	8007950 <_init>
 8007920:	1b64      	subs	r4, r4, r5
 8007922:	10a4      	asrs	r4, r4, #2
 8007924:	2600      	movs	r6, #0
 8007926:	42a6      	cmp	r6, r4
 8007928:	d105      	bne.n	8007936 <__libc_init_array+0x2e>
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007930:	4798      	blx	r3
 8007932:	3601      	adds	r6, #1
 8007934:	e7ee      	b.n	8007914 <__libc_init_array+0xc>
 8007936:	f855 3b04 	ldr.w	r3, [r5], #4
 800793a:	4798      	blx	r3
 800793c:	3601      	adds	r6, #1
 800793e:	e7f2      	b.n	8007926 <__libc_init_array+0x1e>
 8007940:	08007980 	.word	0x08007980
 8007944:	08007980 	.word	0x08007980
 8007948:	08007980 	.word	0x08007980
 800794c:	08007984 	.word	0x08007984

08007950 <_init>:
 8007950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007952:	bf00      	nop
 8007954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007956:	bc08      	pop	{r3}
 8007958:	469e      	mov	lr, r3
 800795a:	4770      	bx	lr

0800795c <_fini>:
 800795c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795e:	bf00      	nop
 8007960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007962:	bc08      	pop	{r3}
 8007964:	469e      	mov	lr, r3
 8007966:	4770      	bx	lr
