// This file is auto generated using sw/generate_control.py. DO NOT EDIT!
// This module outputs the decode control signals.
module control
import control_defs_pkg::*;
(
    //Inputs
    input logic [7:0]  op_word,

    //Outputs
    output logic [0:0]  RegWrite,
    output logic [0:0]  MemWrite,
    output logic [0:0]  MemRead,
    output logic [1:0]  InstFmt,
    output logic [0:0]  MemToReg,
    output logic [0:0]  AluSrc,
    output logic [4:0]  AluOp,
    output logic [1:0]  CondOp,
    output logic [1:0]  JType,
    output logic [0:0]  XtendSel,
    output logic [0:0]  Exc,
    output logic [0:0]  Rtn,
    output logic [0:0]  Halt,
    output logic [0:0]  FPInst,
    output logic [1:0]  FPIntCvtReg,
    output logic [0:0]  InstMemRead,
    output logic [0:0]  UnsignedOp,
    output logic [1:0]  MemGran,
    output logic [0:0]  ctrl_err,
    output op_word_t Op
);

/*
    7 bit opcode word comprised of the 5-bit opcode,
    and the 2 LSBs of the instruction to indicate ALU
    operation in the R-type case (in that order.)
*/
always_comb begin
    casez (op_word) 
        8'b000000_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 1; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = HALT; end // HALT
        8'b000001_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = NOP; end // NOP
        8'b000010_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 1; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = IRQ; end // IRQ
        8'b000011_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 1; InstFmt = 2'b01; MemToReg = 1; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 1; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = LDCR; end // LDCR
        8'b001000_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ADDI; end // ADDI
        8'b001001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b01111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SUBI; end // SUBI
        8'b001010_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00010; CondOp = 2'b00; JType = 2'b00; XtendSel = 1; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = XORI; end // XORI
        8'b001011_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00011; CondOp = 2'b00; JType = 2'b00; XtendSel = 1; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ANDNI; end // ANDNI
        8'b010100_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00100; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ROLI; end // ROLI
        8'b010101_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SLLI; end // SLLI
        8'b010110_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = RORI; end // RORI
        8'b010111_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 1; MemGran = 2'b00; ctrl_err = 0; Op = SRLI; end // SRLI
        8'b010000_?? : begin RegWrite = 0; MemWrite = 1; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ST; end // ST
        8'b010001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 1; InstFmt = 2'b01; MemToReg = 1; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = LD; end // LD
        8'b010011_?? : begin RegWrite = 1; MemWrite = 1; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = STU; end // STU
        8'b011001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b10011; CondOp = 2'b00; JType = 2'b00; XtendSel = 1; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ANDI; end // ANDI
        8'b111001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b10010; CondOp = 2'b00; JType = 2'b00; XtendSel = 1; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ORI; end // ORI
        8'b011111_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 0; AluOp = 5'b10011; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = AND; end // AND
        8'b011111_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 0; AluOp = 5'b10010; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = OR; end // OR
        8'b011011_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ADD; end // ADD
        8'b011011_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SUB; end // SUB
        8'b011011_10 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00010; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = XOR; end // XOR
        8'b011011_11 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00011; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ANDN; end // ANDN
        8'b011010_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00100; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ROL; end // ROL
        8'b011010_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SLL; end // SLL
        8'b011010_10 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ROR; end // ROR
        8'b011010_11 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 1; MemGran = 2'b00; ctrl_err = 0; Op = SRL; end // SRL
        8'b011100_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01100; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SEQ; end // SEQ
        8'b011101_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SLT; end // SLT
        8'b011110_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SLE; end // SLE
        8'b011101_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 1; MemGran = 2'b00; ctrl_err = 0; Op = SLTU; end // SLTU
        8'b011110_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 1; MemGran = 2'b00; ctrl_err = 0; Op = SLEU; end // SLEU
        8'b001100_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b11; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = BEQZ; end // BEQZ
        8'b001101_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b01; JType = 2'b11; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = BNEZ; end // BNEZ
        8'b001110_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b10; JType = 2'b11; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = BLTZ; end // BLTZ
        8'b001111_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b11; JType = 2'b11; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = BGEZ; end // BGEZ
        8'b011000_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 1; AluOp = 5'b01010; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = LBI; end // LBI
        8'b010010_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 1; AluOp = 5'b01011; CondOp = 2'b00; JType = 2'b00; XtendSel = 1; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SLBI; end // SLBI
        8'b000100_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b11; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b10; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = J; end // J
        8'b000101_?? : begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b01; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = JR; end // JR
        8'b000110_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b11; MemToReg = 0; AluSrc = 0; AluOp = 5'b01001; CondOp = 2'b00; JType = 2'b10; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = JAL; end // JAL
        8'b000111_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b01001; CondOp = 2'b00; JType = 2'b01; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = JALR; end // JALR
        8'b111011_00 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FADD; end // FADD
        8'b111011_01 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FSUB; end // FSUB
        8'b111011_10 : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00010; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FMUL; end // FMUL
        8'b111100_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01100; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FEQ; end // FEQ
        8'b111110_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FLE; end // FLE
        8'b111111_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FLT; end // FLT
        8'b100001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00100; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b01; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FCVTI; end // FCVTI
        8'b100000_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00101; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b10; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = ICVTF; end // ICVTF
        8'b100011_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00110; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b01; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FMOVI; end // FMOVI
        8'b100010_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b10; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = IMOVF; end // IMOVF
        8'b110000_?? : begin RegWrite = 0; MemWrite = 1; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FST; end // FST
        8'b110001_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 1; InstFmt = 2'b01; MemToReg = 1; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FLD; end // FLD
        8'b100100_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b01000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 1; FPIntCvtReg = 2'b10; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = FCLASS; end // FCLASS
        8'b110010_?? : begin RegWrite = 0; MemWrite = 1; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b01; ctrl_err = 0; Op = STB; end // STB
        8'b110011_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 1; InstFmt = 2'b01; MemToReg = 1; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b01; ctrl_err = 0; Op = LDB; end // LDB
        8'b110100_?? : begin RegWrite = 0; MemWrite = 1; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b10; ctrl_err = 0; Op = STH; end // STH
        8'b110101_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 1; InstFmt = 2'b01; MemToReg = 1; AluSrc = 1; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b10; ctrl_err = 0; Op = LDH; end // LDH
        8'b101010_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00010; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = XORSI; end // XORSI
        8'b110111_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b01; MemToReg = 0; AluSrc = 1; AluOp = 5'b00111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SRAI; end // SRAI
        8'b111010_?? : begin RegWrite = 1; MemWrite = 0; MemRead = 0; InstFmt = 2'b10; MemToReg = 0; AluSrc = 0; AluOp = 5'b00111; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 0; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b00; ctrl_err = 0; Op = SRA; end // SRA
        default: begin RegWrite = 0; MemWrite = 0; MemRead = 0; InstFmt = 2'b00; MemToReg = 0; AluSrc = 0; AluOp = 5'b00000; CondOp = 2'b00; JType = 2'b00; XtendSel = 0; Exc = 1; Rtn = 0; Halt = 0; FPInst = 0; FPIntCvtReg = 2'b00; InstMemRead = 0; UnsignedOp = 0; MemGran = 2'b0; ctrl_err = 1; Op = NOP; end // error case (default)
    endcase
end

endmodule