// PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 22.4 94

`timescale 1 ps / 1 ps
module PCIE_HIP_FDAS_altera_mm_interconnect_1920_yasd64i (
		input  wire [63:0]  intel_pcie_ptile_mcdma_0_p0_d2hdm_master_address,                                      //                                        intel_pcie_ptile_mcdma_0_p0_d2hdm_master.address
		output wire         intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest,                                  //                                                                                .waitrequest
		input  wire [3:0]   intel_pcie_ptile_mcdma_0_p0_d2hdm_master_burstcount,                                   //                                                                                .burstcount
		input  wire [63:0]  intel_pcie_ptile_mcdma_0_p0_d2hdm_master_byteenable,                                   //                                                                                .byteenable
		input  wire         intel_pcie_ptile_mcdma_0_p0_d2hdm_master_read,                                         //                                                                                .read
		output wire [511:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_readdata,                                     //                                                                                .readdata
		output wire         intel_pcie_ptile_mcdma_0_p0_d2hdm_master_readdatavalid,                                //                                                                                .readdatavalid
		output wire [1:0]   intel_pcie_ptile_mcdma_0_p0_d2hdm_master_response,                                     //                                                                                .response
		output wire [25:0]  dma_wr_0_s0_address,                                                                   //                                                                     dma_wr_0_s0.address
		output wire         dma_wr_0_s0_read,                                                                      //                                                                                .read
		input  wire [511:0] dma_wr_0_s0_readdata,                                                                  //                                                                                .readdata
		output wire [3:0]   dma_wr_0_s0_burstcount,                                                                //                                                                                .burstcount
		input  wire         dma_wr_0_s0_readdatavalid,                                                             //                                                                                .readdatavalid
		input  wire         dma_wr_0_s0_waitrequest,                                                               //                                                                                .waitrequest
		input  wire [1:0]   dma_wr_0_s0_response,                                                                  //                                                                                .response
		output wire [25:0]  dma_wr_1_s0_address,                                                                   //                                                                     dma_wr_1_s0.address
		output wire         dma_wr_1_s0_read,                                                                      //                                                                                .read
		input  wire [511:0] dma_wr_1_s0_readdata,                                                                  //                                                                                .readdata
		output wire [3:0]   dma_wr_1_s0_burstcount,                                                                //                                                                                .burstcount
		input  wire         dma_wr_1_s0_readdatavalid,                                                             //                                                                                .readdatavalid
		input  wire         dma_wr_1_s0_waitrequest,                                                               //                                                                                .waitrequest
		input  wire [1:0]   dma_wr_1_s0_response,                                                                  //                                                                                .response
		output wire [25:0]  dma_wr_2_s0_address,                                                                   //                                                                     dma_wr_2_s0.address
		output wire         dma_wr_2_s0_read,                                                                      //                                                                                .read
		input  wire [511:0] dma_wr_2_s0_readdata,                                                                  //                                                                                .readdata
		output wire [3:0]   dma_wr_2_s0_burstcount,                                                                //                                                                                .burstcount
		input  wire         dma_wr_2_s0_readdatavalid,                                                             //                                                                                .readdatavalid
		input  wire         dma_wr_2_s0_waitrequest,                                                               //                                                                                .waitrequest
		input  wire [1:0]   dma_wr_2_s0_response,                                                                  //                                                                                .response
		output wire [25:0]  dma_wr_3_s0_address,                                                                   //                                                                     dma_wr_3_s0.address
		output wire         dma_wr_3_s0_read,                                                                      //                                                                                .read
		input  wire [511:0] dma_wr_3_s0_readdata,                                                                  //                                                                                .readdata
		output wire [3:0]   dma_wr_3_s0_burstcount,                                                                //                                                                                .burstcount
		input  wire         dma_wr_3_s0_readdatavalid,                                                             //                                                                                .readdatavalid
		input  wire         dma_wr_3_s0_waitrequest,                                                               //                                                                                .waitrequest
		input  wire [1:0]   dma_wr_3_s0_response,                                                                  //                                                                                .response
		input  wire         dma_wr_0_reset_reset_bridge_in_reset_reset,                                            //                                            dma_wr_0_reset_reset_bridge_in_reset.reset
		input  wire         intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset, // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset.reset
		input  wire         intel_pcie_ptile_mcdma_0_app_clk_clk                                                   //                                                intel_pcie_ptile_mcdma_0_app_clk.clk
	);

	wire  [511:0] dma_wr_0_s0_agent_m0_readdata;                                                               // dma_wr_0_s0_translator:uav_readdata -> dma_wr_0_s0_agent:m0_readdata
	wire          dma_wr_0_s0_agent_m0_waitrequest;                                                            // dma_wr_0_s0_translator:uav_waitrequest -> dma_wr_0_s0_agent:m0_waitrequest
	wire          dma_wr_0_s0_agent_m0_debugaccess;                                                            // dma_wr_0_s0_agent:m0_debugaccess -> dma_wr_0_s0_translator:uav_debugaccess
	wire   [63:0] dma_wr_0_s0_agent_m0_address;                                                                // dma_wr_0_s0_agent:m0_address -> dma_wr_0_s0_translator:uav_address
	wire   [63:0] dma_wr_0_s0_agent_m0_byteenable;                                                             // dma_wr_0_s0_agent:m0_byteenable -> dma_wr_0_s0_translator:uav_byteenable
	wire          dma_wr_0_s0_agent_m0_read;                                                                   // dma_wr_0_s0_agent:m0_read -> dma_wr_0_s0_translator:uav_read
	wire          dma_wr_0_s0_agent_m0_readdatavalid;                                                          // dma_wr_0_s0_translator:uav_readdatavalid -> dma_wr_0_s0_agent:m0_readdatavalid
	wire    [1:0] dma_wr_0_s0_agent_m0_response;                                                               // dma_wr_0_s0_translator:uav_response -> dma_wr_0_s0_agent:m0_response
	wire          dma_wr_0_s0_agent_m0_lock;                                                                   // dma_wr_0_s0_agent:m0_lock -> dma_wr_0_s0_translator:uav_lock
	wire  [511:0] dma_wr_0_s0_agent_m0_writedata;                                                              // dma_wr_0_s0_agent:m0_writedata -> dma_wr_0_s0_translator:uav_writedata
	wire          dma_wr_0_s0_agent_m0_write;                                                                  // dma_wr_0_s0_agent:m0_write -> dma_wr_0_s0_translator:uav_write
	wire    [9:0] dma_wr_0_s0_agent_m0_burstcount;                                                             // dma_wr_0_s0_agent:m0_burstcount -> dma_wr_0_s0_translator:uav_burstcount
	wire          dma_wr_0_s0_agent_rf_source_valid;                                                           // dma_wr_0_s0_agent:rf_source_valid -> dma_wr_0_s0_agent_rsp_fifo:in_valid
	wire  [692:0] dma_wr_0_s0_agent_rf_source_data;                                                            // dma_wr_0_s0_agent:rf_source_data -> dma_wr_0_s0_agent_rsp_fifo:in_data
	wire          dma_wr_0_s0_agent_rf_source_ready;                                                           // dma_wr_0_s0_agent_rsp_fifo:in_ready -> dma_wr_0_s0_agent:rf_source_ready
	wire          dma_wr_0_s0_agent_rf_source_startofpacket;                                                   // dma_wr_0_s0_agent:rf_source_startofpacket -> dma_wr_0_s0_agent_rsp_fifo:in_startofpacket
	wire          dma_wr_0_s0_agent_rf_source_endofpacket;                                                     // dma_wr_0_s0_agent:rf_source_endofpacket -> dma_wr_0_s0_agent_rsp_fifo:in_endofpacket
	wire          dma_wr_0_s0_agent_rsp_fifo_out_valid;                                                        // dma_wr_0_s0_agent_rsp_fifo:out_valid -> dma_wr_0_s0_agent:rf_sink_valid
	wire  [692:0] dma_wr_0_s0_agent_rsp_fifo_out_data;                                                         // dma_wr_0_s0_agent_rsp_fifo:out_data -> dma_wr_0_s0_agent:rf_sink_data
	wire          dma_wr_0_s0_agent_rsp_fifo_out_ready;                                                        // dma_wr_0_s0_agent:rf_sink_ready -> dma_wr_0_s0_agent_rsp_fifo:out_ready
	wire          dma_wr_0_s0_agent_rsp_fifo_out_startofpacket;                                                // dma_wr_0_s0_agent_rsp_fifo:out_startofpacket -> dma_wr_0_s0_agent:rf_sink_startofpacket
	wire          dma_wr_0_s0_agent_rsp_fifo_out_endofpacket;                                                  // dma_wr_0_s0_agent_rsp_fifo:out_endofpacket -> dma_wr_0_s0_agent:rf_sink_endofpacket
	wire          dma_wr_0_s0_agent_rdata_fifo_src_valid;                                                      // dma_wr_0_s0_agent:rdata_fifo_src_valid -> dma_wr_0_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] dma_wr_0_s0_agent_rdata_fifo_src_data;                                                       // dma_wr_0_s0_agent:rdata_fifo_src_data -> dma_wr_0_s0_agent:rdata_fifo_sink_data
	wire          dma_wr_0_s0_agent_rdata_fifo_src_ready;                                                      // dma_wr_0_s0_agent:rdata_fifo_sink_ready -> dma_wr_0_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                                           // cmd_mux:src_valid -> dma_wr_0_s0_agent:cp_valid
	wire  [691:0] cmd_mux_src_data;                                                                            // cmd_mux:src_data -> dma_wr_0_s0_agent:cp_data
	wire          cmd_mux_src_ready;                                                                           // dma_wr_0_s0_agent:cp_ready -> cmd_mux:src_ready
	wire    [3:0] cmd_mux_src_channel;                                                                         // cmd_mux:src_channel -> dma_wr_0_s0_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                                   // cmd_mux:src_startofpacket -> dma_wr_0_s0_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                                     // cmd_mux:src_endofpacket -> dma_wr_0_s0_agent:cp_endofpacket
	wire  [511:0] dma_wr_1_s0_agent_m0_readdata;                                                               // dma_wr_1_s0_translator:uav_readdata -> dma_wr_1_s0_agent:m0_readdata
	wire          dma_wr_1_s0_agent_m0_waitrequest;                                                            // dma_wr_1_s0_translator:uav_waitrequest -> dma_wr_1_s0_agent:m0_waitrequest
	wire          dma_wr_1_s0_agent_m0_debugaccess;                                                            // dma_wr_1_s0_agent:m0_debugaccess -> dma_wr_1_s0_translator:uav_debugaccess
	wire   [63:0] dma_wr_1_s0_agent_m0_address;                                                                // dma_wr_1_s0_agent:m0_address -> dma_wr_1_s0_translator:uav_address
	wire   [63:0] dma_wr_1_s0_agent_m0_byteenable;                                                             // dma_wr_1_s0_agent:m0_byteenable -> dma_wr_1_s0_translator:uav_byteenable
	wire          dma_wr_1_s0_agent_m0_read;                                                                   // dma_wr_1_s0_agent:m0_read -> dma_wr_1_s0_translator:uav_read
	wire          dma_wr_1_s0_agent_m0_readdatavalid;                                                          // dma_wr_1_s0_translator:uav_readdatavalid -> dma_wr_1_s0_agent:m0_readdatavalid
	wire    [1:0] dma_wr_1_s0_agent_m0_response;                                                               // dma_wr_1_s0_translator:uav_response -> dma_wr_1_s0_agent:m0_response
	wire          dma_wr_1_s0_agent_m0_lock;                                                                   // dma_wr_1_s0_agent:m0_lock -> dma_wr_1_s0_translator:uav_lock
	wire  [511:0] dma_wr_1_s0_agent_m0_writedata;                                                              // dma_wr_1_s0_agent:m0_writedata -> dma_wr_1_s0_translator:uav_writedata
	wire          dma_wr_1_s0_agent_m0_write;                                                                  // dma_wr_1_s0_agent:m0_write -> dma_wr_1_s0_translator:uav_write
	wire    [9:0] dma_wr_1_s0_agent_m0_burstcount;                                                             // dma_wr_1_s0_agent:m0_burstcount -> dma_wr_1_s0_translator:uav_burstcount
	wire          dma_wr_1_s0_agent_rf_source_valid;                                                           // dma_wr_1_s0_agent:rf_source_valid -> dma_wr_1_s0_agent_rsp_fifo:in_valid
	wire  [692:0] dma_wr_1_s0_agent_rf_source_data;                                                            // dma_wr_1_s0_agent:rf_source_data -> dma_wr_1_s0_agent_rsp_fifo:in_data
	wire          dma_wr_1_s0_agent_rf_source_ready;                                                           // dma_wr_1_s0_agent_rsp_fifo:in_ready -> dma_wr_1_s0_agent:rf_source_ready
	wire          dma_wr_1_s0_agent_rf_source_startofpacket;                                                   // dma_wr_1_s0_agent:rf_source_startofpacket -> dma_wr_1_s0_agent_rsp_fifo:in_startofpacket
	wire          dma_wr_1_s0_agent_rf_source_endofpacket;                                                     // dma_wr_1_s0_agent:rf_source_endofpacket -> dma_wr_1_s0_agent_rsp_fifo:in_endofpacket
	wire          dma_wr_1_s0_agent_rsp_fifo_out_valid;                                                        // dma_wr_1_s0_agent_rsp_fifo:out_valid -> dma_wr_1_s0_agent:rf_sink_valid
	wire  [692:0] dma_wr_1_s0_agent_rsp_fifo_out_data;                                                         // dma_wr_1_s0_agent_rsp_fifo:out_data -> dma_wr_1_s0_agent:rf_sink_data
	wire          dma_wr_1_s0_agent_rsp_fifo_out_ready;                                                        // dma_wr_1_s0_agent:rf_sink_ready -> dma_wr_1_s0_agent_rsp_fifo:out_ready
	wire          dma_wr_1_s0_agent_rsp_fifo_out_startofpacket;                                                // dma_wr_1_s0_agent_rsp_fifo:out_startofpacket -> dma_wr_1_s0_agent:rf_sink_startofpacket
	wire          dma_wr_1_s0_agent_rsp_fifo_out_endofpacket;                                                  // dma_wr_1_s0_agent_rsp_fifo:out_endofpacket -> dma_wr_1_s0_agent:rf_sink_endofpacket
	wire          dma_wr_1_s0_agent_rdata_fifo_src_valid;                                                      // dma_wr_1_s0_agent:rdata_fifo_src_valid -> dma_wr_1_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] dma_wr_1_s0_agent_rdata_fifo_src_data;                                                       // dma_wr_1_s0_agent:rdata_fifo_src_data -> dma_wr_1_s0_agent:rdata_fifo_sink_data
	wire          dma_wr_1_s0_agent_rdata_fifo_src_ready;                                                      // dma_wr_1_s0_agent:rdata_fifo_sink_ready -> dma_wr_1_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                                                       // cmd_mux_001:src_valid -> dma_wr_1_s0_agent:cp_valid
	wire  [691:0] cmd_mux_001_src_data;                                                                        // cmd_mux_001:src_data -> dma_wr_1_s0_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                                       // dma_wr_1_s0_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [3:0] cmd_mux_001_src_channel;                                                                     // cmd_mux_001:src_channel -> dma_wr_1_s0_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                               // cmd_mux_001:src_startofpacket -> dma_wr_1_s0_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                                 // cmd_mux_001:src_endofpacket -> dma_wr_1_s0_agent:cp_endofpacket
	wire  [511:0] dma_wr_2_s0_agent_m0_readdata;                                                               // dma_wr_2_s0_translator:uav_readdata -> dma_wr_2_s0_agent:m0_readdata
	wire          dma_wr_2_s0_agent_m0_waitrequest;                                                            // dma_wr_2_s0_translator:uav_waitrequest -> dma_wr_2_s0_agent:m0_waitrequest
	wire          dma_wr_2_s0_agent_m0_debugaccess;                                                            // dma_wr_2_s0_agent:m0_debugaccess -> dma_wr_2_s0_translator:uav_debugaccess
	wire   [63:0] dma_wr_2_s0_agent_m0_address;                                                                // dma_wr_2_s0_agent:m0_address -> dma_wr_2_s0_translator:uav_address
	wire   [63:0] dma_wr_2_s0_agent_m0_byteenable;                                                             // dma_wr_2_s0_agent:m0_byteenable -> dma_wr_2_s0_translator:uav_byteenable
	wire          dma_wr_2_s0_agent_m0_read;                                                                   // dma_wr_2_s0_agent:m0_read -> dma_wr_2_s0_translator:uav_read
	wire          dma_wr_2_s0_agent_m0_readdatavalid;                                                          // dma_wr_2_s0_translator:uav_readdatavalid -> dma_wr_2_s0_agent:m0_readdatavalid
	wire    [1:0] dma_wr_2_s0_agent_m0_response;                                                               // dma_wr_2_s0_translator:uav_response -> dma_wr_2_s0_agent:m0_response
	wire          dma_wr_2_s0_agent_m0_lock;                                                                   // dma_wr_2_s0_agent:m0_lock -> dma_wr_2_s0_translator:uav_lock
	wire  [511:0] dma_wr_2_s0_agent_m0_writedata;                                                              // dma_wr_2_s0_agent:m0_writedata -> dma_wr_2_s0_translator:uav_writedata
	wire          dma_wr_2_s0_agent_m0_write;                                                                  // dma_wr_2_s0_agent:m0_write -> dma_wr_2_s0_translator:uav_write
	wire    [9:0] dma_wr_2_s0_agent_m0_burstcount;                                                             // dma_wr_2_s0_agent:m0_burstcount -> dma_wr_2_s0_translator:uav_burstcount
	wire          dma_wr_2_s0_agent_rf_source_valid;                                                           // dma_wr_2_s0_agent:rf_source_valid -> dma_wr_2_s0_agent_rsp_fifo:in_valid
	wire  [692:0] dma_wr_2_s0_agent_rf_source_data;                                                            // dma_wr_2_s0_agent:rf_source_data -> dma_wr_2_s0_agent_rsp_fifo:in_data
	wire          dma_wr_2_s0_agent_rf_source_ready;                                                           // dma_wr_2_s0_agent_rsp_fifo:in_ready -> dma_wr_2_s0_agent:rf_source_ready
	wire          dma_wr_2_s0_agent_rf_source_startofpacket;                                                   // dma_wr_2_s0_agent:rf_source_startofpacket -> dma_wr_2_s0_agent_rsp_fifo:in_startofpacket
	wire          dma_wr_2_s0_agent_rf_source_endofpacket;                                                     // dma_wr_2_s0_agent:rf_source_endofpacket -> dma_wr_2_s0_agent_rsp_fifo:in_endofpacket
	wire          dma_wr_2_s0_agent_rsp_fifo_out_valid;                                                        // dma_wr_2_s0_agent_rsp_fifo:out_valid -> dma_wr_2_s0_agent:rf_sink_valid
	wire  [692:0] dma_wr_2_s0_agent_rsp_fifo_out_data;                                                         // dma_wr_2_s0_agent_rsp_fifo:out_data -> dma_wr_2_s0_agent:rf_sink_data
	wire          dma_wr_2_s0_agent_rsp_fifo_out_ready;                                                        // dma_wr_2_s0_agent:rf_sink_ready -> dma_wr_2_s0_agent_rsp_fifo:out_ready
	wire          dma_wr_2_s0_agent_rsp_fifo_out_startofpacket;                                                // dma_wr_2_s0_agent_rsp_fifo:out_startofpacket -> dma_wr_2_s0_agent:rf_sink_startofpacket
	wire          dma_wr_2_s0_agent_rsp_fifo_out_endofpacket;                                                  // dma_wr_2_s0_agent_rsp_fifo:out_endofpacket -> dma_wr_2_s0_agent:rf_sink_endofpacket
	wire          dma_wr_2_s0_agent_rdata_fifo_src_valid;                                                      // dma_wr_2_s0_agent:rdata_fifo_src_valid -> dma_wr_2_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] dma_wr_2_s0_agent_rdata_fifo_src_data;                                                       // dma_wr_2_s0_agent:rdata_fifo_src_data -> dma_wr_2_s0_agent:rdata_fifo_sink_data
	wire          dma_wr_2_s0_agent_rdata_fifo_src_ready;                                                      // dma_wr_2_s0_agent:rdata_fifo_sink_ready -> dma_wr_2_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                                                       // cmd_mux_002:src_valid -> dma_wr_2_s0_agent:cp_valid
	wire  [691:0] cmd_mux_002_src_data;                                                                        // cmd_mux_002:src_data -> dma_wr_2_s0_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                                       // dma_wr_2_s0_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [3:0] cmd_mux_002_src_channel;                                                                     // cmd_mux_002:src_channel -> dma_wr_2_s0_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                               // cmd_mux_002:src_startofpacket -> dma_wr_2_s0_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                                 // cmd_mux_002:src_endofpacket -> dma_wr_2_s0_agent:cp_endofpacket
	wire  [511:0] dma_wr_3_s0_agent_m0_readdata;                                                               // dma_wr_3_s0_translator:uav_readdata -> dma_wr_3_s0_agent:m0_readdata
	wire          dma_wr_3_s0_agent_m0_waitrequest;                                                            // dma_wr_3_s0_translator:uav_waitrequest -> dma_wr_3_s0_agent:m0_waitrequest
	wire          dma_wr_3_s0_agent_m0_debugaccess;                                                            // dma_wr_3_s0_agent:m0_debugaccess -> dma_wr_3_s0_translator:uav_debugaccess
	wire   [63:0] dma_wr_3_s0_agent_m0_address;                                                                // dma_wr_3_s0_agent:m0_address -> dma_wr_3_s0_translator:uav_address
	wire   [63:0] dma_wr_3_s0_agent_m0_byteenable;                                                             // dma_wr_3_s0_agent:m0_byteenable -> dma_wr_3_s0_translator:uav_byteenable
	wire          dma_wr_3_s0_agent_m0_read;                                                                   // dma_wr_3_s0_agent:m0_read -> dma_wr_3_s0_translator:uav_read
	wire          dma_wr_3_s0_agent_m0_readdatavalid;                                                          // dma_wr_3_s0_translator:uav_readdatavalid -> dma_wr_3_s0_agent:m0_readdatavalid
	wire    [1:0] dma_wr_3_s0_agent_m0_response;                                                               // dma_wr_3_s0_translator:uav_response -> dma_wr_3_s0_agent:m0_response
	wire          dma_wr_3_s0_agent_m0_lock;                                                                   // dma_wr_3_s0_agent:m0_lock -> dma_wr_3_s0_translator:uav_lock
	wire  [511:0] dma_wr_3_s0_agent_m0_writedata;                                                              // dma_wr_3_s0_agent:m0_writedata -> dma_wr_3_s0_translator:uav_writedata
	wire          dma_wr_3_s0_agent_m0_write;                                                                  // dma_wr_3_s0_agent:m0_write -> dma_wr_3_s0_translator:uav_write
	wire    [9:0] dma_wr_3_s0_agent_m0_burstcount;                                                             // dma_wr_3_s0_agent:m0_burstcount -> dma_wr_3_s0_translator:uav_burstcount
	wire          dma_wr_3_s0_agent_rf_source_valid;                                                           // dma_wr_3_s0_agent:rf_source_valid -> dma_wr_3_s0_agent_rsp_fifo:in_valid
	wire  [692:0] dma_wr_3_s0_agent_rf_source_data;                                                            // dma_wr_3_s0_agent:rf_source_data -> dma_wr_3_s0_agent_rsp_fifo:in_data
	wire          dma_wr_3_s0_agent_rf_source_ready;                                                           // dma_wr_3_s0_agent_rsp_fifo:in_ready -> dma_wr_3_s0_agent:rf_source_ready
	wire          dma_wr_3_s0_agent_rf_source_startofpacket;                                                   // dma_wr_3_s0_agent:rf_source_startofpacket -> dma_wr_3_s0_agent_rsp_fifo:in_startofpacket
	wire          dma_wr_3_s0_agent_rf_source_endofpacket;                                                     // dma_wr_3_s0_agent:rf_source_endofpacket -> dma_wr_3_s0_agent_rsp_fifo:in_endofpacket
	wire          dma_wr_3_s0_agent_rsp_fifo_out_valid;                                                        // dma_wr_3_s0_agent_rsp_fifo:out_valid -> dma_wr_3_s0_agent:rf_sink_valid
	wire  [692:0] dma_wr_3_s0_agent_rsp_fifo_out_data;                                                         // dma_wr_3_s0_agent_rsp_fifo:out_data -> dma_wr_3_s0_agent:rf_sink_data
	wire          dma_wr_3_s0_agent_rsp_fifo_out_ready;                                                        // dma_wr_3_s0_agent:rf_sink_ready -> dma_wr_3_s0_agent_rsp_fifo:out_ready
	wire          dma_wr_3_s0_agent_rsp_fifo_out_startofpacket;                                                // dma_wr_3_s0_agent_rsp_fifo:out_startofpacket -> dma_wr_3_s0_agent:rf_sink_startofpacket
	wire          dma_wr_3_s0_agent_rsp_fifo_out_endofpacket;                                                  // dma_wr_3_s0_agent_rsp_fifo:out_endofpacket -> dma_wr_3_s0_agent:rf_sink_endofpacket
	wire          dma_wr_3_s0_agent_rdata_fifo_src_valid;                                                      // dma_wr_3_s0_agent:rdata_fifo_src_valid -> dma_wr_3_s0_agent:rdata_fifo_sink_valid
	wire  [513:0] dma_wr_3_s0_agent_rdata_fifo_src_data;                                                       // dma_wr_3_s0_agent:rdata_fifo_src_data -> dma_wr_3_s0_agent:rdata_fifo_sink_data
	wire          dma_wr_3_s0_agent_rdata_fifo_src_ready;                                                      // dma_wr_3_s0_agent:rdata_fifo_sink_ready -> dma_wr_3_s0_agent:rdata_fifo_src_ready
	wire          cmd_mux_003_src_valid;                                                                       // cmd_mux_003:src_valid -> dma_wr_3_s0_agent:cp_valid
	wire  [691:0] cmd_mux_003_src_data;                                                                        // cmd_mux_003:src_data -> dma_wr_3_s0_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                                       // dma_wr_3_s0_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [3:0] cmd_mux_003_src_channel;                                                                     // cmd_mux_003:src_channel -> dma_wr_3_s0_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                               // cmd_mux_003:src_startofpacket -> dma_wr_3_s0_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                                 // cmd_mux_003:src_endofpacket -> dma_wr_3_s0_agent:cp_endofpacket
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_valid;                                     // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:cp_valid -> router:sink_valid
	wire  [691:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_data;                                      // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:cp_data -> router:sink_data
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_ready;                                     // router:sink_ready -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:cp_ready
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_startofpacket;                             // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_endofpacket;                               // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          dma_wr_0_s0_agent_rp_valid;                                                                  // dma_wr_0_s0_agent:rp_valid -> router_001:sink_valid
	wire  [691:0] dma_wr_0_s0_agent_rp_data;                                                                   // dma_wr_0_s0_agent:rp_data -> router_001:sink_data
	wire          dma_wr_0_s0_agent_rp_ready;                                                                  // router_001:sink_ready -> dma_wr_0_s0_agent:rp_ready
	wire          dma_wr_0_s0_agent_rp_startofpacket;                                                          // dma_wr_0_s0_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          dma_wr_0_s0_agent_rp_endofpacket;                                                            // dma_wr_0_s0_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                        // router_001:src_valid -> rsp_demux:sink_valid
	wire  [691:0] router_001_src_data;                                                                         // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                                                        // rsp_demux:sink_ready -> router_001:src_ready
	wire    [3:0] router_001_src_channel;                                                                      // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                                                // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                                                  // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          dma_wr_1_s0_agent_rp_valid;                                                                  // dma_wr_1_s0_agent:rp_valid -> router_002:sink_valid
	wire  [691:0] dma_wr_1_s0_agent_rp_data;                                                                   // dma_wr_1_s0_agent:rp_data -> router_002:sink_data
	wire          dma_wr_1_s0_agent_rp_ready;                                                                  // router_002:sink_ready -> dma_wr_1_s0_agent:rp_ready
	wire          dma_wr_1_s0_agent_rp_startofpacket;                                                          // dma_wr_1_s0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          dma_wr_1_s0_agent_rp_endofpacket;                                                            // dma_wr_1_s0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                        // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [691:0] router_002_src_data;                                                                         // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                                                        // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [3:0] router_002_src_channel;                                                                      // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                                                // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                                                  // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          dma_wr_2_s0_agent_rp_valid;                                                                  // dma_wr_2_s0_agent:rp_valid -> router_003:sink_valid
	wire  [691:0] dma_wr_2_s0_agent_rp_data;                                                                   // dma_wr_2_s0_agent:rp_data -> router_003:sink_data
	wire          dma_wr_2_s0_agent_rp_ready;                                                                  // router_003:sink_ready -> dma_wr_2_s0_agent:rp_ready
	wire          dma_wr_2_s0_agent_rp_startofpacket;                                                          // dma_wr_2_s0_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          dma_wr_2_s0_agent_rp_endofpacket;                                                            // dma_wr_2_s0_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                        // router_003:src_valid -> rsp_demux_002:sink_valid
	wire  [691:0] router_003_src_data;                                                                         // router_003:src_data -> rsp_demux_002:sink_data
	wire          router_003_src_ready;                                                                        // rsp_demux_002:sink_ready -> router_003:src_ready
	wire    [3:0] router_003_src_channel;                                                                      // router_003:src_channel -> rsp_demux_002:sink_channel
	wire          router_003_src_startofpacket;                                                                // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_003_src_endofpacket;                                                                  // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          dma_wr_3_s0_agent_rp_valid;                                                                  // dma_wr_3_s0_agent:rp_valid -> router_004:sink_valid
	wire  [691:0] dma_wr_3_s0_agent_rp_data;                                                                   // dma_wr_3_s0_agent:rp_data -> router_004:sink_data
	wire          dma_wr_3_s0_agent_rp_ready;                                                                  // router_004:sink_ready -> dma_wr_3_s0_agent:rp_ready
	wire          dma_wr_3_s0_agent_rp_startofpacket;                                                          // dma_wr_3_s0_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          dma_wr_3_s0_agent_rp_endofpacket;                                                            // dma_wr_3_s0_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                                        // router_004:src_valid -> rsp_demux_003:sink_valid
	wire  [691:0] router_004_src_data;                                                                         // router_004:src_data -> rsp_demux_003:sink_data
	wire          router_004_src_ready;                                                                        // rsp_demux_003:sink_ready -> router_004:src_ready
	wire    [3:0] router_004_src_channel;                                                                      // router_004:src_channel -> rsp_demux_003:sink_channel
	wire          router_004_src_startofpacket;                                                                // router_004:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_004_src_endofpacket;                                                                  // router_004:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_src_valid;                                                                            // router:src_valid -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_valid
	wire  [691:0] router_src_data;                                                                             // router:src_data -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_data
	wire          router_src_ready;                                                                            // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_ready -> router:src_ready
	wire    [3:0] router_src_channel;                                                                          // router:src_channel -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                                    // router:src_startofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                                      // router:src_endofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_sink_endofpacket
	wire  [691:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_data;                               // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_ready
	wire    [3:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_channel;                            // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_startofpacket;                      // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_endofpacket;                        // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                           // rsp_mux:src_valid -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_valid
	wire  [691:0] rsp_mux_src_data;                                                                            // rsp_mux:src_data -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                           // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [3:0] rsp_mux_src_channel;                                                                         // rsp_mux:src_channel -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                                   // rsp_mux:src_startofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                                     // rsp_mux:src_endofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_sink_endofpacket
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_valid;                              // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_valid -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_valid
	wire  [691:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_data;                               // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_data -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_data
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_ready;                              // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_ready -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_ready
	wire    [3:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_channel;                            // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_channel -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_channel
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_startofpacket;                      // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_startofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_startofpacket
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_endofpacket;                        // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:rsp_src_endofpacket -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                                        // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [691:0] cmd_demux_src0_data;                                                                         // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                        // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [3:0] cmd_demux_src0_channel;                                                                      // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                                // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                                  // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                        // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [691:0] cmd_demux_src1_data;                                                                         // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                        // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [3:0] cmd_demux_src1_channel;                                                                      // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                                // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                                  // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                        // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [691:0] cmd_demux_src2_data;                                                                         // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                                        // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [3:0] cmd_demux_src2_channel;                                                                      // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                                // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                                  // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                                                        // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [691:0] cmd_demux_src3_data;                                                                         // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                                                        // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [3:0] cmd_demux_src3_channel;                                                                      // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                                                // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                                                  // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                        // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [691:0] rsp_demux_src0_data;                                                                         // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                        // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [3:0] rsp_demux_src0_channel;                                                                      // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                                // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                                  // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                                    // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [691:0] rsp_demux_001_src0_data;                                                                     // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                                    // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [3:0] rsp_demux_001_src0_channel;                                                                  // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                            // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                              // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                                    // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [691:0] rsp_demux_002_src0_data;                                                                     // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                                    // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [3:0] rsp_demux_002_src0_channel;                                                                  // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                            // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                              // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                                    // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [691:0] rsp_demux_003_src0_data;                                                                     // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                                                    // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [3:0] rsp_demux_003_src0_channel;                                                                  // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                                            // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                                              // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire  [511:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdata;          // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_readdata -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_readdata
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_waitrequest;       // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_waitrequest -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_waitrequest
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_debugaccess;       // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_debugaccess -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_debugaccess
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_read;              // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_read -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_read
	wire   [63:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_address;           // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_address -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_address
	wire   [63:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_byteenable;        // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_byteenable -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_byteenable
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdatavalid;     // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_readdatavalid -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_readdatavalid
	wire    [1:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_response;          // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_response -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_response
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_lock;              // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_lock -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_lock
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_write;             // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_write -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_write
	wire  [511:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_writedata;         // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_writedata -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_writedata
	wire    [9:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_burstcount;        // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:m0_burstcount -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent:av_burstcount
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_waitrequest;   // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_waitrequest -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_waitrequest
	wire  [511:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdata;      // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_readdata -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_readdata
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_debugaccess;   // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_debugaccess -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_debugaccess
	wire   [63:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_address;       // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_address -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_address
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_read;          // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_read -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_read
	wire   [63:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_byteenable;    // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_byteenable -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_byteenable
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdatavalid; // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_readdatavalid -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_readdatavalid
	wire    [1:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_response;      // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_response -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_response
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_lock;          // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_lock -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_lock
	wire          intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_write;         // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_write -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_write
	wire  [511:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_writedata;     // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_writedata -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_writedata
	wire    [9:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_burstcount;    // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator:uav_burstcount -> intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter:s0_burstcount
	wire    [3:0] intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_valid_data;                             // intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter:cmd_src_valid -> cmd_demux:sink_valid

	PCIE_HIP_FDAS_altera_merlin_master_translator_191_k2xt5fq #(
		.AV_ADDRESS_W                (64),
		.AV_DATA_W                   (512),
		.AV_BURSTCOUNT_W             (4),
		.AV_BYTEENABLE_W             (64),
		.UAV_ADDRESS_W               (64),
		.UAV_BURSTCOUNT_W            (10),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (64),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (1),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (4)
	) intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //   input,    width = 1,                       clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset),                                                                                                                                                                                                                                                                                                                                                                                                                                                 //   input,    width = 1,                     reset.reset
		.uav_address            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_address),                                                                                                                                                                                                                                                                                                                                                                                                                                                 //  output,   width = 64, avalon_universal_master_0.address
		.uav_burstcount         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_burstcount),                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 10,                          .burstcount
		.uav_read               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_read),                                                                                                                                                                                                                                                                                                                                                                                                                                                    //  output,    width = 1,                          .read
		.uav_write              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_write),                                                                                                                                                                                                                                                                                                                                                                                                                                                   //  output,    width = 1,                          .write
		.uav_waitrequest        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_waitrequest),                                                                                                                                                                                                                                                                                                                                                                                                                                             //   input,    width = 1,                          .waitrequest
		.uav_readdatavalid      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdatavalid),                                                                                                                                                                                                                                                                                                                                                                                                                                           //   input,    width = 1,                          .readdatavalid
		.uav_byteenable         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_byteenable),                                                                                                                                                                                                                                                                                                                                                                                                                                              //  output,   width = 64,                          .byteenable
		.uav_readdata           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,  width = 512,                          .readdata
		.uav_writedata          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_writedata),                                                                                                                                                                                                                                                                                                                                                                                                                                               //  output,  width = 512,                          .writedata
		.uav_lock               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_lock),                                                                                                                                                                                                                                                                                                                                                                                                                                                    //  output,    width = 1,                          .lock
		.uav_debugaccess        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_debugaccess),                                                                                                                                                                                                                                                                                                                                                                                                                                             //  output,    width = 1,                          .debugaccess
		.uav_response           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_response),                                                                                                                                                                                                                                                                                                                                                                                                                                                //   input,    width = 2,                          .response
		.av_address             (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_address),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      //   input,   width = 64,      avalon_anti_master_0.address
		.av_waitrequest         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //  output,    width = 1,                          .waitrequest
		.av_burstcount          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_burstcount),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   //   input,    width = 4,                          .burstcount
		.av_byteenable          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_byteenable),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   //   input,   width = 64,                          .byteenable
		.av_read                (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_read),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //   input,    width = 1,                          .read
		.av_readdata            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_readdata),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,  width = 512,                          .readdata
		.av_readdatavalid       (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_readdatavalid),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                //  output,    width = 1,                          .readdatavalid
		.av_response            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_response),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     //  output,    width = 2,                          .response
		.av_beginbursttransfer  (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_begintransfer       (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_chipselect          (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_write               (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_writedata           (512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), // (terminated),                                         
		.av_lock                (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_debugaccess         (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.uav_clken              (),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      // (terminated),                                         
		.av_clken               (1'b1),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.uav_writeresponsevalid (1'b0),                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // (terminated),                                         
		.av_writeresponsevalid  ()                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // (terminated),                                         
	);

	PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (4),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (1),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dma_wr_0_s0_translator (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,                      clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (dma_wr_0_s0_agent_m0_address),                                                          //   input,   width = 64, avalon_universal_slave_0.address
		.uav_burstcount         (dma_wr_0_s0_agent_m0_burstcount),                                                       //   input,   width = 10,                         .burstcount
		.uav_read               (dma_wr_0_s0_agent_m0_read),                                                             //   input,    width = 1,                         .read
		.uav_write              (dma_wr_0_s0_agent_m0_write),                                                            //   input,    width = 1,                         .write
		.uav_waitrequest        (dma_wr_0_s0_agent_m0_waitrequest),                                                      //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (dma_wr_0_s0_agent_m0_readdatavalid),                                                    //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (dma_wr_0_s0_agent_m0_byteenable),                                                       //   input,   width = 64,                         .byteenable
		.uav_readdata           (dma_wr_0_s0_agent_m0_readdata),                                                         //  output,  width = 512,                         .readdata
		.uav_writedata          (dma_wr_0_s0_agent_m0_writedata),                                                        //   input,  width = 512,                         .writedata
		.uav_lock               (dma_wr_0_s0_agent_m0_lock),                                                             //   input,    width = 1,                         .lock
		.uav_debugaccess        (dma_wr_0_s0_agent_m0_debugaccess),                                                      //   input,    width = 1,                         .debugaccess
		.uav_response           (dma_wr_0_s0_agent_m0_response),                                                         //  output,    width = 2,                         .response
		.av_address             (dma_wr_0_s0_address),                                                                   //  output,   width = 26,      avalon_anti_slave_0.address
		.av_read                (dma_wr_0_s0_read),                                                                      //  output,    width = 1,                         .read
		.av_readdata            (dma_wr_0_s0_readdata),                                                                  //   input,  width = 512,                         .readdata
		.av_burstcount          (dma_wr_0_s0_burstcount),                                                                //  output,    width = 4,                         .burstcount
		.av_readdatavalid       (dma_wr_0_s0_readdatavalid),                                                             //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (dma_wr_0_s0_waitrequest),                                                               //   input,    width = 1,                         .waitrequest
		.av_response            (dma_wr_0_s0_response),                                                                  //   input,    width = 2,                         .response
		.av_write               (),                                                                                      // (terminated),                                        
		.av_writedata           (),                                                                                      // (terminated),                                        
		.av_begintransfer       (),                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                      // (terminated),                                        
		.av_byteenable          (),                                                                                      // (terminated),                                        
		.av_writebyteenable     (),                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                      // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                   // (terminated),                                        
	);

	PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (4),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (1),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dma_wr_1_s0_translator (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,                      clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (dma_wr_1_s0_agent_m0_address),                                                          //   input,   width = 64, avalon_universal_slave_0.address
		.uav_burstcount         (dma_wr_1_s0_agent_m0_burstcount),                                                       //   input,   width = 10,                         .burstcount
		.uav_read               (dma_wr_1_s0_agent_m0_read),                                                             //   input,    width = 1,                         .read
		.uav_write              (dma_wr_1_s0_agent_m0_write),                                                            //   input,    width = 1,                         .write
		.uav_waitrequest        (dma_wr_1_s0_agent_m0_waitrequest),                                                      //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (dma_wr_1_s0_agent_m0_readdatavalid),                                                    //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (dma_wr_1_s0_agent_m0_byteenable),                                                       //   input,   width = 64,                         .byteenable
		.uav_readdata           (dma_wr_1_s0_agent_m0_readdata),                                                         //  output,  width = 512,                         .readdata
		.uav_writedata          (dma_wr_1_s0_agent_m0_writedata),                                                        //   input,  width = 512,                         .writedata
		.uav_lock               (dma_wr_1_s0_agent_m0_lock),                                                             //   input,    width = 1,                         .lock
		.uav_debugaccess        (dma_wr_1_s0_agent_m0_debugaccess),                                                      //   input,    width = 1,                         .debugaccess
		.uav_response           (dma_wr_1_s0_agent_m0_response),                                                         //  output,    width = 2,                         .response
		.av_address             (dma_wr_1_s0_address),                                                                   //  output,   width = 26,      avalon_anti_slave_0.address
		.av_read                (dma_wr_1_s0_read),                                                                      //  output,    width = 1,                         .read
		.av_readdata            (dma_wr_1_s0_readdata),                                                                  //   input,  width = 512,                         .readdata
		.av_burstcount          (dma_wr_1_s0_burstcount),                                                                //  output,    width = 4,                         .burstcount
		.av_readdatavalid       (dma_wr_1_s0_readdatavalid),                                                             //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (dma_wr_1_s0_waitrequest),                                                               //   input,    width = 1,                         .waitrequest
		.av_response            (dma_wr_1_s0_response),                                                                  //   input,    width = 2,                         .response
		.av_write               (),                                                                                      // (terminated),                                        
		.av_writedata           (),                                                                                      // (terminated),                                        
		.av_begintransfer       (),                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                      // (terminated),                                        
		.av_byteenable          (),                                                                                      // (terminated),                                        
		.av_writebyteenable     (),                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                      // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                   // (terminated),                                        
	);

	PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (4),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (1),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dma_wr_2_s0_translator (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,                      clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (dma_wr_2_s0_agent_m0_address),                                                          //   input,   width = 64, avalon_universal_slave_0.address
		.uav_burstcount         (dma_wr_2_s0_agent_m0_burstcount),                                                       //   input,   width = 10,                         .burstcount
		.uav_read               (dma_wr_2_s0_agent_m0_read),                                                             //   input,    width = 1,                         .read
		.uav_write              (dma_wr_2_s0_agent_m0_write),                                                            //   input,    width = 1,                         .write
		.uav_waitrequest        (dma_wr_2_s0_agent_m0_waitrequest),                                                      //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (dma_wr_2_s0_agent_m0_readdatavalid),                                                    //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (dma_wr_2_s0_agent_m0_byteenable),                                                       //   input,   width = 64,                         .byteenable
		.uav_readdata           (dma_wr_2_s0_agent_m0_readdata),                                                         //  output,  width = 512,                         .readdata
		.uav_writedata          (dma_wr_2_s0_agent_m0_writedata),                                                        //   input,  width = 512,                         .writedata
		.uav_lock               (dma_wr_2_s0_agent_m0_lock),                                                             //   input,    width = 1,                         .lock
		.uav_debugaccess        (dma_wr_2_s0_agent_m0_debugaccess),                                                      //   input,    width = 1,                         .debugaccess
		.uav_response           (dma_wr_2_s0_agent_m0_response),                                                         //  output,    width = 2,                         .response
		.av_address             (dma_wr_2_s0_address),                                                                   //  output,   width = 26,      avalon_anti_slave_0.address
		.av_read                (dma_wr_2_s0_read),                                                                      //  output,    width = 1,                         .read
		.av_readdata            (dma_wr_2_s0_readdata),                                                                  //   input,  width = 512,                         .readdata
		.av_burstcount          (dma_wr_2_s0_burstcount),                                                                //  output,    width = 4,                         .burstcount
		.av_readdatavalid       (dma_wr_2_s0_readdatavalid),                                                             //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (dma_wr_2_s0_waitrequest),                                                               //   input,    width = 1,                         .waitrequest
		.av_response            (dma_wr_2_s0_response),                                                                  //   input,    width = 2,                         .response
		.av_write               (),                                                                                      // (terminated),                                        
		.av_writedata           (),                                                                                      // (terminated),                                        
		.av_begintransfer       (),                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                      // (terminated),                                        
		.av_byteenable          (),                                                                                      // (terminated),                                        
		.av_writebyteenable     (),                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                      // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                   // (terminated),                                        
	);

	PCIE_HIP_FDAS_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (512),
		.UAV_DATA_W                     (512),
		.AV_BURSTCOUNT_W                (4),
		.AV_BYTEENABLE_W                (64),
		.UAV_BYTEENABLE_W               (64),
		.UAV_ADDRESS_W                  (64),
		.UAV_BURSTCOUNT_W               (10),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (1),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (64),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) dma_wr_3_s0_translator (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,                      clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,                    reset.reset
		.uav_address            (dma_wr_3_s0_agent_m0_address),                                                          //   input,   width = 64, avalon_universal_slave_0.address
		.uav_burstcount         (dma_wr_3_s0_agent_m0_burstcount),                                                       //   input,   width = 10,                         .burstcount
		.uav_read               (dma_wr_3_s0_agent_m0_read),                                                             //   input,    width = 1,                         .read
		.uav_write              (dma_wr_3_s0_agent_m0_write),                                                            //   input,    width = 1,                         .write
		.uav_waitrequest        (dma_wr_3_s0_agent_m0_waitrequest),                                                      //  output,    width = 1,                         .waitrequest
		.uav_readdatavalid      (dma_wr_3_s0_agent_m0_readdatavalid),                                                    //  output,    width = 1,                         .readdatavalid
		.uav_byteenable         (dma_wr_3_s0_agent_m0_byteenable),                                                       //   input,   width = 64,                         .byteenable
		.uav_readdata           (dma_wr_3_s0_agent_m0_readdata),                                                         //  output,  width = 512,                         .readdata
		.uav_writedata          (dma_wr_3_s0_agent_m0_writedata),                                                        //   input,  width = 512,                         .writedata
		.uav_lock               (dma_wr_3_s0_agent_m0_lock),                                                             //   input,    width = 1,                         .lock
		.uav_debugaccess        (dma_wr_3_s0_agent_m0_debugaccess),                                                      //   input,    width = 1,                         .debugaccess
		.uav_response           (dma_wr_3_s0_agent_m0_response),                                                         //  output,    width = 2,                         .response
		.av_address             (dma_wr_3_s0_address),                                                                   //  output,   width = 26,      avalon_anti_slave_0.address
		.av_read                (dma_wr_3_s0_read),                                                                      //  output,    width = 1,                         .read
		.av_readdata            (dma_wr_3_s0_readdata),                                                                  //   input,  width = 512,                         .readdata
		.av_burstcount          (dma_wr_3_s0_burstcount),                                                                //  output,    width = 4,                         .burstcount
		.av_readdatavalid       (dma_wr_3_s0_readdatavalid),                                                             //   input,    width = 1,                         .readdatavalid
		.av_waitrequest         (dma_wr_3_s0_waitrequest),                                                               //   input,    width = 1,                         .waitrequest
		.av_response            (dma_wr_3_s0_response),                                                                  //   input,    width = 2,                         .response
		.av_write               (),                                                                                      // (terminated),                                        
		.av_writedata           (),                                                                                      // (terminated),                                        
		.av_begintransfer       (),                                                                                      // (terminated),                                        
		.av_beginbursttransfer  (),                                                                                      // (terminated),                                        
		.av_byteenable          (),                                                                                      // (terminated),                                        
		.av_writebyteenable     (),                                                                                      // (terminated),                                        
		.av_lock                (),                                                                                      // (terminated),                                        
		.av_chipselect          (),                                                                                      // (terminated),                                        
		.av_clken               (),                                                                                      // (terminated),                                        
		.uav_clken              (1'b0),                                                                                  // (terminated),                                        
		.av_debugaccess         (),                                                                                      // (terminated),                                        
		.av_outputenable        (),                                                                                      // (terminated),                                        
		.uav_writeresponsevalid (),                                                                                      // (terminated),                                        
		.av_writeresponsevalid  (1'b0)                                                                                   // (terminated),                                        
	);

	PCIE_HIP_FDAS_altera_merlin_master_agent_191_mpbm6tq #(
		.PKT_WUNIQUE               (691),
		.PKT_DOMAIN_H              (690),
		.PKT_DOMAIN_L              (689),
		.PKT_SNOOP_H               (688),
		.PKT_SNOOP_L               (685),
		.PKT_BARRIER_H             (684),
		.PKT_BARRIER_L             (683),
		.PKT_ORI_BURST_SIZE_H      (682),
		.PKT_ORI_BURST_SIZE_L      (680),
		.PKT_RESPONSE_STATUS_H     (679),
		.PKT_RESPONSE_STATUS_L     (678),
		.PKT_QOS_H                 (665),
		.PKT_QOS_L                 (665),
		.PKT_DATA_SIDEBAND_H       (663),
		.PKT_DATA_SIDEBAND_L       (663),
		.PKT_ADDR_SIDEBAND_H       (662),
		.PKT_ADDR_SIDEBAND_L       (662),
		.PKT_BURST_TYPE_H          (661),
		.PKT_BURST_TYPE_L          (660),
		.PKT_CACHE_H               (677),
		.PKT_CACHE_L               (674),
		.PKT_THREAD_ID_H           (670),
		.PKT_THREAD_ID_L           (670),
		.PKT_BURST_SIZE_H          (659),
		.PKT_BURST_SIZE_L          (657),
		.PKT_TRANS_EXCLUSIVE       (645),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (664),
		.PKT_PROTECTION_H          (673),
		.PKT_PROTECTION_L          (671),
		.PKT_BURSTWRAP_H           (656),
		.PKT_BURSTWRAP_L           (656),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.ST_DATA_W                 (692),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (10),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1)
	) intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent (
		.clk                   (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset                 (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.av_address            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_address),       //   input,   width = 64,        av.address
		.av_write              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_write),         //   input,    width = 1,          .write
		.av_read               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_read),          //   input,    width = 1,          .read
		.av_writedata          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_writedata),     //   input,  width = 512,          .writedata
		.av_readdata           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdata),      //  output,  width = 512,          .readdata
		.av_waitrequest        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_byteenable),    //   input,   width = 64,          .byteenable
		.av_burstcount         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_burstcount),    //   input,   width = 10,          .burstcount
		.av_debugaccess        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_lock),          //   input,    width = 1,          .lock
		.av_response           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_response),      //  output,    width = 2,          .response
		.cp_valid              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_valid),                                 //  output,    width = 1,        cp.valid
		.cp_data               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_data),                                  //  output,  width = 692,          .data
		.cp_startofpacket      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_startofpacket),                         //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_endofpacket),                           //  output,    width = 1,          .endofpacket
		.cp_ready              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_ready),                                 //   input,    width = 1,          .ready
		.rp_valid              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_valid),                          //   input,    width = 1,        rp.valid
		.rp_data               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_data),                           //   input,  width = 692,          .data
		.rp_channel            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_channel),                        //   input,    width = 4,          .channel
		.rp_startofpacket      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_startofpacket),                  //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_endofpacket),                    //   input,    width = 1,          .endofpacket
		.rp_ready              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_ready),                          //  output,    width = 1,          .ready
		.av_writeresponsevalid ()                                                                                         // (terminated),                         
	);

	PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (682),
		.PKT_ORI_BURST_SIZE_L      (680),
		.PKT_RESPONSE_STATUS_H     (679),
		.PKT_RESPONSE_STATUS_L     (678),
		.PKT_BURST_SIZE_H          (659),
		.PKT_BURST_SIZE_L          (657),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (664),
		.PKT_PROTECTION_H          (673),
		.PKT_PROTECTION_L          (671),
		.PKT_BURSTWRAP_H           (656),
		.PKT_BURSTWRAP_L           (656),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (692),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) dma_wr_0_s0_agent (
		.clk                     (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dma_wr_0_s0_agent_m0_address),                                                          //  output,   width = 64,              m0.address
		.m0_burstcount           (dma_wr_0_s0_agent_m0_burstcount),                                                       //  output,   width = 10,                .burstcount
		.m0_byteenable           (dma_wr_0_s0_agent_m0_byteenable),                                                       //  output,   width = 64,                .byteenable
		.m0_debugaccess          (dma_wr_0_s0_agent_m0_debugaccess),                                                      //  output,    width = 1,                .debugaccess
		.m0_lock                 (dma_wr_0_s0_agent_m0_lock),                                                             //  output,    width = 1,                .lock
		.m0_readdata             (dma_wr_0_s0_agent_m0_readdata),                                                         //   input,  width = 512,                .readdata
		.m0_readdatavalid        (dma_wr_0_s0_agent_m0_readdatavalid),                                                    //   input,    width = 1,                .readdatavalid
		.m0_read                 (dma_wr_0_s0_agent_m0_read),                                                             //  output,    width = 1,                .read
		.m0_waitrequest          (dma_wr_0_s0_agent_m0_waitrequest),                                                      //   input,    width = 1,                .waitrequest
		.m0_writedata            (dma_wr_0_s0_agent_m0_writedata),                                                        //  output,  width = 512,                .writedata
		.m0_write                (dma_wr_0_s0_agent_m0_write),                                                            //  output,    width = 1,                .write
		.m0_response             (dma_wr_0_s0_agent_m0_response),                                                         //   input,    width = 2,                .response
		.rp_endofpacket          (dma_wr_0_s0_agent_rp_endofpacket),                                                      //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dma_wr_0_s0_agent_rp_ready),                                                            //   input,    width = 1,                .ready
		.rp_valid                (dma_wr_0_s0_agent_rp_valid),                                                            //  output,    width = 1,                .valid
		.rp_data                 (dma_wr_0_s0_agent_rp_data),                                                             //  output,  width = 692,                .data
		.rp_startofpacket        (dma_wr_0_s0_agent_rp_startofpacket),                                                    //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                                                     //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                                                     //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                                                      //   input,  width = 692,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                                             //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                                               //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                                                   //   input,    width = 4,                .channel
		.rf_sink_ready           (dma_wr_0_s0_agent_rsp_fifo_out_ready),                                                  //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dma_wr_0_s0_agent_rsp_fifo_out_valid),                                                  //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dma_wr_0_s0_agent_rsp_fifo_out_startofpacket),                                          //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dma_wr_0_s0_agent_rsp_fifo_out_endofpacket),                                            //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dma_wr_0_s0_agent_rsp_fifo_out_data),                                                   //   input,  width = 693,                .data
		.rf_source_ready         (dma_wr_0_s0_agent_rf_source_ready),                                                     //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dma_wr_0_s0_agent_rf_source_valid),                                                     //  output,    width = 1,                .valid
		.rf_source_startofpacket (dma_wr_0_s0_agent_rf_source_startofpacket),                                             //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dma_wr_0_s0_agent_rf_source_endofpacket),                                               //  output,    width = 1,                .endofpacket
		.rf_source_data          (dma_wr_0_s0_agent_rf_source_data),                                                      //  output,  width = 693,                .data
		.rdata_fifo_sink_ready   (dma_wr_0_s0_agent_rdata_fifo_src_ready),                                                //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dma_wr_0_s0_agent_rdata_fifo_src_valid),                                                //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dma_wr_0_s0_agent_rdata_fifo_src_data),                                                 //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (dma_wr_0_s0_agent_rdata_fifo_src_ready),                                                //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_wr_0_s0_agent_rdata_fifo_src_valid),                                                //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dma_wr_0_s0_agent_rdata_fifo_src_data),                                                 //  output,  width = 514,                .data
		.m0_writeresponsevalid   (1'b0),                                                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                                   // (terminated),                               
	);

	PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (693),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) dma_wr_0_s0_agent_rsp_fifo (
		.clk               (intel_pcie_ptile_mcdma_0_app_clk_clk),         //   input,    width = 1,       clk.clk
		.reset             (dma_wr_0_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (dma_wr_0_s0_agent_rf_source_data),             //   input,  width = 693,        in.data
		.in_valid          (dma_wr_0_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dma_wr_0_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dma_wr_0_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dma_wr_0_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dma_wr_0_s0_agent_rsp_fifo_out_data),          //  output,  width = 693,       out.data
		.out_valid         (dma_wr_0_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dma_wr_0_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dma_wr_0_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dma_wr_0_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                        // (terminated),                         
		.csr_read          (1'b0),                                         // (terminated),                         
		.csr_write         (1'b0),                                         // (terminated),                         
		.csr_readdata      (),                                             // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated),                         
		.almost_full_data  (),                                             // (terminated),                         
		.almost_empty_data (),                                             // (terminated),                         
		.in_empty          (1'b0),                                         // (terminated),                         
		.out_empty         (),                                             // (terminated),                         
		.in_error          (1'b0),                                         // (terminated),                         
		.out_error         (),                                             // (terminated),                         
		.in_channel        (1'b0),                                         // (terminated),                         
		.out_channel       ()                                              // (terminated),                         
	);

	PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (682),
		.PKT_ORI_BURST_SIZE_L      (680),
		.PKT_RESPONSE_STATUS_H     (679),
		.PKT_RESPONSE_STATUS_L     (678),
		.PKT_BURST_SIZE_H          (659),
		.PKT_BURST_SIZE_L          (657),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (664),
		.PKT_PROTECTION_H          (673),
		.PKT_PROTECTION_L          (671),
		.PKT_BURSTWRAP_H           (656),
		.PKT_BURSTWRAP_L           (656),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (692),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) dma_wr_1_s0_agent (
		.clk                     (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dma_wr_1_s0_agent_m0_address),                                                          //  output,   width = 64,              m0.address
		.m0_burstcount           (dma_wr_1_s0_agent_m0_burstcount),                                                       //  output,   width = 10,                .burstcount
		.m0_byteenable           (dma_wr_1_s0_agent_m0_byteenable),                                                       //  output,   width = 64,                .byteenable
		.m0_debugaccess          (dma_wr_1_s0_agent_m0_debugaccess),                                                      //  output,    width = 1,                .debugaccess
		.m0_lock                 (dma_wr_1_s0_agent_m0_lock),                                                             //  output,    width = 1,                .lock
		.m0_readdata             (dma_wr_1_s0_agent_m0_readdata),                                                         //   input,  width = 512,                .readdata
		.m0_readdatavalid        (dma_wr_1_s0_agent_m0_readdatavalid),                                                    //   input,    width = 1,                .readdatavalid
		.m0_read                 (dma_wr_1_s0_agent_m0_read),                                                             //  output,    width = 1,                .read
		.m0_waitrequest          (dma_wr_1_s0_agent_m0_waitrequest),                                                      //   input,    width = 1,                .waitrequest
		.m0_writedata            (dma_wr_1_s0_agent_m0_writedata),                                                        //  output,  width = 512,                .writedata
		.m0_write                (dma_wr_1_s0_agent_m0_write),                                                            //  output,    width = 1,                .write
		.m0_response             (dma_wr_1_s0_agent_m0_response),                                                         //   input,    width = 2,                .response
		.rp_endofpacket          (dma_wr_1_s0_agent_rp_endofpacket),                                                      //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dma_wr_1_s0_agent_rp_ready),                                                            //   input,    width = 1,                .ready
		.rp_valid                (dma_wr_1_s0_agent_rp_valid),                                                            //  output,    width = 1,                .valid
		.rp_data                 (dma_wr_1_s0_agent_rp_data),                                                             //  output,  width = 692,                .data
		.rp_startofpacket        (dma_wr_1_s0_agent_rp_startofpacket),                                                    //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                                                  //   input,  width = 692,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                                               //   input,    width = 4,                .channel
		.rf_sink_ready           (dma_wr_1_s0_agent_rsp_fifo_out_ready),                                                  //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dma_wr_1_s0_agent_rsp_fifo_out_valid),                                                  //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dma_wr_1_s0_agent_rsp_fifo_out_startofpacket),                                          //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dma_wr_1_s0_agent_rsp_fifo_out_endofpacket),                                            //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dma_wr_1_s0_agent_rsp_fifo_out_data),                                                   //   input,  width = 693,                .data
		.rf_source_ready         (dma_wr_1_s0_agent_rf_source_ready),                                                     //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dma_wr_1_s0_agent_rf_source_valid),                                                     //  output,    width = 1,                .valid
		.rf_source_startofpacket (dma_wr_1_s0_agent_rf_source_startofpacket),                                             //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dma_wr_1_s0_agent_rf_source_endofpacket),                                               //  output,    width = 1,                .endofpacket
		.rf_source_data          (dma_wr_1_s0_agent_rf_source_data),                                                      //  output,  width = 693,                .data
		.rdata_fifo_sink_ready   (dma_wr_1_s0_agent_rdata_fifo_src_ready),                                                //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dma_wr_1_s0_agent_rdata_fifo_src_valid),                                                //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dma_wr_1_s0_agent_rdata_fifo_src_data),                                                 //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (dma_wr_1_s0_agent_rdata_fifo_src_ready),                                                //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_wr_1_s0_agent_rdata_fifo_src_valid),                                                //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dma_wr_1_s0_agent_rdata_fifo_src_data),                                                 //  output,  width = 514,                .data
		.m0_writeresponsevalid   (1'b0),                                                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                                   // (terminated),                               
	);

	PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (693),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) dma_wr_1_s0_agent_rsp_fifo (
		.clk               (intel_pcie_ptile_mcdma_0_app_clk_clk),         //   input,    width = 1,       clk.clk
		.reset             (dma_wr_0_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (dma_wr_1_s0_agent_rf_source_data),             //   input,  width = 693,        in.data
		.in_valid          (dma_wr_1_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dma_wr_1_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dma_wr_1_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dma_wr_1_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dma_wr_1_s0_agent_rsp_fifo_out_data),          //  output,  width = 693,       out.data
		.out_valid         (dma_wr_1_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dma_wr_1_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dma_wr_1_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dma_wr_1_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                        // (terminated),                         
		.csr_read          (1'b0),                                         // (terminated),                         
		.csr_write         (1'b0),                                         // (terminated),                         
		.csr_readdata      (),                                             // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated),                         
		.almost_full_data  (),                                             // (terminated),                         
		.almost_empty_data (),                                             // (terminated),                         
		.in_empty          (1'b0),                                         // (terminated),                         
		.out_empty         (),                                             // (terminated),                         
		.in_error          (1'b0),                                         // (terminated),                         
		.out_error         (),                                             // (terminated),                         
		.in_channel        (1'b0),                                         // (terminated),                         
		.out_channel       ()                                              // (terminated),                         
	);

	PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (682),
		.PKT_ORI_BURST_SIZE_L      (680),
		.PKT_RESPONSE_STATUS_H     (679),
		.PKT_RESPONSE_STATUS_L     (678),
		.PKT_BURST_SIZE_H          (659),
		.PKT_BURST_SIZE_L          (657),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (664),
		.PKT_PROTECTION_H          (673),
		.PKT_PROTECTION_L          (671),
		.PKT_BURSTWRAP_H           (656),
		.PKT_BURSTWRAP_L           (656),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (692),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) dma_wr_2_s0_agent (
		.clk                     (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dma_wr_2_s0_agent_m0_address),                                                          //  output,   width = 64,              m0.address
		.m0_burstcount           (dma_wr_2_s0_agent_m0_burstcount),                                                       //  output,   width = 10,                .burstcount
		.m0_byteenable           (dma_wr_2_s0_agent_m0_byteenable),                                                       //  output,   width = 64,                .byteenable
		.m0_debugaccess          (dma_wr_2_s0_agent_m0_debugaccess),                                                      //  output,    width = 1,                .debugaccess
		.m0_lock                 (dma_wr_2_s0_agent_m0_lock),                                                             //  output,    width = 1,                .lock
		.m0_readdata             (dma_wr_2_s0_agent_m0_readdata),                                                         //   input,  width = 512,                .readdata
		.m0_readdatavalid        (dma_wr_2_s0_agent_m0_readdatavalid),                                                    //   input,    width = 1,                .readdatavalid
		.m0_read                 (dma_wr_2_s0_agent_m0_read),                                                             //  output,    width = 1,                .read
		.m0_waitrequest          (dma_wr_2_s0_agent_m0_waitrequest),                                                      //   input,    width = 1,                .waitrequest
		.m0_writedata            (dma_wr_2_s0_agent_m0_writedata),                                                        //  output,  width = 512,                .writedata
		.m0_write                (dma_wr_2_s0_agent_m0_write),                                                            //  output,    width = 1,                .write
		.m0_response             (dma_wr_2_s0_agent_m0_response),                                                         //   input,    width = 2,                .response
		.rp_endofpacket          (dma_wr_2_s0_agent_rp_endofpacket),                                                      //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dma_wr_2_s0_agent_rp_ready),                                                            //   input,    width = 1,                .ready
		.rp_valid                (dma_wr_2_s0_agent_rp_valid),                                                            //  output,    width = 1,                .valid
		.rp_data                 (dma_wr_2_s0_agent_rp_data),                                                             //  output,  width = 692,                .data
		.rp_startofpacket        (dma_wr_2_s0_agent_rp_startofpacket),                                                    //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                                                  //   input,  width = 692,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                                               //   input,    width = 4,                .channel
		.rf_sink_ready           (dma_wr_2_s0_agent_rsp_fifo_out_ready),                                                  //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dma_wr_2_s0_agent_rsp_fifo_out_valid),                                                  //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dma_wr_2_s0_agent_rsp_fifo_out_startofpacket),                                          //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dma_wr_2_s0_agent_rsp_fifo_out_endofpacket),                                            //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dma_wr_2_s0_agent_rsp_fifo_out_data),                                                   //   input,  width = 693,                .data
		.rf_source_ready         (dma_wr_2_s0_agent_rf_source_ready),                                                     //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dma_wr_2_s0_agent_rf_source_valid),                                                     //  output,    width = 1,                .valid
		.rf_source_startofpacket (dma_wr_2_s0_agent_rf_source_startofpacket),                                             //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dma_wr_2_s0_agent_rf_source_endofpacket),                                               //  output,    width = 1,                .endofpacket
		.rf_source_data          (dma_wr_2_s0_agent_rf_source_data),                                                      //  output,  width = 693,                .data
		.rdata_fifo_sink_ready   (dma_wr_2_s0_agent_rdata_fifo_src_ready),                                                //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dma_wr_2_s0_agent_rdata_fifo_src_valid),                                                //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dma_wr_2_s0_agent_rdata_fifo_src_data),                                                 //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (dma_wr_2_s0_agent_rdata_fifo_src_ready),                                                //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_wr_2_s0_agent_rdata_fifo_src_valid),                                                //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dma_wr_2_s0_agent_rdata_fifo_src_data),                                                 //  output,  width = 514,                .data
		.m0_writeresponsevalid   (1'b0),                                                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                                   // (terminated),                               
	);

	PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (693),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) dma_wr_2_s0_agent_rsp_fifo (
		.clk               (intel_pcie_ptile_mcdma_0_app_clk_clk),         //   input,    width = 1,       clk.clk
		.reset             (dma_wr_0_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (dma_wr_2_s0_agent_rf_source_data),             //   input,  width = 693,        in.data
		.in_valid          (dma_wr_2_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dma_wr_2_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dma_wr_2_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dma_wr_2_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dma_wr_2_s0_agent_rsp_fifo_out_data),          //  output,  width = 693,       out.data
		.out_valid         (dma_wr_2_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dma_wr_2_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dma_wr_2_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dma_wr_2_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                        // (terminated),                         
		.csr_read          (1'b0),                                         // (terminated),                         
		.csr_write         (1'b0),                                         // (terminated),                         
		.csr_readdata      (),                                             // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated),                         
		.almost_full_data  (),                                             // (terminated),                         
		.almost_empty_data (),                                             // (terminated),                         
		.in_empty          (1'b0),                                         // (terminated),                         
		.out_empty         (),                                             // (terminated),                         
		.in_error          (1'b0),                                         // (terminated),                         
		.out_error         (),                                             // (terminated),                         
		.in_channel        (1'b0),                                         // (terminated),                         
		.out_channel       ()                                              // (terminated),                         
	);

	PCIE_HIP_FDAS_altera_merlin_slave_agent_191_ncfkfri #(
		.PKT_ORI_BURST_SIZE_H      (682),
		.PKT_ORI_BURST_SIZE_L      (680),
		.PKT_RESPONSE_STATUS_H     (679),
		.PKT_RESPONSE_STATUS_L     (678),
		.PKT_BURST_SIZE_H          (659),
		.PKT_BURST_SIZE_L          (657),
		.PKT_TRANS_LOCK            (644),
		.PKT_BEGIN_BURST           (664),
		.PKT_PROTECTION_H          (673),
		.PKT_PROTECTION_L          (671),
		.PKT_BURSTWRAP_H           (656),
		.PKT_BURSTWRAP_L           (656),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_ADDR_H                (639),
		.PKT_ADDR_L                (576),
		.PKT_TRANS_COMPRESSED_READ (640),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.PKT_TRANS_READ            (643),
		.PKT_DATA_H                (511),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (692),
		.AVS_BURSTCOUNT_W          (10),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1)
	) dma_wr_3_s0_agent (
		.clk                     (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,             clk.clk
		.reset                   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (dma_wr_3_s0_agent_m0_address),                                                          //  output,   width = 64,              m0.address
		.m0_burstcount           (dma_wr_3_s0_agent_m0_burstcount),                                                       //  output,   width = 10,                .burstcount
		.m0_byteenable           (dma_wr_3_s0_agent_m0_byteenable),                                                       //  output,   width = 64,                .byteenable
		.m0_debugaccess          (dma_wr_3_s0_agent_m0_debugaccess),                                                      //  output,    width = 1,                .debugaccess
		.m0_lock                 (dma_wr_3_s0_agent_m0_lock),                                                             //  output,    width = 1,                .lock
		.m0_readdata             (dma_wr_3_s0_agent_m0_readdata),                                                         //   input,  width = 512,                .readdata
		.m0_readdatavalid        (dma_wr_3_s0_agent_m0_readdatavalid),                                                    //   input,    width = 1,                .readdatavalid
		.m0_read                 (dma_wr_3_s0_agent_m0_read),                                                             //  output,    width = 1,                .read
		.m0_waitrequest          (dma_wr_3_s0_agent_m0_waitrequest),                                                      //   input,    width = 1,                .waitrequest
		.m0_writedata            (dma_wr_3_s0_agent_m0_writedata),                                                        //  output,  width = 512,                .writedata
		.m0_write                (dma_wr_3_s0_agent_m0_write),                                                            //  output,    width = 1,                .write
		.m0_response             (dma_wr_3_s0_agent_m0_response),                                                         //   input,    width = 2,                .response
		.rp_endofpacket          (dma_wr_3_s0_agent_rp_endofpacket),                                                      //  output,    width = 1,              rp.endofpacket
		.rp_ready                (dma_wr_3_s0_agent_rp_ready),                                                            //   input,    width = 1,                .ready
		.rp_valid                (dma_wr_3_s0_agent_rp_valid),                                                            //  output,    width = 1,                .valid
		.rp_data                 (dma_wr_3_s0_agent_rp_data),                                                             //  output,  width = 692,                .data
		.rp_startofpacket        (dma_wr_3_s0_agent_rp_startofpacket),                                                    //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                                                 //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                                                 //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_003_src_data),                                                                  //   input,  width = 692,                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                                         //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                                           //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                                               //   input,    width = 4,                .channel
		.rf_sink_ready           (dma_wr_3_s0_agent_rsp_fifo_out_ready),                                                  //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (dma_wr_3_s0_agent_rsp_fifo_out_valid),                                                  //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (dma_wr_3_s0_agent_rsp_fifo_out_startofpacket),                                          //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (dma_wr_3_s0_agent_rsp_fifo_out_endofpacket),                                            //   input,    width = 1,                .endofpacket
		.rf_sink_data            (dma_wr_3_s0_agent_rsp_fifo_out_data),                                                   //   input,  width = 693,                .data
		.rf_source_ready         (dma_wr_3_s0_agent_rf_source_ready),                                                     //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (dma_wr_3_s0_agent_rf_source_valid),                                                     //  output,    width = 1,                .valid
		.rf_source_startofpacket (dma_wr_3_s0_agent_rf_source_startofpacket),                                             //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (dma_wr_3_s0_agent_rf_source_endofpacket),                                               //  output,    width = 1,                .endofpacket
		.rf_source_data          (dma_wr_3_s0_agent_rf_source_data),                                                      //  output,  width = 693,                .data
		.rdata_fifo_sink_ready   (dma_wr_3_s0_agent_rdata_fifo_src_ready),                                                //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (dma_wr_3_s0_agent_rdata_fifo_src_valid),                                                //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (dma_wr_3_s0_agent_rdata_fifo_src_data),                                                 //   input,  width = 514,                .data
		.rdata_fifo_src_ready    (dma_wr_3_s0_agent_rdata_fifo_src_ready),                                                //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (dma_wr_3_s0_agent_rdata_fifo_src_valid),                                                //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (dma_wr_3_s0_agent_rdata_fifo_src_data),                                                 //  output,  width = 514,                .data
		.m0_writeresponsevalid   (1'b0),                                                                                  // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                                   // (terminated),                               
	);

	PCIE_HIP_FDAS_altera_avalon_sc_fifo_1931_vhmcgqy #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (693),
		.FIFO_DEPTH          (33),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.SYNC_RESET          (1)
	) dma_wr_3_s0_agent_rsp_fifo (
		.clk               (intel_pcie_ptile_mcdma_0_app_clk_clk),         //   input,    width = 1,       clk.clk
		.reset             (dma_wr_0_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (dma_wr_3_s0_agent_rf_source_data),             //   input,  width = 693,        in.data
		.in_valid          (dma_wr_3_s0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (dma_wr_3_s0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (dma_wr_3_s0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (dma_wr_3_s0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (dma_wr_3_s0_agent_rsp_fifo_out_data),          //  output,  width = 693,       out.data
		.out_valid         (dma_wr_3_s0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (dma_wr_3_s0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (dma_wr_3_s0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (dma_wr_3_s0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                        // (terminated),                         
		.csr_read          (1'b0),                                         // (terminated),                         
		.csr_write         (1'b0),                                         // (terminated),                         
		.csr_readdata      (),                                             // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),         // (terminated),                         
		.almost_full_data  (),                                             // (terminated),                         
		.almost_empty_data (),                                             // (terminated),                         
		.in_empty          (1'b0),                                         // (terminated),                         
		.out_empty         (),                                             // (terminated),                         
		.in_error          (1'b0),                                         // (terminated),                         
		.out_error         (),                                             // (terminated),                         
		.in_channel        (1'b0),                                         // (terminated),                         
		.out_channel       ()                                              // (terminated),                         
	);

	PCIE_HIP_FDAS_altera_merlin_router_1921_p6xnp3a router (
		.sink_ready         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_data),                                //   input,  width = 692,          .data
		.sink_startofpacket (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                                      //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                                      //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                                       //  output,  width = 692,          .data
		.src_channel        (router_src_channel),                                                                    //  output,    width = 4,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                                 //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq router_001 (
		.sink_ready         (dma_wr_0_s0_agent_rp_ready),                                                            //  output,    width = 1,      sink.ready
		.sink_valid         (dma_wr_0_s0_agent_rp_valid),                                                            //   input,    width = 1,          .valid
		.sink_data          (dma_wr_0_s0_agent_rp_data),                                                             //   input,  width = 692,          .data
		.sink_startofpacket (dma_wr_0_s0_agent_rp_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_wr_0_s0_agent_rp_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                                  //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                                  //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                                   //  output,  width = 692,          .data
		.src_channel        (router_001_src_channel),                                                                //  output,    width = 4,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                                          //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                             //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq router_002 (
		.sink_ready         (dma_wr_1_s0_agent_rp_ready),                                                            //  output,    width = 1,      sink.ready
		.sink_valid         (dma_wr_1_s0_agent_rp_valid),                                                            //   input,    width = 1,          .valid
		.sink_data          (dma_wr_1_s0_agent_rp_data),                                                             //   input,  width = 692,          .data
		.sink_startofpacket (dma_wr_1_s0_agent_rp_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_wr_1_s0_agent_rp_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                                                  //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                                                  //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                                                   //  output,  width = 692,          .data
		.src_channel        (router_002_src_channel),                                                                //  output,    width = 4,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                                          //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                                             //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq router_003 (
		.sink_ready         (dma_wr_2_s0_agent_rp_ready),                                                            //  output,    width = 1,      sink.ready
		.sink_valid         (dma_wr_2_s0_agent_rp_valid),                                                            //   input,    width = 1,          .valid
		.sink_data          (dma_wr_2_s0_agent_rp_data),                                                             //   input,  width = 692,          .data
		.sink_startofpacket (dma_wr_2_s0_agent_rp_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_wr_2_s0_agent_rp_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                                                  //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                                                  //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                                                   //  output,  width = 692,          .data
		.src_channel        (router_003_src_channel),                                                                //  output,    width = 4,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                                          //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                                             //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_router_1921_yiuwvbq router_004 (
		.sink_ready         (dma_wr_3_s0_agent_rp_ready),                                                            //  output,    width = 1,      sink.ready
		.sink_valid         (dma_wr_3_s0_agent_rp_valid),                                                            //   input,    width = 1,          .valid
		.sink_data          (dma_wr_3_s0_agent_rp_data),                                                             //   input,  width = 692,          .data
		.sink_startofpacket (dma_wr_3_s0_agent_rp_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (dma_wr_3_s0_agent_rp_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                                  //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                                  //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                                   //  output,  width = 692,          .data
		.src_channel        (router_004_src_channel),                                                                //  output,    width = 4,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                                          //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                             //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_traffic_limiter_191_6blplji #(
		.SYNC_RESET                (1),
		.PKT_DEST_ID_H             (669),
		.PKT_DEST_ID_L             (668),
		.PKT_SRC_ID_H              (667),
		.PKT_SRC_ID_L              (666),
		.PKT_BYTE_CNT_H            (655),
		.PKT_BYTE_CNT_L            (646),
		.PKT_BYTEEN_H              (575),
		.PKT_BYTEEN_L              (512),
		.PKT_TRANS_POSTED          (641),
		.PKT_TRANS_WRITE           (642),
		.MAX_OUTSTANDING_RESPONSES (32),
		.PIPELINED                 (0),
		.ST_DATA_W                 (692),
		.ST_CHANNEL_W              (4),
		.VALID_WIDTH               (4),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter (
		.clk                    (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset                  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                                      //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                                      //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                                       //   input,  width = 692,          .data
		.cmd_sink_channel       (router_src_channel),                                                                    //   input,    width = 4,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                              //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                                //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_data),                         //  output,  width = 692,          .data
		.cmd_src_channel        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_channel),                      //  output,    width = 4,          .channel
		.cmd_src_startofpacket  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                                     //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                                     //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                                   //   input,    width = 4,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                                      //   input,  width = 692,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                             //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                               //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_data),                         //  output,  width = 692,          .data
		.rsp_src_channel        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_channel),                      //  output,    width = 4,          .channel
		.rsp_src_startofpacket  (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_valid_data)                        //  output,    width = 4, cmd_valid.data
	);

	PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_maph7pi cmd_demux (
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,        clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_channel),                      //   input,    width = 4,           .channel
		.sink_data          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_data),                         //   input,  width = 692,           .data
		.sink_startofpacket (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_limiter_cmd_valid_data),                       //   input,    width = 4, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                                  //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                                  //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                                                   //  output,  width = 692,           .data
		.src0_channel       (cmd_demux_src0_channel),                                                                //  output,    width = 4,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                                          //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                                            //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                                  //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                                  //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                                                   //  output,  width = 692,           .data
		.src1_channel       (cmd_demux_src1_channel),                                                                //  output,    width = 4,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                                          //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                                            //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                                                  //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                                                  //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                                                   //  output,  width = 692,           .data
		.src2_channel       (cmd_demux_src2_channel),                                                                //  output,    width = 4,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                                          //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                                                            //  output,    width = 1,           .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                                                  //   input,    width = 1,       src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                                                  //  output,    width = 1,           .valid
		.src3_data          (cmd_demux_src3_data),                                                                   //  output,  width = 692,           .data
		.src3_channel       (cmd_demux_src3_channel),                                                                //  output,    width = 4,           .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                                                          //  output,    width = 1,           .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                                                             //  output,    width = 1,           .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri cmd_mux (
		.clk                 (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                                     //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                                                     //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                                                      //  output,  width = 692,          .data
		.src_channel         (cmd_mux_src_channel),                                                                   //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                               //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                                                  //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                                                //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src0_data),                                                                   //   input,  width = 692,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                                                             //   input,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri cmd_mux_001 (
		.clk                 (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                                 //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                                 //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                                  //  output,  width = 692,          .data
		.src_channel         (cmd_mux_001_src_channel),                                                               //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                                         //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                                           //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                                                  //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                                                //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src1_data),                                                                   //   input,  width = 692,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                                                             //   input,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri cmd_mux_002 (
		.clk                 (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                                 //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                                 //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                                                  //  output,  width = 692,          .data
		.src_channel         (cmd_mux_002_src_channel),                                                               //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                                         //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                                           //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                                                  //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                                                //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src2_data),                                                                   //   input,  width = 692,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                                                             //   input,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_jqhnmri cmd_mux_003 (
		.clk                 (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                                                 //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                                                 //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                                                                  //  output,  width = 692,          .data
		.src_channel         (cmd_mux_003_src_channel),                                                               //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                                         //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                                           //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                                                                  //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                                                                //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src3_data),                                                                   //   input,  width = 692,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket)                                                             //   input,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq rsp_demux (
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                                                  //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                                                //   input,    width = 4,          .channel
		.sink_data          (router_001_src_data),                                                                   //   input,  width = 692,          .data
		.sink_startofpacket (router_001_src_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                                            //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                                                  //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                                  //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                                  //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                                   //  output,  width = 692,          .data
		.src0_channel       (rsp_demux_src0_channel),                                                                //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                                          //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                                             //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq rsp_demux_001 (
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                                                  //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                                                //   input,    width = 4,          .channel
		.sink_data          (router_002_src_data),                                                                   //   input,  width = 692,          .data
		.sink_startofpacket (router_002_src_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                                                            //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                                                  //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                                              //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                                              //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                               //  output,  width = 692,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                                            //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                                      //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                                                         //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq rsp_demux_002 (
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                                                                  //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                                                                //   input,    width = 4,          .channel
		.sink_data          (router_003_src_data),                                                                   //   input,  width = 692,          .data
		.sink_startofpacket (router_003_src_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                                                            //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                                                                  //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                                              //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                                              //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                                               //  output,  width = 692,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                                            //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                                                      //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)                                                         //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_demultiplexer_1921_aex32mq rsp_demux_003 (
		.clk                (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                                                  //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                                                //   input,    width = 4,          .channel
		.sink_data          (router_004_src_data),                                                                   //   input,  width = 692,          .data
		.sink_startofpacket (router_004_src_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                                            //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                                                  //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                                              //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                                              //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                                                               //  output,  width = 692,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                                            //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                                                      //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket)                                                         //  output,    width = 1,          .endofpacket
	);

	PCIE_HIP_FDAS_altera_merlin_multiplexer_1921_li4dm4i rsp_mux (
		.clk                 (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                  //   input,    width = 1,       clk.clk
		.reset               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                                     //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                                     //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                                      //  output,  width = 692,          .data
		.src_channel         (rsp_mux_src_channel),                                                                   //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                               //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                                  //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                                  //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                                //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_src0_data),                                                                   //   input,  width = 692,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                                          //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                                            //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                              //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                              //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                                            //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                               //   input,  width = 692,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                                      //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                                        //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                                              //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                                              //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                                            //   input,    width = 4,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                                               //   input,  width = 692,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                                      //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                                        //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                                                              //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                                                              //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                                                            //   input,    width = 4,          .channel
		.sink3_data          (rsp_demux_003_src0_data),                                                               //   input,  width = 692,          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                                      //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket)                                                         //   input,    width = 1,          .endofpacket
	);

	altera_merlin_waitrequest_adapter #(
		.UAV_ADDRESS_W            (64),
		.UAV_BYTEENABLE_W         (64),
		.UAV_BURSTCOUNT_W         (10),
		.UAV_DATA_W               (512),
		.USE_READRESPONSE         (1),
		.USE_WRITERESPONSE        (0),
		.S0_WAITREQUEST_ALLOWANCE (4),
		.M0_WAITREQUEST_ALLOWANCE (0),
		.SYNC_RESET               (1)
	) intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter (
		.clk                   (intel_pcie_ptile_mcdma_0_app_clk_clk),                                                        //   input,    width = 1,   clk.clk
		.reset                 (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, reset.reset
		.m0_write              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_write),             //  output,    width = 1,    m0.write
		.m0_read               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_read),              //  output,    width = 1,      .read
		.m0_address            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_address),           //  output,   width = 64,      .address
		.m0_burstcount         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_burstcount),        //  output,   width = 10,      .burstcount
		.m0_byteenable         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_byteenable),        //  output,   width = 64,      .byteenable
		.m0_writedata          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_writedata),         //  output,  width = 512,      .writedata
		.m0_lock               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_lock),              //  output,    width = 1,      .lock
		.m0_debugaccess        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_debugaccess),       //  output,    width = 1,      .debugaccess
		.m0_readdata           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdata),          //   input,  width = 512,      .readdata
		.m0_readdatavalid      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_readdatavalid),     //   input,    width = 1,      .readdatavalid
		.m0_waitrequest        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_waitrequest),       //   input,    width = 1,      .waitrequest
		.m0_response           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_waitrequest_allowance_adapter_m0_response),          //   input,    width = 2,      .response
		.s0_write              (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_write),         //   input,    width = 1,    s0.write
		.s0_read               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_read),          //   input,    width = 1,      .read
		.s0_address            (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_address),       //   input,   width = 64,      .address
		.s0_burstcount         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_burstcount),    //   input,   width = 10,      .burstcount
		.s0_writedata          (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_writedata),     //   input,  width = 512,      .writedata
		.s0_lock               (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_lock),          //   input,    width = 1,      .lock
		.s0_debugaccess        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,      .debugaccess
		.s0_byteenable         (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_byteenable),    //   input,   width = 64,      .byteenable
		.s0_readdata           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdata),      //  output,  width = 512,      .readdata
		.s0_readdatavalid      (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,      .readdatavalid
		.s0_waitrequest        (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,      .waitrequest
		.s0_response           (intel_pcie_ptile_mcdma_0_p0_d2hdm_master_translator_avalon_universal_master_0_response),      //  output,    width = 2,      .response
		.s0_writeresponsevalid (),                                                                                            // (terminated),                     
		.m0_writeresponsevalid (1'b0)                                                                                         // (terminated),                     
	);

endmodule
