Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv'.
Information: Building the design 'Controller'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUController'. (HDL-193)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/ALUController.sv:53: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 51 in file
	'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/ALUController.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
|            57            |     no/auto      |
|            86            |     no/auto      |
|           133            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine ALUController line 51 in file
		'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/ALUController.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|    Operation_reg    | Latch |   4   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/ALUController.sv:51: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'Datapath'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flopr' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine flopr_WIDTH9 line 29 in file
		'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/flopr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "9". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'instructionmemory'. (HDL-193)
Statistics for MUX_OPs
================================================================
|   block name/line     | Inputs | Outputs | # sel inputs | MB |
================================================================
| instructionmemory/112 |  128   |   30    |      7       | N  |
================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile'. (HDL-193)

Inferred memory devices in process
	in routine RegFile line 36 in file
		'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/RegFile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  register_file_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   32   |   32    |      5       | N  |
|    RegFile/47    |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'IFID'. (HDL-193)
Warning: Cannot find the design 'IFID' in the library 'WORK'. (LBR-1)
Information: Building the design 'IDEX'. (HDL-193)
Warning: Cannot find the design 'IDEX' in the library 'WORK'. (LBR-1)
Information: Building the design 'EXMEM'. (HDL-193)
Warning: Cannot find the design 'EXMEM' in the library 'WORK'. (LBR-1)
Information: Building the design 'MEMWB' instantiated from design 'Datapath' with
	the parameters "32". (HDL-193)
Warning: Cannot find the design 'MEMWB' in the library 'WORK'. (LBR-1)
Information: Building the design 'FFU' instantiated from design 'Datapath' with
	the parameters "5". (HDL-193)
Warning: Cannot find the design 'FFU' in the library 'WORK'. (LBR-1)
Information: Building the design 'mux3'. (HDL-193)
Warning: Cannot find the design 'mux3' in the library 'WORK'. (LBR-1)
Information: Building the design 'hazard'. (HDL-193)
Warning: Cannot find the design 'hazard' in the library 'WORK'. (LBR-1)
Information: Building the design 'signxtend'. (HDL-193)
Warning: Cannot find the design 'signxtend' in the library 'WORK'. (LBR-1)
Information: Building the design 'mux2' instantiated from design 'Datapath' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'imm_Gen'. (HDL-193)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/imm_Gen.sv:60: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/imm_Gen.sv:63: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 28 in file
	'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/imm_Gen.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            29            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'jalrmux'. (HDL-193)
Warning: Cannot find the design 'jalrmux' in the library 'WORK'. (LBR-1)
Information: Building the design 'alu'. (HDL-193)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:74: signed to unsigned assignment occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:75: signed to unsigned conversion occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:89: signed to unsigned conversion occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:95: signed to unsigned conversion occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:100: signed to unsigned assignment occurs. (VER-318)
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:101: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 35 in file
	'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 35 in file
		'/users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      Zero_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  /users/ugrad/2017/fall/daviddp1/112L/Labs/Lab4/Lab_Files/design/alu.sv:35: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Information: Building the design 'jalrswitch'. (HDL-193)
Warning: Cannot find the design 'jalrswitch' in the library 'WORK'. (LBR-1)
Information: Building the design 'andgate'. (HDL-193)
Warning: Cannot find the design 'andgate' in the library 'WORK'. (LBR-1)
Information: Building the design 'brdriver'. (HDL-193)
Warning: Cannot find the design 'brdriver' in the library 'WORK'. (LBR-1)
Information: Building the design 'datamemory'. (HDL-193)
Presto compilation completed successfully.
Warning: Design 'riscv' has '12' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
