#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  6 19:53:21 2023
# Process ID: 23448
# Current directory: E:/Xlinx_project/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18268 E:\Xlinx_project\lab_1\lab_1.xpr
# Log file: E:/Xlinx_project/lab_1/vivado.log
# Journal file: E:/Xlinx_project/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 994.793 ; gain = 0.000
updatINFO: [Common 17-206] Exiting Vivadclose [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v]
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.609 ; gain = 242.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-448] named port connection 'zero' does not exist for instance 'myCU' of module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:107]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.734 ; gain = 315.809
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 4 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:121]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
ERROR: [Synth 8-448] named port connection 'w2reg' does not exist for instance 'myID_EX' of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:166]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
ERROR: [Synth 8-6156] failed synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
26 Infos, 71 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:121]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'F' does not match port width (32) of module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:205]
WARNING: [Synth 8-7071] port 'Cout' of module 'ALU' is unconnected for instance 'myALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:200]
WARNING: [Synth 8-7023] instance 'myALU' of module 'ALU' has 7 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:200]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (13#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MEM_ir' does not match port width (32) of module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:239]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (14#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dmem_addr' does not match port width (8) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:245]
WARNING: [Synth 8-689] width (1) of port connection 'dmem_rdata' does not match port width (32) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:248]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (15#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:259]
WARNING: [Synth 8-689] width (2) of port connection 'outm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:261]
WARNING: [Synth 8-689] width (1) of port connection 'outldm' does not match port width (32) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:269]
INFO: [Synth 8-6157] synthesizing module 'mux_421' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421' (16#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
WARNING: [Synth 8-7023] instance 'WBdata' of module 'mux_421' has 6 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
INFO: [Synth 8-6157] synthesizing module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_221' (17#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'result' does not match port width (32) of module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:290]
INFO: [Synth 8-6157] synthesizing module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_821' (18#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:308]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7023] instance 'AsourseMux' of module 'mux_821' has 10 connections declared, but only 5 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7023] instance 'BsourseMux' of module 'mux_821' has 10 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-251]     ----PASS!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:61]
INFO: [Synth 8-251] Test end! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:62]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:63]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] Error!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:75]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:76]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (20#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.938 ; gain = 19.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.938 ; gain = 19.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1984.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2096.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 132.473
53 Infos, 100 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2098.207 ; gain = 132.473
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
ERROR: [Synth 8-439] module 'Cond' not found [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:128]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 4 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:128]
INFO: [Synth 8-6157] synthesizing module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cond' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
ERROR: [Synth 8-448] named port connection 'Equal' does not exist for instance 'mycond' of module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 5 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
