

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_hls_2'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4398|     4398|  43.980 us|  43.980 us|  4398|  4398|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                     |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                      |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |StreamingDataWidthConverter_Batch_39u_312u_2704u_U0  |StreamingDataWidthConverter_Batch_39u_312u_2704u_s  |     2706|     2706|  27.060 us|  27.060 us|  2706|  2706|       no|
        |StreamingDataWidthConverter_Batch_312u_24u_338u_U0   |StreamingDataWidthConverter_Batch_312u_24u_338u_s   |     4397|     4397|  43.970 us|  43.970 us|  4397|  4397|       no|
        +-----------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|      99|     68|    -|
|Instance         |        -|    -|     709|    490|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     808|    558|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |StreamingDataWidthConverter_Batch_312u_24u_338u_U0   |StreamingDataWidthConverter_Batch_312u_24u_338u_s   |        0|   0|  345|  281|    0|
    |StreamingDataWidthConverter_Batch_39u_312u_2704u_U0  |StreamingDataWidthConverter_Batch_39u_312u_2704u_s  |        0|   0|  364|  209|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                                    |        0|   0|  709|  490|    0|
    +-----------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |intermediate_U  |        0|  99|   0|    -|     2|  312|      624|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0|  99|   0|    0|     2|  312|      624|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |           Source Object           |    C Type    |
+--------------+-----+-----+--------------+-----------------------------------+--------------+
|in0_V_TDATA   |   in|   40|          axis|                              in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|                              in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|                              in0_V|       pointer|
|out_V_TDATA   |  out|   24|          axis|                              out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|                              out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|                              out_V|       pointer|
|ap_clk        |   in|    1|  ap_ctrl_none|  StreamingDataWidthConverter_hls_2|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  StreamingDataWidthConverter_hls_2|  return value|
+--------------+-----+-----+--------------+-----------------------------------+--------------+

