Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Nov 12 18:12:48 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 4.031ns (87.289%)  route 0.587ns (12.711%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.171     4.691 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     4.725    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_25
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 4.021ns (87.280%)  route 0.586ns (12.720%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.161     4.681 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     4.714    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_27
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 4.017ns (87.250%)  route 0.587ns (12.750%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.157     4.677 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[6]
                         net (fo=1, unplaced)         0.034     4.711    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_26
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 3.979ns (87.182%)  route 0.585ns (12.818%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.119     4.639 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[4]
                         net (fo=1, unplaced)         0.032     4.671    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_28
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 3.974ns (87.130%)  route 0.587ns (12.870%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     4.634 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.034     4.668    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_29
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 3.966ns (87.127%)  route 0.586ns (12.873%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     4.626 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.033     4.659    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_31
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.659    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 3.953ns (87.070%)  route 0.587ns (12.930%))
  Logic Levels:           11  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.514 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.520    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     4.613 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.034     4.647    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_30
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 3.958ns (87.200%)  route 0.581ns (12.800%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.171     4.612 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     4.646    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_17
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 3.948ns (87.191%)  route 0.580ns (12.809%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.161     4.602 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     4.635    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 3.944ns (87.160%)  route 0.581ns (12.840%))
  Logic Levels:           10  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])
                                                      1.353     1.460 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, unplaced)         0.247     1.707    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[0]_A2_DATA[0])
                                                      0.258     1.965 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, unplaced)         0.000     1.965    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.114     2.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, unplaced)         0.000     2.079    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_V[0])
                                                      0.699     2.778 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, unplaced)         0.000     2.778    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<0>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[0]_V_DATA[0])
                                                      0.065     2.843 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, unplaced)         0.000     2.843    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<0>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[0]_ALU_OUT[0])
                                                      0.722     3.565 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     3.565    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     3.711 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     3.969    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[1]
                         LUT2 (Prop_LUT2_I0_O)        0.082     4.051 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9/O
                         net (fo=1, unplaced)         0.030     4.081    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[1]_i_9_n_2
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.275     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     4.362    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[1]_i_2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.073     4.435 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     4.441    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.157     4.598 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/O[6]
                         net (fo=1, unplaced)         0.034     4.632    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_18
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[22]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
                         FDRE (Setup_FDRE_C_D)        0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  5.406    




