Timing Analyzer report for chip_top
Fri Jun 18 14:58:21 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; chip_top                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.0%      ;
;     Processors 3-6         ;   5.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; Clock Name                                                          ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                                ; Targets                                                                 ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_ref ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_ref ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; clk_ref                                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                       ; { clk_ref }                                                             ;
+---------------------------------------------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                          ; Note ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; 29.14 MHz ; 29.14 MHz       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                          ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.577 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.959 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.319 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.934  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.720 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.721 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 21.577 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 27.837     ;
; 22.363 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 27.051     ;
; 22.389 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 27.029     ;
; 22.438 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 26.987     ;
; 22.660 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.754     ;
; 22.704 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.710     ;
; 22.830 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.584     ;
; 23.098 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.316     ;
; 23.160 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 26.253     ;
; 23.250 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 26.179     ;
; 23.295 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.119     ;
; 23.299 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 26.114     ;
; 23.409 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 26.017     ;
; 23.411 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 26.003     ;
; 23.474 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.939     ;
; 23.482 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 25.920     ;
; 23.482 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.943     ;
; 23.533 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.880     ;
; 23.552 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.861     ;
; 23.593 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.820     ;
; 23.702 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 25.717     ;
; 23.744 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.669     ;
; 23.771 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.642     ;
; 23.779 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.646     ;
; 23.790 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.623     ;
; 23.798 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.615     ;
; 23.807 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.606     ;
; 23.823 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.602     ;
; 23.828 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.590     ;
; 23.832 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.581     ;
; 23.848 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.570     ;
; 23.888 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.596     ; 25.517     ;
; 23.905 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.588     ; 25.508     ;
; 23.924 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.494     ;
; 23.949 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.476     ;
; 23.978 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.440     ;
; 23.980 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.438     ;
; 23.984 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.434     ;
; 24.031 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 25.393     ;
; 24.107 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 25.307     ;
; 24.131 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 25.287     ;
; 24.156 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.269     ;
; 24.181 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 25.243     ;
; 24.217 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.208     ;
; 24.221 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.571     ; 25.209     ;
; 24.268 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 25.134     ;
; 24.272 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 25.153     ;
; 24.294 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.595     ; 25.112     ;
; 24.359 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 25.055     ;
; 24.411 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.587     ; 25.003     ;
; 24.413 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 25.011     ;
; 24.453 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.973     ;
; 24.488 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 24.931     ;
; 24.514 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.578     ; 24.909     ;
; 24.565 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 24.837     ;
; 24.593 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.831     ;
; 24.609 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 24.793     ;
; 24.611 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.813     ;
; 24.641 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 24.777     ;
; 24.652 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.772     ;
; 24.663 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.761     ;
; 24.674 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.596     ; 24.731     ;
; 24.693 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.731     ;
; 24.700 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.592     ; 24.709     ;
; 24.709 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.720     ;
; 24.712 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.712     ;
; 24.735 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 24.667     ;
; 24.750 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.676     ;
; 24.785 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 24.634     ;
; 24.794 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.632     ;
; 24.824 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.570     ; 24.607     ;
; 24.829 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 24.590     ;
; 24.899 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.530     ;
; 24.909 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.515     ;
; 24.915 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.594     ; 24.492     ;
; 24.917 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.507     ;
; 24.917 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.583     ; 24.501     ;
; 24.920 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.506     ;
; 24.926 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.503     ;
; 24.926 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.498     ;
; 24.929 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.500     ;
; 24.932 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.497     ;
; 24.934 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.572     ; 24.495     ;
; 24.943 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.579     ; 24.479     ;
; 24.946 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.595     ; 24.460     ;
; 24.955 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 24.464     ;
; 24.968 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 24.457     ;
; 24.971 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.596     ; 24.434     ;
; 25.002 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 24.423     ;
; 25.003 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 24.399     ;
; 25.015 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.596     ; 24.390     ;
; 25.024 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.577     ; 24.400     ;
; 25.065 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.600     ; 24.336     ;
; 25.073 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.582     ; 24.346     ;
; 25.114 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.595     ; 24.292     ;
; 25.127 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.299     ;
; 25.136 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.599     ; 24.266     ;
; 25.141 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.596     ; 24.264     ;
; 25.152 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.576     ; 24.273     ;
; 25.188 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.575     ; 24.238     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 37.959 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 12.325     ;
; 38.053 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 12.231     ;
; 38.090 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 12.190     ;
; 38.110 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 12.169     ;
; 38.112 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 12.174     ;
; 38.322 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.962     ;
; 38.368 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.905     ;
; 38.391 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.890     ;
; 38.405 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.879     ;
; 38.416 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.868     ;
; 38.453 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 11.827     ;
; 38.473 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 11.806     ;
; 38.475 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 11.811     ;
; 38.499 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.785     ;
; 38.508 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.773     ;
; 38.536 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 11.744     ;
; 38.556 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 11.723     ;
; 38.558 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 11.728     ;
; 38.568 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.693     ;
; 38.574 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.682     ;
; 38.731 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.542     ;
; 38.754 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.527     ;
; 38.800 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.473     ;
; 38.810 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.451     ;
; 38.814 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.459     ;
; 38.835 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.449     ;
; 38.836 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 11.433     ;
; 38.837 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.444     ;
; 38.871 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.410     ;
; 38.905 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.363     ;
; 38.909 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.359     ;
; 38.929 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.355     ;
; 38.931 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.330     ;
; 38.937 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.319     ;
; 38.954 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.327     ;
; 38.966 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 11.314     ;
; 38.986 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 11.293     ;
; 38.988 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 11.298     ;
; 39.014 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.247     ;
; 39.020 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.236     ;
; 39.029 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.255     ;
; 39.109 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.175     ;
; 39.123 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.161     ;
; 39.160 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 11.120     ;
; 39.163 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.110     ;
; 39.173 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.088     ;
; 39.180 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 11.099     ;
; 39.182 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 11.104     ;
; 39.199 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 11.070     ;
; 39.203 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 11.081     ;
; 39.240 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 11.040     ;
; 39.243 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.219      ; 11.024     ;
; 39.244 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.029     ;
; 39.246 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 11.027     ;
; 39.256 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 11.005     ;
; 39.260 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 11.019     ;
; 39.262 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 11.024     ;
; 39.267 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 11.014     ;
; 39.268 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 11.000     ;
; 39.272 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.996     ;
; 39.282 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 10.987     ;
; 39.351 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.917     ;
; 39.355 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.913     ;
; 39.384 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 10.897     ;
; 39.438 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 10.835     ;
; 39.444 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.817     ;
; 39.450 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.806     ;
; 39.461 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 10.820     ;
; 39.518 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 10.755     ;
; 39.541 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 10.740     ;
; 39.578 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 10.703     ;
; 39.606 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.219      ; 10.661     ;
; 39.638 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.623     ;
; 39.644 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.612     ;
; 39.658 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.233      ; 10.623     ;
; 39.676 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 10.597     ;
; 39.686 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.575     ;
; 39.689 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.219      ; 10.578     ;
; 39.712 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 10.557     ;
; 39.718 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.543     ;
; 39.724 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.532     ;
; 39.781 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.487     ;
; 39.785 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.483     ;
; 39.870 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 10.403     ;
; 39.880 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.381     ;
; 39.906 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 10.363     ;
; 39.950 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.225      ; 10.323     ;
; 39.960 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.213      ; 10.301     ;
; 39.975 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.293     ;
; 39.979 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.289     ;
; 39.986 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.221      ; 10.283     ;
; 40.055 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.213     ;
; 40.059 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.220      ; 10.209     ;
; 40.076 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 10.208     ;
; 40.119 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.219      ; 10.148     ;
; 40.170 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.236      ; 10.114     ;
; 40.207 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.232      ; 10.073     ;
; 40.227 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.231      ; 10.052     ;
; 40.229 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.238      ; 10.057     ;
; 40.313 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.219      ; 9.954      ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|timer:timer|mode                                            ; chip:chip|timer:timer|mode                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|timer:timer|start                                           ; chip:chip|timer:timer|start                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|timer:timer|irq                                             ; chip:chip|timer:timer|irq                                             ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.491 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.499 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[11]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[11]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[4]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[4]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[23]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[1]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[1]                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag     ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[5]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[5]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[26]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[26]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[19]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[12]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[12]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[27]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[6]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[24]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[1]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[8]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[2]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[2]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[6]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[15]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[15]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[18]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[12]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[17]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[10]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[10]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[27]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[27]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[9]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[22]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[16]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[16]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[29]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[29]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[29]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[2]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[2]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[14]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[14]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[3]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[3]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[16]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[16]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[15]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[15]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[11]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[11]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[8]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[8]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[28]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[18]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[26]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[25]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[24]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[28]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[28]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[20]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[1]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[0]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_ctrl_op[0]       ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[5]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[3]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[30]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[3]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[3]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; chip:chip|timer:timer|expr_val[26]                                    ; chip:chip|timer:timer|rd_data[26]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[17]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[17]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; chip:chip|timer:timer|expr_val[19]                                    ; chip:chip|timer:timer|rd_data[19]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[16]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[16]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[24]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[24]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[9]            ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.319 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.581      ; 1.174      ;
; 50.324 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.180      ;
; 50.332 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.589      ; 1.195      ;
; 50.337 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.188      ;
; 50.360 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.212      ;
; 50.370 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[16] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.601      ; 1.245      ;
; 50.378 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.581      ; 1.233      ;
; 50.381 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.220      ;
; 50.382 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.227      ;
; 50.382 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.239      ;
; 50.383 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.593      ; 1.250      ;
; 50.385 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.230      ;
; 50.389 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.581      ; 1.244      ;
; 50.393 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.575      ; 1.242      ;
; 50.393 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.569      ; 1.236      ;
; 50.393 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.589      ; 1.256      ;
; 50.396 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.252      ;
; 50.403 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.242      ;
; 50.403 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.254      ;
; 50.407 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.258      ;
; 50.413 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.269      ;
; 50.417 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.593      ; 1.284      ;
; 50.417 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.268      ;
; 50.417 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.256      ;
; 50.420 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.276      ;
; 50.423 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.274      ;
; 50.430 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.275      ;
; 50.432 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.283      ;
; 50.435 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.291      ;
; 50.439 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.291      ;
; 50.445 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.589      ; 1.308      ;
; 50.447 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.571      ; 1.292      ;
; 50.456 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.307      ;
; 50.465 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.321      ;
; 50.468 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.320      ;
; 50.586 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.438      ;
; 50.624 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.597      ; 1.495      ;
; 50.640 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.592      ; 1.506      ;
; 50.644 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.580      ; 1.498      ;
; 50.645 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.596      ; 1.515      ;
; 50.656 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.513      ;
; 50.671 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.604      ; 1.549      ;
; 50.674 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.588      ; 1.536      ;
; 50.677 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.593      ; 1.544      ;
; 50.677 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.533      ;
; 50.684 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.591      ; 1.549      ;
; 50.693 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.543      ;
; 50.696 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.557      ;
; 50.700 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.556      ;
; 50.708 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.547      ;
; 50.718 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.612      ; 1.604      ;
; 50.726 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.590      ; 1.590      ;
; 50.729 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.586      ;
; 50.729 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.580      ;
; 50.735 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.596      ;
; 50.748 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.565      ; 1.587      ;
; 50.754 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.604      ;
; 50.754 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.598      ;
; 50.755 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.607      ;
; 50.756 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.613      ;
; 50.759 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.616      ;
; 50.763 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.624      ;
; 50.764 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.625      ;
; 50.770 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.626      ;
; 50.775 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.626      ;
; 50.779 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.630      ;
; 50.779 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.583      ; 1.636      ;
; 50.779 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.612      ; 1.665      ;
; 50.781 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.637      ;
; 50.783 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.644      ;
; 50.784 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.640      ;
; 50.786 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.647      ;
; 50.787 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.588      ; 1.649      ;
; 50.788 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.639      ;
; 50.790 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.587      ; 1.651      ;
; 50.793 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.590      ; 1.657      ;
; 50.794 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.650      ;
; 50.801 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.657      ;
; 50.803 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.655      ;
; 50.807 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.663      ;
; 50.812 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.588      ; 1.674      ;
; 50.813 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.657      ;
; 50.830 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.577      ; 1.681      ;
; 50.838 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.570      ; 1.682      ;
; 50.838 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.609      ; 1.721      ;
; 50.841 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.582      ; 1.697      ;
; 50.849 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.699      ;
; 50.870 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.601      ; 1.745      ;
; 50.875 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.601      ; 1.750      ;
; 50.878 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.599      ; 1.751      ;
; 50.889 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.590      ; 1.753      ;
; 50.896 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.585      ; 1.755      ;
; 50.900 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.586      ; 1.760      ;
; 50.922 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.588      ; 1.784      ;
; 50.930 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.782      ;
; 50.954 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.604      ; 1.832      ;
; 50.963 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.594      ; 1.831      ;
; 50.963 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.578      ; 1.815      ;
; 50.981 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.600      ; 1.855      ;
; 50.986 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.576      ; 1.836      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                          ; Note ;
+-----------+-----------------+---------------------------------------------------------------------+------+
; 30.84 MHz ; 30.84 MHz       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 23.216 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 38.679 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.308 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.943  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.717 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.722 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 23.216 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 26.270     ;
; 23.929 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 25.557     ;
; 23.971 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 25.518     ;
; 24.269 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 25.217     ;
; 24.293 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 25.204     ;
; 24.322 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 25.164     ;
; 24.433 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 25.053     ;
; 24.659 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.827     ;
; 24.748 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.738     ;
; 24.771 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.715     ;
; 24.877 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.609     ;
; 24.888 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.598     ;
; 24.939 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.547     ;
; 25.048 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 24.452     ;
; 25.054 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.432     ;
; 25.067 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.419     ;
; 25.072 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.414     ;
; 25.123 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 24.354     ;
; 25.175 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 24.322     ;
; 25.185 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.508     ; 24.309     ;
; 25.214 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.272     ;
; 25.227 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.259     ;
; 25.251 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.235     ;
; 25.261 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.225     ;
; 25.270 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.219     ;
; 25.271 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 24.217     ;
; 25.289 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.197     ;
; 25.290 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.199     ;
; 25.305 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.181     ;
; 25.336 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.153     ;
; 25.380 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.106     ;
; 25.386 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.103     ;
; 25.389 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.100     ;
; 25.394 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 24.095     ;
; 25.478 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.999     ;
; 25.482 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 24.004     ;
; 25.515 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.982     ;
; 25.568 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.929     ;
; 25.607 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.515     ; 23.880     ;
; 25.673 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 23.813     ;
; 25.679 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.818     ;
; 25.825 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.672     ;
; 25.836 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.641     ;
; 25.848 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.649     ;
; 25.878 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.522     ; 23.602     ;
; 25.905 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.592     ;
; 25.940 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.557     ;
; 25.954 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.543     ;
; 25.965 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.532     ;
; 25.971 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 23.515     ;
; 25.984 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 23.504     ;
; 26.026 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.511     ; 23.465     ;
; 26.067 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.508     ; 23.427     ;
; 26.144 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.353     ;
; 26.176 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.301     ;
; 26.184 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.511     ; 23.307     ;
; 26.185 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.312     ;
; 26.191 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.286     ;
; 26.229 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.248     ;
; 26.233 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.522     ; 23.247     ;
; 26.300 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.197     ;
; 26.318 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.179     ;
; 26.320 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.515     ; 23.167     ;
; 26.324 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 23.164     ;
; 26.328 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.169     ;
; 26.338 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.159     ;
; 26.340 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 23.137     ;
; 26.362 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.512     ; 23.128     ;
; 26.366 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.131     ;
; 26.367 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 23.133     ;
; 26.377 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 23.111     ;
; 26.407 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.508     ; 23.087     ;
; 26.418 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.523     ; 23.061     ;
; 26.460 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.037     ;
; 26.460 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.508     ; 23.034     ;
; 26.461 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.524     ; 23.017     ;
; 26.473 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 23.024     ;
; 26.488 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 23.000     ;
; 26.516 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 22.984     ;
; 26.524 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 22.976     ;
; 26.531 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.946     ;
; 26.551 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 22.946     ;
; 26.552 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 22.948     ;
; 26.555 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 22.945     ;
; 26.558 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.503     ; 22.941     ;
; 26.559 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 22.938     ;
; 26.560 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.502     ; 22.940     ;
; 26.566 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.911     ;
; 26.571 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.508     ; 22.923     ;
; 26.584 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.893     ;
; 26.626 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.505     ; 22.871     ;
; 26.633 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.524     ; 22.845     ;
; 26.636 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.513     ; 22.853     ;
; 26.655 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.822     ;
; 26.660 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.515     ; 22.827     ;
; 26.678 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.799     ;
; 26.684 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.516     ; 22.802     ;
; 26.695 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.525     ; 22.782     ;
; 26.713 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.515     ; 22.774     ;
; 26.714 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.514     ; 22.774     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 38.679 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.569     ;
; 38.761 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.487     ;
; 38.789 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.458     ;
; 38.808 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.206      ; 11.437     ;
; 38.808 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 11.442     ;
; 38.983 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.264     ;
; 39.065 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.182     ;
; 39.077 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.200      ; 11.162     ;
; 39.091 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.156     ;
; 39.093 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 11.153     ;
; 39.097 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.151     ;
; 39.112 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 11.132     ;
; 39.112 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 11.137     ;
; 39.179 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 11.069     ;
; 39.186 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.061     ;
; 39.207 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 11.040     ;
; 39.226 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.206      ; 11.019     ;
; 39.226 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 11.024     ;
; 39.274 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 10.955     ;
; 39.282 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 10.945     ;
; 39.381 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.857     ;
; 39.395 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.851     ;
; 39.460 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.787     ;
; 39.490 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.748     ;
; 39.490 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.756     ;
; 39.495 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.200      ; 10.744     ;
; 39.505 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.726     ;
; 39.509 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.738     ;
; 39.532 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.706     ;
; 39.542 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.705     ;
; 39.570 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.676     ;
; 39.578 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.189      ; 10.650     ;
; 39.586 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 10.640     ;
; 39.589 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 10.655     ;
; 39.589 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 10.660     ;
; 39.594 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 10.641     ;
; 39.594 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 10.643     ;
; 39.604 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.643     ;
; 39.648 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 10.600     ;
; 39.692 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 10.537     ;
; 39.700 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 10.527     ;
; 39.730 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.209      ; 10.518     ;
; 39.758 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.489     ;
; 39.769 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.478     ;
; 39.777 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.206      ; 10.468     ;
; 39.777 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.211      ; 10.473     ;
; 39.794 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 10.443     ;
; 39.809 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.191      ; 10.421     ;
; 39.836 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 10.401     ;
; 39.851 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.396     ;
; 39.858 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.380     ;
; 39.872 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.374     ;
; 39.879 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.367     ;
; 39.898 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 10.346     ;
; 39.898 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 10.351     ;
; 39.898 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.195      ; 10.336     ;
; 39.898 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 10.338     ;
; 39.908 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.330     ;
; 39.914 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 10.322     ;
; 39.923 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 10.308     ;
; 39.950 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.288     ;
; 39.967 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.279     ;
; 40.012 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 10.223     ;
; 40.012 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 10.225     ;
; 40.046 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.200      ; 10.193     ;
; 40.055 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.189      ; 10.173     ;
; 40.060 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.187     ;
; 40.063 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 10.163     ;
; 40.155 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 10.092     ;
; 40.167 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 10.071     ;
; 40.181 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 10.065     ;
; 40.218 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 10.017     ;
; 40.243 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.190      ; 9.986      ;
; 40.251 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.188      ; 9.976      ;
; 40.271 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 9.966      ;
; 40.276 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 9.970      ;
; 40.286 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.191      ; 9.944      ;
; 40.313 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 9.924      ;
; 40.332 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 9.904      ;
; 40.364 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.189      ; 9.864      ;
; 40.372 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.187      ; 9.854      ;
; 40.375 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.195      ; 9.859      ;
; 40.375 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 9.861      ;
; 40.459 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 9.779      ;
; 40.474 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.192      ; 9.757      ;
; 40.501 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.199      ; 9.737      ;
; 40.563 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 9.672      ;
; 40.563 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 9.674      ;
; 40.580 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 9.657      ;
; 40.595 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.191      ; 9.635      ;
; 40.622 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.198      ; 9.615      ;
; 40.649 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 9.598      ;
; 40.684 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.195      ; 9.550      ;
; 40.684 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 9.552      ;
; 40.695 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.196      ; 9.540      ;
; 40.731 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.208      ; 9.516      ;
; 40.759 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.207      ; 9.487      ;
; 40.778 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.205      ; 9.466      ;
; 40.778 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.210      ; 9.471      ;
; 40.883 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.197      ; 9.353      ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.400 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|mode                                            ; chip:chip|timer:timer|mode                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|start                                           ; chip:chip|timer:timer|start                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|timer:timer|irq                                             ; chip:chip|timer:timer|irq                                             ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.455 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.466 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.734      ;
; 0.468 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[12]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[12]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[1]                     ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[1]                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[5]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[5]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[11]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[11]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[4]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[4]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[9]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[6]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[23]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[8]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[2]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[2]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                         ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[6]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[0]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag     ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[26]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[26]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[15]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[15]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[8]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[8]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[18]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[12]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[17]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[10]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[10]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[27]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[27]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[16]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[16]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[29]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[29]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[2]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[2]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[1]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[14]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[14]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]       ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; chip:chip|cpu:cpu|ctrl:ctrl|exp_code[1]                               ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[3]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[3]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[15]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[15]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[11]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[11]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[19]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[28]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[26]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[27]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[25]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[24]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[22]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[24]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[29]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[20]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[0]            ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_ctrl_op[0]       ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[16]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[16]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[5]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[3]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[18]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[28]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[28]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[1]   ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[3]                    ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[3]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                 ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[30]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; chip:chip|timer:timer|expr_val[19]                                    ; chip:chip|timer:timer|rd_data[19]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[16]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[16]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.743      ;
; 0.477 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[24]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[24]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[27]           ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[27]           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[17]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[17]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.745      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.308 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.071      ;
; 50.316 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.077      ;
; 50.320 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.521      ; 1.091      ;
; 50.325 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.509      ; 1.084      ;
; 50.355 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[16] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.529      ; 1.134      ;
; 50.359 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.122      ;
; 50.361 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.119      ;
; 50.366 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.116      ;
; 50.367 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.521      ; 1.138      ;
; 50.367 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.119      ;
; 50.367 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.128      ;
; 50.370 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.133      ;
; 50.372 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.125      ;
; 50.374 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.520      ; 1.144      ;
; 50.376 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.505      ; 1.131      ;
; 50.376 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.137      ;
; 50.377 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.129      ;
; 50.385 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.135      ;
; 50.390 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.150      ;
; 50.392 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.155      ;
; 50.392 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.152      ;
; 50.394 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.144      ;
; 50.401 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.521      ; 1.172      ;
; 50.406 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.167      ;
; 50.409 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.170      ;
; 50.410 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.162      ;
; 50.413 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.176      ;
; 50.420 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.181      ;
; 50.427 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.190      ;
; 50.427 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.502      ; 1.179      ;
; 50.427 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.189      ;
; 50.428 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.520      ; 1.198      ;
; 50.438 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.198      ;
; 50.451 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.214      ;
; 50.451 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.213      ;
; 50.546 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.304      ;
; 50.585 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.526      ; 1.361      ;
; 50.598 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.523      ; 1.371      ;
; 50.598 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.361      ;
; 50.600 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.525      ; 1.375      ;
; 50.611 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.372      ;
; 50.625 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.519      ; 1.394      ;
; 50.626 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.521      ; 1.397      ;
; 50.626 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.533      ; 1.409      ;
; 50.627 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.514      ; 1.391      ;
; 50.641 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.518      ; 1.409      ;
; 50.643 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.507      ; 1.400      ;
; 50.649 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.515      ; 1.414      ;
; 50.650 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.416      ;
; 50.655 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.405      ;
; 50.675 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.538      ; 1.463      ;
; 50.676 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.442      ;
; 50.677 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.515      ; 1.442      ;
; 50.677 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.437      ;
; 50.685 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.451      ;
; 50.695 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.500      ; 1.445      ;
; 50.701 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.503      ; 1.454      ;
; 50.703 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.464      ;
; 50.705 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.505      ; 1.460      ;
; 50.706 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.515      ; 1.471      ;
; 50.706 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.464      ;
; 50.713 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.479      ;
; 50.714 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.480      ;
; 50.716 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.514      ; 1.480      ;
; 50.719 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.480      ;
; 50.720 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.480      ;
; 50.723 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.515      ; 1.488      ;
; 50.723 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.524      ; 1.497      ;
; 50.726 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.515      ; 1.491      ;
; 50.727 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.490      ;
; 50.730 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.496      ;
; 50.731 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.519      ; 1.500      ;
; 50.731 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.494      ;
; 50.733 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.538      ; 1.521      ;
; 50.735 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.511      ; 1.496      ;
; 50.738 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.504      ;
; 50.741 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.514      ; 1.505      ;
; 50.742 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.505      ;
; 50.750 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.513      ;
; 50.751 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.518      ; 1.519      ;
; 50.755 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.505      ; 1.510      ;
; 50.756 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.512      ; 1.518      ;
; 50.757 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.510      ; 1.517      ;
; 50.771 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.537      ; 1.558      ;
; 50.778 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.505      ; 1.533      ;
; 50.781 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.513      ; 1.544      ;
; 50.786 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.544      ;
; 50.799 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.529      ; 1.578      ;
; 50.807 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.529      ; 1.586      ;
; 50.811 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.529      ; 1.590      ;
; 50.817 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.583      ;
; 50.818 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.520      ; 1.588      ;
; 50.827 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.516      ; 1.593      ;
; 50.850 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.517      ; 1.617      ;
; 50.851 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.609      ;
; 50.880 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.532      ; 1.662      ;
; 50.884 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.508      ; 1.642      ;
; 50.886 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.523      ; 1.659      ;
; 50.901 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.526      ; 1.677      ;
; 50.910 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.526      ; 1.686      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                           ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.356 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 44.572 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                            ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.082 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                             ;
+---------------------------------------------------------------------+--------+---------------+
; Clock                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------+--------+---------------+
; clk_ref                                                             ; 9.594  ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.732 ; 0.000         ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 49.733 ; 0.000         ;
+---------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                     ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 37.356 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 12.353     ;
; 37.700 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 12.011     ;
; 37.760 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.949     ;
; 37.802 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.912     ;
; 37.877 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.832     ;
; 37.905 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.804     ;
; 37.962 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.747     ;
; 38.062 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.647     ;
; 38.096 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.613     ;
; 38.128 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.581     ;
; 38.146 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 11.570     ;
; 38.153 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.556     ;
; 38.205 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.504     ;
; 38.208 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.506     ;
; 38.248 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.461     ;
; 38.251 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.458     ;
; 38.268 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.441     ;
; 38.300 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.409     ;
; 38.325 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.389     ;
; 38.335 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.374     ;
; 38.353 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.361     ;
; 38.356 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.353     ;
; 38.360 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 11.344     ;
; 38.370 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.339     ;
; 38.374 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.337     ;
; 38.400 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.309     ;
; 38.404 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.305     ;
; 38.408 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.303     ;
; 38.410 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.304     ;
; 38.428 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.281     ;
; 38.431 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.280     ;
; 38.442 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.269     ;
; 38.446 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.265     ;
; 38.450 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 11.261     ;
; 38.455 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 11.257     ;
; 38.457 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.252     ;
; 38.508 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.206     ;
; 38.532 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.177     ;
; 38.536 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.277     ; 11.174     ;
; 38.544 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.170     ;
; 38.568 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 11.137     ;
; 38.574 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.140     ;
; 38.599 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.115     ;
; 38.600 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 11.109     ;
; 38.651 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[12] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.063     ;
; 38.696 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[11] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.018     ;
; 38.697 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[20] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 11.017     ;
; 38.704 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.281     ; 11.002     ;
; 38.716 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[19] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.998     ;
; 38.748 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[13] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.966     ;
; 38.764 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.940     ;
; 38.778 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 10.931     ;
; 38.781 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[18] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.933     ;
; 38.799 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.915     ;
; 38.802 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[16] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.912     ;
; 38.818 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.896     ;
; 38.820 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.896     ;
; 38.846 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.868     ;
; 38.852 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[17] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.862     ;
; 38.856 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.860     ;
; 38.859 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 10.850     ;
; 38.861 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.851     ;
; 38.876 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.838     ;
; 38.880 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.832     ;
; 38.881 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.823     ;
; 38.905 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[15] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.809     ;
; 38.909 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.795     ;
; 38.912 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.280     ; 10.795     ;
; 38.937 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.779     ;
; 38.940 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.277     ; 10.770     ;
; 38.962 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.274     ; 10.751     ;
; 38.964 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.752     ;
; 38.966 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.738     ;
; 38.972 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 10.733     ;
; 38.978 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.734     ;
; 38.978 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.736     ;
; 38.983 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.733     ;
; 38.986 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.730     ;
; 38.987 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.271     ; 10.729     ;
; 39.006 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.706     ;
; 39.057 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.277     ; 10.653     ;
; 39.057 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.273     ; 10.657     ;
; 39.063 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.649     ;
; 39.066 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.638     ;
; 39.085 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.277     ; 10.625     ;
; 39.089 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[25] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 10.616     ;
; 39.100 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.604     ;
; 39.109 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.281     ; 10.597     ;
; 39.117 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[29] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 10.588     ;
; 39.122 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 10.589     ;
; 39.132 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[24] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.572     ;
; 39.142 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.277     ; 10.568     ;
; 39.157 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[14] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.547     ;
; 39.161 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[26] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.551     ;
; 39.173 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.283     ; 10.531     ;
; 39.174 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[27] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 10.531     ;
; 39.182 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[21] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.278     ; 10.527     ;
; 39.197 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[23] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.275     ; 10.515     ;
; 39.203 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[22] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.276     ; 10.508     ;
; 39.207 ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[28] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.282     ; 10.498     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                                                                                                      ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 44.572 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.541      ;
; 44.591 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.522      ;
; 44.618 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.101      ; 5.492      ;
; 44.619 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.494      ;
; 44.638 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.475      ;
; 44.660 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.452      ;
; 44.662 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.450      ;
; 44.665 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 5.446      ;
; 44.665 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.101      ; 5.445      ;
; 44.679 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.433      ;
; 44.681 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.431      ;
; 44.684 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 5.427      ;
; 44.706 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.403      ;
; 44.708 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.401      ;
; 44.711 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 5.397      ;
; 44.770 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.343      ;
; 44.789 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.324      ;
; 44.807 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.302      ;
; 44.816 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.101      ; 5.294      ;
; 44.826 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.283      ;
; 44.853 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 5.253      ;
; 44.859 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.254      ;
; 44.878 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.235      ;
; 44.884 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.229      ;
; 44.905 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.101      ; 5.205      ;
; 44.931 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.182      ;
; 44.944 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 5.160      ;
; 44.954 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.148      ;
; 44.963 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 5.141      ;
; 44.972 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.140      ;
; 44.973 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 5.129      ;
; 44.974 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.138      ;
; 44.977 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 5.134      ;
; 44.979 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.134      ;
; 44.990 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.092      ; 5.111      ;
; 45.000 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.090      ; 5.099      ;
; 45.008 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.101      ;
; 45.012 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 5.094      ;
; 45.026 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.087      ;
; 45.027 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 5.082      ;
; 45.031 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 5.075      ;
; 45.034 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 5.074      ;
; 45.053 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 5.055      ;
; 45.054 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 5.052      ;
; 45.058 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.094      ; 5.045      ;
; 45.067 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.045      ;
; 45.069 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 5.043      ;
; 45.070 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 5.035      ;
; 45.071 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 5.037      ;
; 45.072 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 5.039      ;
; 45.080 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 5.025      ;
; 45.082 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 5.031      ;
; 45.089 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 5.016      ;
; 45.090 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 5.018      ;
; 45.116 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 4.986      ;
; 45.117 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 4.988      ;
; 45.119 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.990      ;
; 45.170 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.943      ;
; 45.171 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.942      ;
; 45.177 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.936      ;
; 45.209 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.098      ; 4.898      ;
; 45.214 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.895      ;
; 45.217 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.896      ;
; 45.228 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.098      ; 4.879      ;
; 45.255 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01               ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 4.849      ;
; 45.256 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 4.848      ;
; 45.258 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 4.854      ;
; 45.260 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 4.852      ;
; 45.263 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 4.848      ;
; 45.266 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.847      ;
; 45.266 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 4.836      ;
; 45.320 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.789      ;
; 45.324 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 4.782      ;
; 45.346 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.762      ;
; 45.351 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 4.753      ;
; 45.361 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 4.741      ;
; 45.368 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.745      ;
; 45.382 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 4.723      ;
; 45.383 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.725      ;
; 45.405 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.704      ;
; 45.415 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.694      ;
; 45.419 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 4.687      ;
; 45.441 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.667      ;
; 45.457 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.656      ;
; 45.477 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 4.628      ;
; 45.478 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.630      ;
; 45.521 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[27]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.098      ; 4.586      ;
; 45.529 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a20~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.584      ;
; 45.542 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.095      ; 4.562      ;
; 45.552 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.093      ; 4.550      ;
; 45.576 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.104      ; 4.537      ;
; 45.606 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.100      ; 4.503      ;
; 45.610 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.097      ; 4.496      ;
; 45.616 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|bus_addr[27] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.098      ; 4.491      ;
; 45.617 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 4.495      ;
; 45.619 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.103      ; 4.493      ;
; 45.622 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[28]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.102      ; 4.489      ;
; 45.632 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_we_reg  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.476      ;
; 45.668 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.096      ; 4.437      ;
; 45.669 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|bus_addr[29]   ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_we_reg ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 50.000       ; 0.099      ; 4.439      ;
+--------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                               ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; chip:chip|uart:uart|uart_tx:uart_tx|tx                               ; chip:chip|uart:uart|uart_tx:uart_tx|tx                                ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                           ; chip:chip|uart:uart|uart_tx:uart_tx|tx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                          ; chip:chip|uart:uart|uart_tx:uart_tx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                       ; chip:chip|uart:uart|uart_tx:uart_tx|div_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                       ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                       ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                       ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                       ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_tx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                       ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|irq_rx                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|timer:timer|mode                                           ; chip:chip|timer:timer|mode                                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|timer:timer|start                                          ; chip:chip|timer:timer|start                                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|timer:timer|irq                                            ; chip:chip|timer:timer|irq                                             ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01           ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.01            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10         ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.10          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11           ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.11            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                   ; chip:chip|bus:bus|bus_arbiter:bus_arbiter|owner.01                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                           ; chip:chip|uart:uart|uart_rx:uart_rx|rx_end                            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                          ; chip:chip|uart:uart|uart_rx:uart_rx|state.1                           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                       ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[3]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                       ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[1]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                       ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[2]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10           ; chip:chip|cpu:cpu|if_stage:if_stage|bus_if:bus_if|state.10            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11         ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.11          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[11]                               ; chip:chip|cpu:cpu|ctrl:ctrl|epc[11]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[4]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[4]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                       ; chip:chip|uart:uart|uart_tx:uart_tx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rx_buf[1]                    ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|rd_data[1]                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01         ; chip:chip|cpu:cpu|mem_stage:mem_stage|bus_if:bus_if|state.01          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_br_flag    ; chip:chip|cpu:cpu|ctrl:ctrl|br_flag                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[5]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[5]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[26]                               ; chip:chip|cpu:cpu|ctrl:ctrl|epc[26]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[9]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[8]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[8]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[10]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[10]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[12]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[12]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[27]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[27]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[6]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[6]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[23]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[23]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[22]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[22]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[24]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[24]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[15]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[15]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[29]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[29]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[2]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[2]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[19]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[19]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[1]     ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                       ; chip:chip|uart:uart|uart_rx:uart_rx|bit_cnt[0]                        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[8]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[8]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[2]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                        ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[0]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[2]                        ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[1]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[7]                        ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[6]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_exp_code[2]     ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[0]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[1]      ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_ctrl_op[1]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en         ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_en          ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[19] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[19]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[15] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[15]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[18] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[12] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[12]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[17] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[18]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[18]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[27] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[27]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[9]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[24] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[16]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[16]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[29] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[4]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[4]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[14] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[14]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[0]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[5]                        ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[4]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_exp_code[2]     ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_exp_code[2] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[3]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[3]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[16]                               ; chip:chip|cpu:cpu|ctrl:ctrl|epc[16]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[15]                               ; chip:chip|cpu:cpu|ctrl:ctrl|epc[15]                                   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[11] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[11]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[5]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[3]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[28] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[26] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[25]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[25]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[31] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[31]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[28]          ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[28]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[20] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[20]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[1]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_ctrl_op[0]      ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_ctrl_op[0]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; chip:chip|cpu:cpu|ctrl:ctrl|pre_pc[8]                                ; chip:chip|cpu:cpu|ctrl:ctrl|epc[8]                                    ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[0]  ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[5]           ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_pc[5]       ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_wr_data[30] ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30]  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; chip:chip|uart:uart|uart_ctrl:uart_ctrl|tx_data[3]                   ; chip:chip|uart:uart|uart_tx:uart_tx|sh_reg[3]                         ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; chip:chip|timer:timer|expr_val[19]                                   ; chip:chip|timer:timer|rd_data[19]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; chip:chip|timer:timer|expr_val[26]                                   ; chip:chip|timer:timer|rd_data[26]                                     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[24]         ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[24]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[16]         ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[16]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[27]          ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[27]           ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[17]         ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[17]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_pc[9]           ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_pc[9]            ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[22]         ; chip:chip|cpu:cpu|mem_stage:mem_stage|mem_reg:mem_reg|mem_out[22]     ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_mem_op[1]       ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_op[1]        ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; chip:chip|cpu:cpu|id_stage:id_stage|id_reg:id_reg|id_dst_addr[3]     ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_dst_addr[3]      ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                            ; Launch Clock                                                        ; Latch Clock                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+
; 50.082 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.480      ;
; 50.090 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[2]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.490      ;
; 50.093 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.489      ;
; 50.099 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[1]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.493      ;
; 50.100 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[16] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.503      ;
; 50.101 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.492      ;
; 50.104 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.498      ;
; 50.104 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[5]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.500      ;
; 50.105 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.504      ;
; 50.107 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.500      ;
; 50.107 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.503      ;
; 50.109 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.502      ;
; 50.110 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.509      ;
; 50.110 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.278      ; 0.512      ;
; 50.112 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.505      ;
; 50.112 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.503      ;
; 50.112 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.508      ;
; 50.112 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.508      ;
; 50.114 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.505      ;
; 50.114 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[10] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.514      ;
; 50.115 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.510      ;
; 50.117 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.278      ; 0.519      ;
; 50.122 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.520      ;
; 50.124 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.521      ;
; 50.124 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.517      ;
; 50.125 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.522      ;
; 50.131 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.528      ;
; 50.131 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.529      ;
; 50.131 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.527      ;
; 50.132 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.525      ;
; 50.137 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.278      ; 0.539      ;
; 50.138 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.536      ;
; 50.138 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.536      ;
; 50.145 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.543      ;
; 50.146 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.544      ;
; 50.201 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.595      ;
; 50.222 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a12~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.283      ; 0.629      ;
; 50.227 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.278      ; 0.629      ;
; 50.232 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[0]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.630      ;
; 50.235 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[28] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.638      ;
; 50.235 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[17] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.281      ; 0.640      ;
; 50.236 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.277      ; 0.637      ;
; 50.237 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.633      ;
; 50.242 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.641      ;
; 50.246 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.645      ;
; 50.251 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.642      ;
; 50.252 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[26] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.284      ; 0.660      ;
; 50.254 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[0]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.654      ;
; 50.259 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[25] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.657      ;
; 50.262 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.662      ;
; 50.263 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.659      ;
; 50.267 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.667      ;
; 50.271 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.267      ; 0.662      ;
; 50.272 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[24] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.669      ;
; 50.275 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[5]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.675      ;
; 50.276 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.670      ;
; 50.277 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.674      ;
; 50.278 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.678      ;
; 50.280 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[29] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.286      ; 0.690      ;
; 50.281 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.677      ;
; 50.282 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.678      ;
; 50.285 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.685      ;
; 50.286 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.686      ;
; 50.286 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[7]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.281      ; 0.691      ;
; 50.287 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.269      ; 0.680      ;
; 50.288 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.686      ;
; 50.289 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.277      ; 0.690      ;
; 50.291 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.686      ;
; 50.291 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[4]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.689      ;
; 50.293 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.275      ; 0.692      ;
; 50.293 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.693      ;
; 50.294 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[4]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a4~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.277      ; 0.695      ;
; 50.294 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[3]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.692      ;
; 50.298 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.696      ;
; 50.299 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a10~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.273      ; 0.696      ;
; 50.299 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[1]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.697      ;
; 50.300 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.700      ;
; 50.301 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.701      ;
; 50.303 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[8]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.703      ;
; 50.303 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[3]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a7~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.701      ;
; 50.306 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.701      ;
; 50.306 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[30] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a29~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.286      ; 0.716      ;
; 50.309 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.274      ; 0.707      ;
; 50.309 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[6]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.272      ; 0.705      ;
; 50.318 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~porta_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.713      ;
; 50.325 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a0~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.271      ; 0.720      ;
; 50.335 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[22] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.284      ; 0.743      ;
; 50.341 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[18] ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~portb_datain_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.285      ; 0.750      ;
; 50.343 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[5]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.283      ; 0.750      ;
; 50.344 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_mem_wr_data[9]  ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a8~portb_datain_reg0   ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.744      ;
; 50.345 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[10]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.748      ;
; 50.347 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[3]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a22~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.283      ; 0.754      ;
; 50.354 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[2]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a18~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.276      ; 0.754      ;
; 50.356 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a16~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.759      ;
; 50.360 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[9]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.754      ;
; 50.360 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[10]          ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a24~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.270      ; 0.754      ;
; 50.369 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[11]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a2~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.277      ; 0.770      ;
; 50.377 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[12]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a6~portb_address_reg0  ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.284      ; 0.785      ;
; 50.379 ; chip:chip|cpu:cpu|ex_stage:ex_stage|ex_reg:ex_reg|ex_out[13]         ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a14~portb_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.283      ; 0.786      ;
; 50.379 ; chip:chip|cpu:cpu|if_stage:if_stage|if_reg:if_reg|if_pc[7]           ; chip:chip|cpu:cpu|spm:spm|altera_dpram:x_s3e_dpram|altsyncram:altsyncram_component|altsyncram_h2e2:auto_generated|ram_block1a26~porta_address_reg0 ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; -50.000      ; 0.279      ; 0.782      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                     ; 21.577 ; 0.185  ; N/A      ; N/A     ; 9.594               ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 21.577 ; 0.185  ; N/A      ; N/A     ; 49.717              ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 37.959 ; 50.082 ; N/A      ; N/A     ; 49.721              ;
;  clk_ref                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                                      ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_ref                                                             ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_io[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; gpio_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_io[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_sw                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_ref                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpio_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio_io[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio_io[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; gpio_io[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_io[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                       ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 44715109 ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 100990   ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 1504     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                          ; To Clock                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 44715109 ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; 100990   ; 0        ; 0        ; 0        ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; 1504     ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1927  ; 1927 ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; Target                                                              ; Clock                                                               ; Type      ; Status      ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk_ref                                                             ; clk_ref                                                             ; Base      ; Constrained ;
+---------------------------------------------------------------------+---------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_sw    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; gpio_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_sw    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; gpio_io[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_io[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jun 18 14:58:16 2021
Info: Command: quartus_sta cpuV8 -c chip_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'chip_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_ref clk_ref
    Info (332110): create_generated_clock -source {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 21.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    21.577               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.959               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.319               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 clk_ref 
    Info (332119):    49.720               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.721               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 23.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    23.216               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    38.679               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.308               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 clk_ref 
    Info (332119):    49.717               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.722               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.356               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    44.572               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    50.082               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 clk_ref 
    Info (332119):    49.732               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.733               0.000 clk_gen|altera_dcm_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Fri Jun 18 14:58:21 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


