m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A
vALU24A
Z1 !s110 1745565199
!i10b 1
!s100 [IYEUBBC1V8MaG3P^;SSE3
IA[Y2dz6XOUO=^P4jNaDZ`0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1596679768
8D:/Project/sim_lib_verilog/ecp5u/ALU24A.v
FD:/Project/sim_lib_verilog/ecp5u/ALU24A.v
Z4 L0 29
Z5 OL;L;10.4;61
r1
!s85 0
31
!s108 1745565199.756000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU24A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU24A.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@l@u24@a
vALU24B
R1
!i10b 1
!s100 J0Dc04RFnDm@d=M;A`9500
I`Hbk^<>@zKRhHGP:5]Cgd1
R2
R0
Z7 w1596679774
8D:/Project/sim_lib_verilog/ecp5u/ALU24B.v
FD:/Project/sim_lib_verilog/ecp5u/ALU24B.v
R4
R5
r1
!s85 0
31
!s108 1745565199.912000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU24B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU24B.v|
!i113 0
R6
n@a@l@u24@b
vALU54A
Z8 !s110 1745565200
!i10b 1
!s100 UXnC_XVh4Uh;[4^b^[^8C1
IVRVGi:NCb`ZRjFCPA@ceE1
R2
R0
Z9 w1596679770
8D:/Project/sim_lib_verilog/ecp5u/ALU54A.v
FD:/Project/sim_lib_verilog/ecp5u/ALU54A.v
R4
R5
r1
!s85 0
31
!s108 1745565200.071000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU54A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU54A.v|
!i113 0
R6
n@a@l@u54@a
vALU54B
R8
!i10b 1
!s100 CL6DADJ;:NdG63NZT;mmV3
ICm90RYFAEZNi?0Sh8H2dl1
R2
R0
Z10 w1596679780
8D:/Project/sim_lib_verilog/ecp5u/ALU54B.v
FD:/Project/sim_lib_verilog/ecp5u/ALU54B.v
R4
R5
r1
!s85 0
31
!s108 1745565200.236000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU54B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU54B.v|
!i113 0
R6
n@a@l@u54@b
vAND2
R8
!i10b 1
!s100 _hCSSM]O0GjE2[eE^24LI3
IL^[>F@Q=g3?R?]l707Z_C1
R2
R0
Z11 w1606262018
8D:/Project/sim_lib_verilog/ecp5u/AND2.v
FD:/Project/sim_lib_verilog/ecp5u/AND2.v
Z12 L0 30
R5
r1
!s85 0
31
!s108 1745565200.399000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND2.v|
!i113 0
R6
n@a@n@d2
vAND3
R8
!i10b 1
!s100 m=O1OZj^YnWhR^SVo2LfS3
I]c87GK<9dP:PHMN5YPQBg2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/AND3.v
FD:/Project/sim_lib_verilog/ecp5u/AND3.v
R12
R5
r1
!s85 0
31
!s108 1745565200.556000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND3.v|
!i113 0
R6
n@a@n@d3
vAND4
R8
!i10b 1
!s100 9a8>Uc@KP:EJI?kIT9RgT2
I[NFD0R<]^4CnW9PCjXGmN2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/AND4.v
FD:/Project/sim_lib_verilog/ecp5u/AND4.v
R12
R5
r1
!s85 0
31
!s108 1745565200.711000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND4.v|
!i113 0
R6
n@a@n@d4
vAND5
Z13 !s110 1745565173
!i10b 1
!s100 OWAZ9iMYeJ<HaIRPJQg7i3
IeA4:a8X<B1Ik<9@6GUI8?3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/AND5.v
FD:/Project/sim_lib_verilog/ecp5u/AND5.v
R12
R5
r1
!s85 0
31
!s108 1745565173.791000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND5.v|
!i113 0
R6
n@a@n@d5
vBB
R13
!i10b 1
!s100 ^IfAXYFV=9o8^VN<ne5G62
IoW;T`D:2j8LFiZFC=29e=3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/BB.v
FD:/Project/sim_lib_verilog/ecp5u/BB.v
R12
R5
r1
!s85 0
31
!s108 1745565173.939000
!s107 D:/Project/sim_lib_verilog/ecp5u/BB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BB.v|
!i113 0
R6
n@b@b
vBBPD
Z14 !s110 1745565174
!i10b 1
!s100 2llf_a>DlfiCJ52NGhOVo1
I]1LQj_0QRSGWd8dfoM[Sb1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/BBPD.v
FD:/Project/sim_lib_verilog/ecp5u/BBPD.v
R12
R5
r1
!s85 0
31
!s108 1745565174.088000
!s107 D:/Project/sim_lib_verilog/ecp5u/BBPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BBPD.v|
!i113 0
R6
n@b@b@p@d
vBBPU
R14
!i10b 1
!s100 TGQBD;i`mdn0[IkC=BIlL0
IP9mb>n>aLLjiO;ZETP_232
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/BBPU.v
FD:/Project/sim_lib_verilog/ecp5u/BBPU.v
R12
R5
r1
!s85 0
31
!s108 1745565174.245000
!s107 D:/Project/sim_lib_verilog/ecp5u/BBPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BBPU.v|
!i113 0
R6
n@b@b@p@u
vBCINRD
R14
!i10b 1
!s100 [Vco_7]H3j`Rl]83EaiBd0
If<H5ca_`CXm4WL:NI7n]V2
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/BCINRD.v
FD:/Project/sim_lib_verilog/ecp5u/BCINRD.v
Z15 L0 26
R5
r1
!s85 0
31
!s108 1745565174.388000
!s107 D:/Project/sim_lib_verilog/ecp5u/BCINRD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BCINRD.v|
!i113 0
R6
n@b@c@i@n@r@d
vBCLVDSOB
R14
!i10b 1
!s100 <S>1[:Pje]541f=]1[XZn1
IoB>Re0IzBz=Q^jaNYzUh=2
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v
FD:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v
Z16 L0 27
R5
r1
!s85 0
31
!s108 1745565174.533000
!s107 D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v|
!i113 0
R6
n@b@c@l@v@d@s@o@b
vBUFBA
R14
!i10b 1
!s100 F]1=^G[=nZ[>9GZ]a?8?31
ILM_A]QCcYahK0M]@2FZ6`1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/BUFBA.v
FD:/Project/sim_lib_verilog/ecp5u/BUFBA.v
R12
R5
r1
!s85 0
31
!s108 1745565174.679000
!s107 D:/Project/sim_lib_verilog/ecp5u/BUFBA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BUFBA.v|
!i113 0
R6
n@b@u@f@b@a
vCCU2C
R14
!i10b 1
!s100 ^XQCiDc`om6U`9m5M03le1
I0R>@LKA7a:][N@lfNmkbo0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/CCU2C.v
FD:/Project/sim_lib_verilog/ecp5u/CCU2C.v
Z17 L0 28
R5
r1
!s85 0
31
!s108 1745565174.823000
!s107 D:/Project/sim_lib_verilog/ecp5u/CCU2C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/CCU2C.v|
!i113 0
R6
n@c@c@u2@c
vCLKDIVF
R14
!i10b 1
!s100 QQMilQQVV1?L3eDQPD1;n1
IkSbCMU<o3gQM:aA]7bTkL3
R2
R0
Z18 w1596679776
8D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v
FD:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v
R12
R5
r1
!s85 0
31
!s108 1745565174.972000
!s107 D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v|
!i113 0
R6
n@c@l@k@d@i@v@f
vDCCA
Z19 !s110 1745565175
!i10b 1
!s100 _G5nEJJhDbcU>6]NaT`dD3
IHAF<^ZXMmAKEcUlNN`hjN0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/DCCA.v
FD:/Project/sim_lib_verilog/ecp5u/DCCA.v
R12
R5
r1
!s85 0
31
!s108 1745565175.116000
!s107 D:/Project/sim_lib_verilog/ecp5u/DCCA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DCCA.v|
!i113 0
R6
n@d@c@c@a
vDCSC
R19
!i10b 1
!s100 j5MJ;_M1RV7Tgo]=U]faR1
Ia>Hzm6l5]2DiAQMHfDM;W3
R2
R0
Z20 w1596679778
8D:/Project/sim_lib_verilog/ecp5u/DCSC.v
FD:/Project/sim_lib_verilog/ecp5u/DCSC.v
R12
R5
r1
!s85 0
31
!s108 1745565175.262000
!s107 D:/Project/sim_lib_verilog/ecp5u/DCSC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DCSC.v|
!i113 0
R6
n@d@c@s@c
vDDRDLLA
R19
!i10b 1
!s100 SUcb=MXBP5S38=^;nIcYO2
I>4;L4gnzzG>@joGA@>J[B3
R2
R0
Z21 w1596679772
8D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v
FD:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v
R17
R5
r1
!s85 0
31
!s108 1745565175.428000
!s107 D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v|
!i113 0
R6
n@d@d@r@d@l@l@a
vDELAYF
R19
!i10b 1
!s100 d_BQSJTXJ5<8EUa7EVQ]D0
IY3Lo6FO0bLgQ@mnO@I[JT1
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/DELAYF.v
FD:/Project/sim_lib_verilog/ecp5u/DELAYF.v
R17
R5
r1
!s85 0
31
!s108 1745565175.580000
!s107 D:/Project/sim_lib_verilog/ecp5u/DELAYF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DELAYF.v|
!i113 0
R6
n@d@e@l@a@y@f
vDELAYG
R19
!i10b 1
!s100 ^?;G37HA:[Z[3ZR0M:=QL2
I?MDCie:o>=nNC<_O:YV9W2
R2
R0
R18
8D:/Project/sim_lib_verilog/ecp5u/DELAYG.v
FD:/Project/sim_lib_verilog/ecp5u/DELAYG.v
R17
R5
r1
!s85 0
31
!s108 1745565175.729000
!s107 D:/Project/sim_lib_verilog/ecp5u/DELAYG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DELAYG.v|
!i113 0
R6
n@d@e@l@a@y@g
vDLLDELD
R19
!i10b 1
!s100 ZKdKHaK3Snm4RQNfLOSRm1
IAfQ:Uh;A>SLJ<WdgidkgD0
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v
FD:/Project/sim_lib_verilog/ecp5u/DLLDELD.v
R12
R5
r1
!s85 0
31
!s108 1745565175.880000
!s107 D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v|
!i113 0
R6
n@d@l@l@d@e@l@d
vDP16KD
R2
r1
!s85 0
31
!i10b 1
!s100 jUZ8Wd=d;9SJ8KU::9RoI0
IC<9T@<jn_Qcc]aZjIEkL91
R0
R7
8D:/Project/sim_lib_verilog/ecp5u/DP16KD.v
FD:/Project/sim_lib_verilog/ecp5u/DP16KD.v
Z22 L0 25
R5
!s108 1745565176.028000
!s107 D:/Project/sim_lib_verilog/ecp5u/DP16KD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DP16KD.v|
!i113 0
R6
n@d@p16@k@d
vDPR16X4C
Z23 !s110 1745565176
!i10b 1
!s100 ezI47[KPj[XOLhYE;M9jl0
Ibni;Ce4LZM2kGO=7jLS2P3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v
FD:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v
Z24 L0 31
R5
r1
!s85 0
31
!s108 1745565176.195000
!s107 D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v|
!i113 0
R6
n@d@p@r16@x4@c
vDQSBUFM
R23
!i10b 1
!s100 Ndddg_oD]0JDjQ1RNKVIo0
IaKdfYUgYIE^KmlEk8gL6g3
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v
FD:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v
R12
R5
r1
!s85 0
31
!s108 1745565176.504000
!s107 D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v|
!i113 0
R6
n@d@q@s@b@u@f@m
vDTR
R23
!i10b 1
!s100 Z;64GhK0C>L4gIXaLo[T[1
I8j6FO6SJli4^3]FRjanin3
R2
R0
Z25 w1596679764
8D:/Project/sim_lib_verilog/ecp5u/DTR.v
FD:/Project/sim_lib_verilog/ecp5u/DTR.v
R16
R5
r1
!s85 0
31
!s108 1745565176.658000
!s107 D:/Project/sim_lib_verilog/ecp5u/DTR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DTR.v|
!i113 0
R6
n@d@t@r
vECLKBRIDGECS
R23
!i10b 1
!s100 PTW1MLBmKY`?fHF_A8Z]90
IcP^4e5QhWf1SQe1ecoB193
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v
FD:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v
R12
R5
r1
!s85 0
31
!s108 1745565176.807000
!s107 D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v|
!i113 0
R6
n@e@c@l@k@b@r@i@d@g@e@c@s
vECLKSYNCB
R23
!i10b 1
!s100 nD9iEdkkgWm9Z<TnoiE[Q1
IUai7<QYknPFSSBY>:amcO2
R2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v
FD:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v
R4
R5
r1
!s85 0
31
!s108 1745565176.952000
!s107 D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v|
!i113 0
R6
n@e@c@l@k@s@y@n@c@b
vEHXPLLL
Z26 !s110 1745565177
!i10b 1
!s100 EQ[UYkD_5PO??IQWe8QWK3
If3FNU__`6B5IHnPH4bFa23
R2
R0
R18
Z27 8D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v
Z28 FD:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v
Z29 L0 33
R5
r1
!s85 0
31
Z30 !s108 1745565177.102000
Z31 !s107 D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v|
Z32 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v|
!i113 0
R6
n@e@h@x@p@l@l@l
vEXTREFB
R26
!i10b 1
!s100 i1ib6z7Q3Z61M@:42m;dT1
IP9e7a?cYU=8B1@KUC_PbD3
R2
R0
Z33 w1596679766
8D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v
FD:/Project/sim_lib_verilog/ecp5u/EXTREFB.v
R17
R5
r1
!s85 0
31
!s108 1745565177.259000
!s107 D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v|
!i113 0
R6
n@e@x@t@r@e@f@b
vFD1P3AX
R26
!i10b 1
!s100 DNEbGJ]<XLim;00k[86Jn2
IoJ4Z>D[6FL7;@n;<FjWjB3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v
R12
R5
r1
!s85 0
31
!s108 1745565177.413000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v|
!i113 0
R6
n@f@d1@p3@a@x
vFD1P3AY
R26
!i10b 1
!s100 Q@;LiU^biGClHWHYfFJZi3
I>g4_Q^3U@>knbOi40ZA@03
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v
R12
R5
r1
!s85 0
31
!s108 1745565177.560000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v|
!i113 0
R6
n@f@d1@p3@a@y
vFD1P3BX
R26
!i10b 1
!s100 GUBiH@cDO3UQOzN7Kl9KP0
Il3?WV16NgECJN?jED9NfI2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v
R12
R5
r1
!s85 0
31
!s108 1745565177.709000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v|
!i113 0
R6
n@f@d1@p3@b@x
vFD1P3DX
R26
!i10b 1
!s100 27B3MJ^M30XOPeOMVj>A[2
Il0kCGZX7MY^z_T3CBbhQe0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v
R12
R5
r1
!s85 0
31
!s108 1745565177.858000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v|
!i113 0
R6
n@f@d1@p3@d@x
vFD1P3IX
Z34 !s110 1745565178
!i10b 1
!s100 4J313:D7KZc;i;V1HjFBm3
INP<Q9?1^ZM:]F4IeWPSPc1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.005000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v|
!i113 0
R6
n@f@d1@p3@i@x
vFD1P3JX
R34
!i10b 1
!s100 moRiD>1Hl0Vde>22Ua3UU0
IbQ0e3SUnUzcEG0Y^1UHk60
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.154000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v|
!i113 0
R6
n@f@d1@p3@j@x
vFD1S3AX
R34
!i10b 1
!s100 cEm^f:ElmJgBe5Q3LjF453
ISko3bL7bhU2S_m6Y^Bi_J0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.298000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v|
!i113 0
R6
n@f@d1@s3@a@x
vFD1S3AY
R34
!i10b 1
!s100 0]AWMf5mlOo8Z<5_gd2V02
IPI^];62lWPBfYmijIG5FG1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v
R12
R5
r1
!s85 0
31
!s108 1745565178.446000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v|
!i113 0
R6
n@f@d1@s3@a@y
vFD1S3BX
R34
!i10b 1
!s100 ?UDHf=d7K@`HFHA=li]E[2
I[?P6IQhaFITGa@==m3mKL1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.593000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v|
!i113 0
R6
n@f@d1@s3@b@x
vFD1S3DX
R34
!i10b 1
!s100 CVSfY_l5JC=K2gU_`Fg`70
IoSY6jHI4CPSNWfQeY;Zcl3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.745000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v|
!i113 0
R6
n@f@d1@s3@d@x
vFD1S3IX
R34
!i10b 1
!s100 lcG5mn`YOZJM:<Ff[0g4X2
IH]NO2O;YA^Icn_8BFPYZC2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v
R12
R5
r1
!s85 0
31
!s108 1745565178.895000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v|
!i113 0
R6
n@f@d1@s3@i@x
vFD1S3JX
Z35 !s110 1745565179
!i10b 1
!s100 WD>Q?i7Jl^HNK0EI?3PZ42
I^KKggjIHljKWZ2<aLmfEP3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v
R12
R5
r1
!s85 0
31
!s108 1745565179.048000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v|
!i113 0
R6
n@f@d1@s3@j@x
vFL1P3AY
R35
!i10b 1
!s100 >JE]oXL=^gd_i3kZQ;ng30
I[@:eXY1dKeQTWg3=^SnLk3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v
R12
R5
r1
!s85 0
31
!s108 1745565179.196000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v|
!i113 0
R6
n@f@l1@p3@a@y
vFL1P3AY_FUNC
R35
!i10b 1
!s100 =g1jA^5fhX>3mRcS7;TBk0
IYL;ocALbHaaf@OA>56L^g3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v
R29
R5
r1
!s85 0
31
!s108 1745565179.346000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v|
!i113 0
R6
n@f@l1@p3@a@y_@f@u@n@c
vFL1P3AZ
R35
!i10b 1
!s100 <aAl0O5azJ0L:QToJEW:;2
I;jJ7bkz>QOLQOmBA[BU4z1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v
R12
R5
r1
!s85 0
31
!s108 1745565179.494000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v|
!i113 0
R6
n@f@l1@p3@a@z
vFL1P3AZ_FUNC
R35
!i10b 1
!s100 CSbnaWFDXL7D;dAc8G=jU1
I?2h;bDmGVU<^l:8Eh6_hW3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v
R29
R5
r1
!s85 0
31
!s108 1745565179.649000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v|
!i113 0
R6
n@f@l1@p3@a@z_@f@u@n@c
vFL1P3BX
R35
!i10b 1
!s100 @9VgeT:NMaB:@_@YjVR8h3
IUQY=0UfQVE16hoZ2M6E1J2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v
R12
R5
r1
!s85 0
31
!s108 1745565179.796000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v|
!i113 0
R6
n@f@l1@p3@b@x
vFL1P3BX_FUNC
R35
!i10b 1
!s100 ge:^8;VfLhV0`hi:GWSed1
IFPGVJAnlC0OVHi[;NQZTM0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v
R12
R5
r1
!s85 0
31
!s108 1745565179.948000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v|
!i113 0
R6
n@f@l1@p3@b@x_@f@u@n@c
vFL1P3DX
Z36 !s110 1745565180
!i10b 1
!s100 1o^k46=2;lU[SFAD_joA;0
IDmoJ4K;jK^4z2UNBR5V2A1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v
R12
R5
r1
!s85 0
31
!s108 1745565180.100000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v|
!i113 0
R6
n@f@l1@p3@d@x
vFL1P3DX_FUNC
R36
!i10b 1
!s100 ERdQ>D=bH=jGTFoiLj8<43
IP4Q97e36WWoZoG3PKXcnR3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v
R12
R5
r1
!s85 0
31
!s108 1745565180.254000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v|
!i113 0
R6
n@f@l1@p3@d@x_@f@u@n@c
vFL1P3IY
R36
!i10b 1
!s100 D0820nZ<l2Nb]U1aL:hX`0
IS8TOLU>KKN8keV[lT67XA3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v
R12
R5
r1
!s85 0
31
!s108 1745565180.406000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v|
!i113 0
R6
n@f@l1@p3@i@y
vFL1P3IY_FUNC
R36
!i10b 1
!s100 L1g326>ik0^Onz97diBXV3
IaF7`MXARn6[2iC64_Ahl02
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v
R12
R5
r1
!s85 0
31
!s108 1745565180.555000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v|
!i113 0
R6
n@f@l1@p3@i@y_@f@u@n@c
vFL1P3JY
R36
!i10b 1
!s100 gQ?fZY<XHi<;Dfb25HHIM3
IGTaX`[J[N3n8OXImhcm8`1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v
R12
R5
r1
!s85 0
31
!s108 1745565180.706000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v|
!i113 0
R6
n@f@l1@p3@j@y
vFL1P3JY_FUNC
R36
!i10b 1
!s100 lM@:>30`aa;PGFkhzCEUd3
IH9b=G41f=@fGScDGOj`o93
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v
R12
R5
r1
!s85 0
31
!s108 1745565180.864000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v|
!i113 0
R6
n@f@l1@p3@j@y_@f@u@n@c
vFL1S3AX
Z37 !s110 1745565181
!i10b 1
!s100 Al<3@iSZd@@jONJneo1iP2
IekTSFME6BS[:<1V=;TlzN3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v
R12
R5
r1
!s85 0
31
!s108 1745565181.012000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v|
!i113 0
R6
n@f@l1@s3@a@x
vFL1S3AY
R37
!i10b 1
!s100 9ZThhed2]@R9:ngg:[miJ3
Izi1>jm^;kIdR00fI:@_YU0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v
R12
R5
r1
!s85 0
31
!s108 1745565181.159000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v|
!i113 0
R6
n@f@l1@s3@a@y
vGSR
R2
r1
!s85 0
31
!i10b 1
!s100 DRmLZ=DA;mMBQB2D7]>3j1
IlOWDF:@hY0f_dX2f:Wnk83
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/GSR.v
FD:/Project/sim_lib_verilog/ecp5u/GSR.v
R17
R5
!s108 1745565181.311000
!s107 D:/Project/sim_lib_verilog/ecp5u/GSR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/GSR.v|
!i113 0
R6
n@g@s@r
vIB
R37
!i10b 1
!s100 4^odOiRSV=6fTnMRdWV;H3
I[7D_DhHnfCh4RQh:X0_e;1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IB.v
FD:/Project/sim_lib_verilog/ecp5u/IB.v
R12
R5
r1
!s85 0
31
!s108 1745565181.464000
!s107 D:/Project/sim_lib_verilog/ecp5u/IB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IB.v|
!i113 0
R6
n@i@b
vIBPD
R37
!i10b 1
!s100 UBAeDEf:YW]:KV]]@]hKO0
II1RTJW=?^o`mZV1mJmCbB3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IBPD.v
FD:/Project/sim_lib_verilog/ecp5u/IBPD.v
R12
R5
r1
!s85 0
31
!s108 1745565181.729000
!s107 D:/Project/sim_lib_verilog/ecp5u/IBPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IBPD.v|
!i113 0
R6
n@i@b@p@d
vIBPU
R37
!i10b 1
!s100 ZbnFRK1g0YM;4a72glAK90
IgckA7CY?2@hSj2@UFBM`U1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IBPU.v
FD:/Project/sim_lib_verilog/ecp5u/IBPU.v
R12
R5
r1
!s85 0
31
!s108 1745565181.878000
!s107 D:/Project/sim_lib_verilog/ecp5u/IBPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IBPU.v|
!i113 0
R6
n@i@b@p@u
vIDDR71B
Z38 !s110 1745565182
!i10b 1
!s100 Y[gZEiLWmMW:2kBOGS8hG1
IE9ei<7JfaC`85S:F?EV5O3
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v
FD:/Project/sim_lib_verilog/ecp5u/IDDR71B.v
R24
R5
r1
!s85 0
31
!s108 1745565182.033000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v|
!i113 0
R6
n@i@d@d@r71@b
vIDDRX1F
R38
!i10b 1
!s100 JY7e5]7CVKZGf71AB53[=1
IKCL4W`4@J9J_44iMM9QG91
R2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v
R24
R5
r1
!s85 0
31
!s108 1745565182.189000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v|
!i113 0
R6
n@i@d@d@r@x1@f
vIDDRX2DQA
R38
!i10b 1
!s100 onR:Z??i=XS_bFX[hRX9V1
IY4[MZc`mQF2^JR9W2Tj1h3
R2
R0
R25
8D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v
R24
R5
r1
!s85 0
31
!s108 1745565182.340000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v|
!i113 0
R6
n@i@d@d@r@x2@d@q@a
vIDDRX2F
R38
!i10b 1
!s100 <lIU1ddQTIEL9mQ9IP_iH2
IhbCW`B:^5G<41ZmnIOL_70
R2
R0
R33
8D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v
R24
R5
r1
!s85 0
31
!s108 1745565182.492000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v|
!i113 0
R6
n@i@d@d@r@x2@f
vIFS1P3BX
R38
!i10b 1
!s100 lSJd0U9@:Afk`Sf`T;:Ee0
IH14KAa5[n82Ni`kO6hfge3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v
R12
R5
r1
!s85 0
31
!s108 1745565182.656000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v|
!i113 0
R6
n@i@f@s1@p3@b@x
vIFS1P3DX
R38
!i10b 1
!s100 D=G>R;a5kih@YNHoIzV4j1
IAEI0cA^[`M<g4hf5B1BXO2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v
R12
R5
r1
!s85 0
31
!s108 1745565182.807000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v|
!i113 0
R6
n@i@f@s1@p3@d@x
vIFS1P3IX
R38
!i10b 1
!s100 mUMg@e965cTn:l:G;DJO53
IPFTC?D69Rzd;7P_Cf>TL_3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v
R12
R5
r1
!s85 0
31
!s108 1745565182.963000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v|
!i113 0
R6
n@i@f@s1@p3@i@x
vIFS1P3JX
Z39 !s110 1745565183
!i10b 1
!s100 d0XO>2G7iKRMZY6V4B0c22
I[jb@k^N1ZTHmT4_93=4zZ2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v
R12
R5
r1
!s85 0
31
!s108 1745565183.117000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v|
!i113 0
R6
n@i@f@s1@p3@j@x
vIFS1S1B
R39
!i10b 1
!s100 `bAFTCC4RIbEbB^lkU5FG1
IZK]gHeoTiAD5YAcThdK<?2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v
R4
R5
r1
!s85 0
31
!s108 1745565183.359000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v|
!i113 0
R6
n@i@f@s1@s1@b
vIFS1S1D
R39
!i10b 1
!s100 g]Z1Gd7SmOMF=:]Gbfo730
If98idKIOliO`g>nPMn^Xl1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v
R4
R5
r1
!s85 0
31
!s108 1745565183.508000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v|
!i113 0
R6
n@i@f@s1@s1@d
vIFS1S1I
R39
!i10b 1
!s100 `SVam_LGWldYLCMHFZCoD1
I3XbYN675`f;RlTP5aNlam2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v
R4
R5
r1
!s85 0
31
!s108 1745565183.658000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v|
!i113 0
R6
n@i@f@s1@s1@i
vIFS1S1J
R39
!i10b 1
!s100 WIQ65oW0mQ9;O]_zf3K061
IMfWFlV2USlk2@KV=8eAIk0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v
R4
R5
r1
!s85 0
31
!s108 1745565183.818000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v|
!i113 0
R6
n@i@f@s1@s1@j
vILVDS
R39
!i10b 1
!s100 gzoIKARKZ8;]4>]gl81md2
I0fTS0KcNknhlb8z957Y;o0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ILVDS.v
FD:/Project/sim_lib_verilog/ecp5u/ILVDS.v
R4
R5
r1
!s85 0
31
!s108 1745565183.968000
!s107 D:/Project/sim_lib_verilog/ecp5u/ILVDS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ILVDS.v|
!i113 0
R6
n@i@l@v@d@s
vIMIPI
Z40 !s110 1745565184
!i10b 1
!s100 _SeONE^<ViFL14^]d9VTe0
IaMChQ3g6h7CJRe1?bd=f80
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/IMIPI.v
FD:/Project/sim_lib_verilog/ecp5u/IMIPI.v
R12
R5
r1
!s85 0
31
!s108 1745565184.122000
!s107 D:/Project/sim_lib_verilog/ecp5u/IMIPI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IMIPI.v|
!i113 0
R6
n@i@m@i@p@i
vINRDB
R40
!i10b 1
!s100 [W0<7f?I4z3KS?G`VaaT?3
I4Mf[OQeWLk37ec_aS>QPo2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/INRDB.v
FD:/Project/sim_lib_verilog/ecp5u/INRDB.v
R16
R5
r1
!s85 0
31
!s108 1745565184.367000
!s107 D:/Project/sim_lib_verilog/ecp5u/INRDB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/INRDB.v|
!i113 0
R6
n@i@n@r@d@b
vINV
R40
!i10b 1
!s100 [dNzA]JzZnMCiMm74CPR;1
IT0K3A3cX>nh=@d3ES:IiZ0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/INV.v
FD:/Project/sim_lib_verilog/ecp5u/INV.v
R12
R5
r1
!s85 0
31
!s108 1745565184.518000
!s107 D:/Project/sim_lib_verilog/ecp5u/INV.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/INV.v|
!i113 0
R6
n@i@n@v
vL6MUX21
R40
!i10b 1
!s100 dBaUej0E]67eK;0oUIYId3
IRjCKP91=zY_ZSXkm;U5Td1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v
FD:/Project/sim_lib_verilog/ecp5u/L6MUX21.v
R12
R5
r1
!s85 0
31
!s108 1745565184.671000
!s107 D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v|
!i113 0
R6
n@l6@m@u@x21
vLUT4
Z41 !s110 1745565185
!i10b 1
!s100 k0NPnlVmBk^GbHhgzS3[00
I9<nlb>cbEQ=g:TdT;kTX00
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LUT4.v
FD:/Project/sim_lib_verilog/ecp5u/LUT4.v
R16
R5
r1
!s85 0
31
!s108 1745565185.240000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT4.v|
!i113 0
R6
n@l@u@t4
vLUT5
R41
!i10b 1
!s100 k41X6=klD^RBg[X8nl0i22
IEH]4io9j4zfE4XNCobz:o3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LUT5.v
FD:/Project/sim_lib_verilog/ecp5u/LUT5.v
R17
R5
r1
!s85 0
31
!s108 1745565185.389000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT5.v|
!i113 0
R6
n@l@u@t5
vLUT6
R41
!i10b 1
!s100 GOVKEECl88dMKFh:QTS2K2
IR;K1Ek5Y@UCoU2A<mj;Eg2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LUT6.v
FD:/Project/sim_lib_verilog/ecp5u/LUT6.v
R17
R5
r1
!s85 0
31
!s108 1745565185.535000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT6.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT6.v|
!i113 0
R6
n@l@u@t6
vLUT7
R41
!i10b 1
!s100 ^KH4Wo@3n_N@BC?DcVS:T0
IVS8L;`zGMPT]aRGSk;@kD3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LUT7.v
FD:/Project/sim_lib_verilog/ecp5u/LUT7.v
R17
R5
r1
!s85 0
31
!s108 1745565185.688000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT7.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT7.v|
!i113 0
R6
n@l@u@t7
vLUT8
R41
!i10b 1
!s100 _c64gTgY@EIl7Hm_b>F`:0
I48RGjoeolZ_@io@J`6nH[0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LUT8.v
FD:/Project/sim_lib_verilog/ecp5u/LUT8.v
R4
R5
r1
!s85 0
31
!s108 1745565185.840000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT8.v|
!i113 0
R6
n@l@u@t8
Ulut_mux2
R40
!i10b 1
!s100 UKEhO1b_hM:`W^NJ<1RI50
Ic7D:i5eNOjG3E:^OM=:]Y1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v
FD:/Project/sim_lib_verilog/ecp5u/lut_mux2.v
R17
R5
r1
!s85 0
31
!s108 1745565184.936000
!s107 D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v|
!i113 0
R6
Ulut_mux4
R41
!i10b 1
!s100 E8JonbQeIXZ3:][=9Hlz=1
IJcXTNSDY<e8N`8GKzNX0S2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v
FD:/Project/sim_lib_verilog/ecp5u/lut_mux4.v
R17
R5
r1
!s85 0
31
!s108 1745565185.097000
!s107 D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v|
!i113 0
R6
vLVDSOB
Z42 !s110 1745565186
!i10b 1
!s100 giS:e3>`n401J4BYKV=0>1
I6DM^K^JYMTALEnK8:PgJa1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v
FD:/Project/sim_lib_verilog/ecp5u/LVDSOB.v
R16
R5
r1
!s85 0
31
!s108 1745565185.990000
!s107 D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v|
!i113 0
R6
n@l@v@d@s@o@b
vMULT18X18C
R42
!i10b 1
!s100 5c22?Y0nmUMhIdA>d_Wg`0
I;B]1LD3Z]TRY4]HHSAAY51
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v
FD:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v
R16
R5
r1
!s85 0
31
!s108 1745565186.440000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v|
!i113 0
R6
n@m@u@l@t18@x18@c
vMULT18X18D
R42
!i10b 1
!s100 AKPBJdlIHGN`inggHAM:k0
I4aHhDH0ZX=RjlGXn]hEM>3
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v
FD:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v
R17
R5
r1
!s85 0
31
!s108 1745565186.599000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v|
!i113 0
R6
n@m@u@l@t18@x18@d
vMULT9X9C
R42
!i10b 1
!s100 ;fVI5lMWDlVl@;_e<AF4B3
I5UhD;6KL]k8^Cd9o2j0il0
R2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v
FD:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v
R16
R5
r1
!s85 0
31
!s108 1745565186.138000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v|
!i113 0
R6
n@m@u@l@t9@x9@c
vMULT9X9D
R42
!i10b 1
!s100 [zH@6hL1cUVhm7>zXROF60
IbndLPUlk4<zBm7OUjzKOn0
R2
R0
R18
8D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v
FD:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v
R16
R5
r1
!s85 0
31
!s108 1745565186.293000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v|
!i113 0
R6
n@m@u@l@t9@x9@d
vMUX161
Z43 !s110 1745565187
!i10b 1
!s100 Y;CGT>1GNYcT]zC1c<AEl3
If:L:J[fk:9iN2>iieLN=I1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/MUX161.v
FD:/Project/sim_lib_verilog/ecp5u/MUX161.v
R12
R5
r1
!s85 0
31
!s108 1745565187.265000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX161.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX161.v|
!i113 0
R6
n@m@u@x161
vMUX21
R42
!i10b 1
!s100 KVfVCH>?;:e?b<jZjdn@?0
I9WjljOc^dI0OYXX46F0[Z2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/MUX21.v
FD:/Project/sim_lib_verilog/ecp5u/MUX21.v
R12
R5
r1
!s85 0
31
!s108 1745565186.752000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX21.v|
!i113 0
R6
n@m@u@x21
vMUX321
R43
!i10b 1
!s100 7dbzebV8nYFk>aD[C3B=l0
Ic^M;j62GmF[NN1UNODSH10
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/MUX321.v
FD:/Project/sim_lib_verilog/ecp5u/MUX321.v
R12
R5
r1
!s85 0
31
!s108 1745565187.424000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX321.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX321.v|
!i113 0
R6
n@m@u@x321
vMUX41
R42
!i10b 1
!s100 B2;hll0;RzQd:bMeAVT2<2
I5MehmUmYGPIaf<^DAOV0d2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/MUX41.v
FD:/Project/sim_lib_verilog/ecp5u/MUX41.v
R12
R5
r1
!s85 0
31
!s108 1745565186.963000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX41.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX41.v|
!i113 0
R6
n@m@u@x41
vMUX81
R43
!i10b 1
!s100 aP7kiT<^^L7Ha@7VWC?ZW1
I^X]g5_aOeKSeQfBQET;0c2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/MUX81.v
FD:/Project/sim_lib_verilog/ecp5u/MUX81.v
R12
R5
r1
!s85 0
31
!s108 1745565187.117000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX81.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX81.v|
!i113 0
R6
n@m@u@x81
vND2
R43
!i10b 1
!s100 ChV@f7V2TfMg=Q8_O_Zk00
IbPkim]A^2cTjOKzaNkGbZ3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ND2.v
FD:/Project/sim_lib_verilog/ecp5u/ND2.v
R12
R5
r1
!s85 0
31
!s108 1745565187.574000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND2.v|
!i113 0
R6
n@n@d2
vND3
R43
!i10b 1
!s100 h_fb<H[R^VOCdBCPOCC7i2
IjQF7g8Gz^3AlNX2NcM8D90
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ND3.v
FD:/Project/sim_lib_verilog/ecp5u/ND3.v
R12
R5
r1
!s85 0
31
!s108 1745565187.828000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND3.v|
!i113 0
R6
n@n@d3
vND4
R43
!i10b 1
!s100 8;bW<@F4SVSlElV3zhkkg0
IOa[e_ZW7FamLKO7EUO6gP1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ND4.v
FD:/Project/sim_lib_verilog/ecp5u/ND4.v
R12
R5
r1
!s85 0
31
!s108 1745565187.980000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND4.v|
!i113 0
R6
n@n@d4
vND5
Z44 !s110 1745565188
!i10b 1
!s100 ezXLBcR5EX^::@?2noJMc2
I3oQzcofiCd21Vl[5dEFF61
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ND5.v
FD:/Project/sim_lib_verilog/ecp5u/ND5.v
R12
R5
r1
!s85 0
31
!s108 1745565188.124000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND5.v|
!i113 0
R6
n@n@d5
vNR2
R44
!i10b 1
!s100 6_SZ91mojCTdcO71SWjMo1
I]?iJXHah<nU8g:AU>^W[63
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/NR2.v
FD:/Project/sim_lib_verilog/ecp5u/NR2.v
R12
R5
r1
!s85 0
31
!s108 1745565188.272000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR2.v|
!i113 0
R6
n@n@r2
vNR3
R44
!i10b 1
!s100 Z8KZ4kJYKjJNGHG1^b5lL0
IUZ<nA5Kj?1hc5d=Ggjea@2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/NR3.v
FD:/Project/sim_lib_verilog/ecp5u/NR3.v
R12
R5
r1
!s85 0
31
!s108 1745565188.423000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR3.v|
!i113 0
R6
n@n@r3
vNR4
R44
!i10b 1
!s100 ELSbGhzoKUaSo[3MOHa8T1
IY9leLAk6TTOlb;9dQlQ6=1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/NR4.v
FD:/Project/sim_lib_verilog/ecp5u/NR4.v
R12
R5
r1
!s85 0
31
!s108 1745565188.577000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR4.v|
!i113 0
R6
n@n@r4
vNR5
R44
!i10b 1
!s100 Dn4CfWo0mS<>R_cW]l8aV1
IS3VH2>R;8[a:hE6e3e8m00
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/NR5.v
FD:/Project/sim_lib_verilog/ecp5u/NR5.v
R12
R5
r1
!s85 0
31
!s108 1745565188.729000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR5.v|
!i113 0
R6
n@n@r5
vOB
R44
!i10b 1
!s100 TD:?>MU0[d@nchU=MHcIe3
IVgh?k4C:_m;>z`;]olGcX0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OB.v
FD:/Project/sim_lib_verilog/ecp5u/OB.v
R12
R5
r1
!s85 0
31
!s108 1745565188.884000
!s107 D:/Project/sim_lib_verilog/ecp5u/OB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OB.v|
!i113 0
R6
n@o@b
vOBCO
Z45 !s110 1745565189
!i10b 1
!s100 I>k8<THH0X>5hhMehYHVV1
I`9kNSa4eCj<2P_OH37NEI3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OBCO.v
FD:/Project/sim_lib_verilog/ecp5u/OBCO.v
R24
R5
r1
!s85 0
31
!s108 1745565189.033000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBCO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBCO.v|
!i113 0
R6
n@o@b@c@o
vOBZ
R45
!i10b 1
!s100 heFejk^`iFYn6K8oRe[7o0
I_V7I3B7Xoecb4AL1JRg]m3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OBZ.v
FD:/Project/sim_lib_verilog/ecp5u/OBZ.v
R12
R5
r1
!s85 0
31
!s108 1745565189.177000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZ.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZ.v|
!i113 0
R6
n@o@b@z
vOBZPD
R45
!i10b 1
!s100 :<R:R93NG5G;]?NB5[RX;0
IWHdo;IgGBmRS7X9KaoUDM2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OBZPD.v
FD:/Project/sim_lib_verilog/ecp5u/OBZPD.v
R12
R5
r1
!s85 0
31
!s108 1745565189.331000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZPD.v|
!i113 0
R6
n@o@b@z@p@d
vOBZPU
R45
!i10b 1
!s100 zkbF9]D@SJcb?=hD3RFP33
IX]Haa6C<cf2<Y3=Vg2CQ[1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OBZPU.v
FD:/Project/sim_lib_verilog/ecp5u/OBZPU.v
R12
R5
r1
!s85 0
31
!s108 1745565189.479000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZPU.v|
!i113 0
R6
n@o@b@z@p@u
vODDR71B
R45
!i10b 1
!s100 8Yf=@`SDMJcF`g]N<a;>:1
I<5<e;?n3MVJknkd<K4kVf2
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v
FD:/Project/sim_lib_verilog/ecp5u/ODDR71B.v
R12
R5
r1
!s85 0
31
!s108 1745565189.634000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v|
!i113 0
R6
n@o@d@d@r71@b
vODDRX1F
R45
!i10b 1
!s100 ;90XCHKMU4BKf`Z<Aa_Jc1
IS^DTYL?6g0:7K@L[bIUlZ2
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v
R17
R5
r1
!s85 0
31
!s108 1745565189.809000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v|
!i113 0
R6
n@o@d@d@r@x1@f
vODDRX2DQA
R45
!i10b 1
!s100 C`8I_dW=^c8I;TFhRg2M80
I?2UR6z3ZoQ[@]D_l8^[Wo0
R2
R0
R18
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v
R12
R5
r1
!s85 0
31
!s108 1745565189.966000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v|
!i113 0
R6
n@o@d@d@r@x2@d@q@a
vODDRX2DQSB
Z46 !s110 1745565190
!i10b 1
!s100 eo`C9R3`HOja_TQ4FTlUB3
IDf@X>AG:fOk4cLLCQafVQ2
R2
R0
R7
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v
R12
R5
r1
!s85 0
31
!s108 1745565190.120000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v|
!i113 0
R6
n@o@d@d@r@x2@d@q@s@b
vODDRX2F
R46
!i10b 1
!s100 ?[`3Bddc2e5_EH>HYQ^CC0
I1aRW9eE33``iLedDLQJJA2
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v
R12
R5
r1
!s85 0
31
!s108 1745565190.268000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v|
!i113 0
R6
n@o@d@d@r@x2@f
vOFS1P3BX
R46
!i10b 1
!s100 [6VTTXOkd>34[hO^5d47A3
IA=zR4WCjdY;KLjmRlI39M2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v
R12
R5
r1
!s85 0
31
!s108 1745565190.424000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v|
!i113 0
R6
n@o@f@s1@p3@b@x
vOFS1P3DX
R46
!i10b 1
!s100 ;XA3Ogk7;]nbGk6<bIYD:2
I1H7zD2FXZ^C[VL@=M[]Jb0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v
R12
R5
r1
!s85 0
31
!s108 1745565190.569000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v|
!i113 0
R6
n@o@f@s1@p3@d@x
vOFS1P3IX
R46
!i10b 1
!s100 PCGKL>J>AWP`2ITbo0UHN0
I5L4z4RZ4ziU@zKBn0mC]M0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v
R12
R5
r1
!s85 0
31
!s108 1745565190.718000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v|
!i113 0
R6
n@o@f@s1@p3@i@x
vOFS1P3JX
R46
!i10b 1
!s100 eK23`6NnLfg2:_[4;bnUi2
I1dZ88_aYnNc4TL3M8[W<N3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v
R12
R5
r1
!s85 0
31
!s108 1745565190.869000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v|
!i113 0
R6
n@o@f@s1@p3@j@x
vOLVDS
Z47 !s110 1745565191
!i10b 1
!s100 ioknb9A>A>MjE<be;e4M^0
Io;m^154nn4aY_@:6jMPLV0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OLVDS.v
FD:/Project/sim_lib_verilog/ecp5u/OLVDS.v
R4
R5
r1
!s85 0
31
!s108 1745565191.030000
!s107 D:/Project/sim_lib_verilog/ecp5u/OLVDS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OLVDS.v|
!i113 0
R6
n@o@l@v@d@s
vOR2
R47
!i10b 1
!s100 >f94]?X@kgXCHh7Y2TY9I0
Idk]zV1RGQDlm@>AVPPZ>X2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OR2.v
FD:/Project/sim_lib_verilog/ecp5u/OR2.v
R12
R5
r1
!s85 0
31
!s108 1745565191.183000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR2.v|
!i113 0
R6
n@o@r2
vOR3
R47
!i10b 1
!s100 _j1MZ0:Jo;ALZOl^eOnk:1
IRbcc]U0aF`4Vc9hImf6c[1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OR3.v
FD:/Project/sim_lib_verilog/ecp5u/OR3.v
R12
R5
r1
!s85 0
31
!s108 1745565191.329000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR3.v|
!i113 0
R6
n@o@r3
vOR4
R47
!i10b 1
!s100 2zkcP@l_65cFfET98^3Ba1
ImZ_>>WR;ozJ02L;Q0WQm62
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OR4.v
FD:/Project/sim_lib_verilog/ecp5u/OR4.v
R12
R5
r1
!s85 0
31
!s108 1745565191.481000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR4.v|
!i113 0
R6
n@o@r4
vOR5
R47
!i10b 1
!s100 B7DYKcUofFLUj0H]ob29X2
IEc7Pg;_HY=0dC`1GaZl:D3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/OR5.v
FD:/Project/sim_lib_verilog/ecp5u/OR5.v
R12
R5
r1
!s85 0
31
!s108 1745565191.632000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR5.v|
!i113 0
R6
n@o@r5
vOSCG
R47
!i10b 1
!s100 3QIF9kELP6kzS4Hh>6LGK0
IJUOL]Qc`;X]m6o]^3]al[1
R2
R0
R20
8D:/Project/sim_lib_verilog/ecp5u/OSCG.v
FD:/Project/sim_lib_verilog/ecp5u/OSCG.v
R12
R5
r1
!s85 0
31
!s108 1745565191.785000
!s107 D:/Project/sim_lib_verilog/ecp5u/OSCG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OSCG.v|
!i113 0
R6
n@o@s@c@g
vOSHX2A
R47
!i10b 1
!s100 TW@kROFAe>;RBjYT[BNNo1
IWS09STfE2TEWDD[h0eJWl0
R2
R0
R7
8D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v
FD:/Project/sim_lib_verilog/ecp5u/OSHX2A.v
R12
R5
r1
!s85 0
31
!s108 1745565191.946000
!s107 D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v|
!i113 0
R6
n@o@s@h@x2@a
vPCSCLKDIV
Z48 !s110 1745565192
!i10b 1
!s100 =c1lReTJ0F:5N9iQj:Mki0
IL7Oi7EBKi0D=7UgfAE]Pi0
R2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v
FD:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v
R12
R5
r1
!s85 0
31
!s108 1745565192.098000
!s107 D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v|
!i113 0
R6
n@p@c@s@c@l@k@d@i@v
vPDPW16KD
R2
r1
!s85 0
31
!i10b 1
!s100 zbf<mMI3OaE[6WNbHUi<N2
I51Vj0LYjhhYe5@OQ:@k5h2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v
FD:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v
R15
R5
!s108 1745565192.263000
!s107 D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v|
!i113 0
R6
n@p@d@p@w16@k@d
vPFMUX
R48
!i10b 1
!s100 ;UH>AgNm7f;m<igb6e=d12
IO_AO9>E@E_Z79A[im3FM90
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/PFMUX.v
FD:/Project/sim_lib_verilog/ecp5u/PFMUX.v
R12
R5
r1
!s85 0
31
!s108 1745565192.417000
!s107 D:/Project/sim_lib_verilog/ecp5u/PFMUX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PFMUX.v|
!i113 0
R6
n@p@f@m@u@x
vPFUMX
R48
!i10b 1
!s100 T5jh3fA5J4=TU`eDN8zK^0
Io]NzTS=b1elJW=E5dnFN^1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/PFUMX.v
FD:/Project/sim_lib_verilog/ecp5u/PFUMX.v
R29
R5
r1
!s85 0
31
!s108 1745565192.561000
!s107 D:/Project/sim_lib_verilog/ecp5u/PFUMX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PFUMX.v|
!i113 0
R6
n@p@f@u@m@x
vpll_pll
R26
!i10b 1
!s100 SJ]RoWVkB4bIKm99lmEMZ1
ID@<la0IUNdi4<W5aB5@]41
R2
R0
R18
R27
R28
L0 338
R5
r1
!s85 0
31
R30
R31
R32
!i113 0
R6
vPLLREFCS
R48
!i10b 1
!s100 m1H;eZ8hKWXB37>dKJU?N0
ISZJiZDXYW9<aR`T=OAdl^2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v
FD:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v
R12
R5
r1
!s85 0
31
!s108 1745565192.707000
!s107 D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v|
!i113 0
R6
n@p@l@l@r@e@f@c@s
vPRADD18A
Z49 !s110 1745565193
!i10b 1
!s100 f]LTMLVJXgLK65MUMg0Fe1
IQI1?0bUXlaPPCYPGzYFdS2
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v
FD:/Project/sim_lib_verilog/ecp5u/PRADD18A.v
R4
R5
r1
!s85 0
31
!s108 1745565193.019000
!s107 D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v|
!i113 0
R6
n@p@r@a@d@d18@a
vPRADD9A
R48
!i10b 1
!s100 ?zWbkN`JCjEXm]06^K6<Y2
I0dOMVVLbn?]ORZ]I7M]@S3
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v
FD:/Project/sim_lib_verilog/ecp5u/PRADD9A.v
R4
R5
r1
!s85 0
31
!s108 1745565192.866000
!s107 D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v|
!i113 0
R6
n@p@r@a@d@d9@a
vPUR
R2
r1
!s85 0
31
!i10b 1
!s100 @T60Q3l8aFhnTn6=0Ohof2
Io4fhzL9H_2idJ3=GdkYT^2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/PUR.v
FD:/Project/sim_lib_verilog/ecp5u/PUR.v
R4
R5
!s108 1745565193.176000
!s107 D:/Project/sim_lib_verilog/ecp5u/PUR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PUR.v|
!i113 0
R6
n@p@u@r
vram_w32_depth64
R2
r1
!s85 0
31
!i10b 1
!s100 FzMHBm45nFNebC]CAlP0Z3
IoF2aE8haEVXE:Wgmej;hB1
R0
w1745559405
8D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/ram_w32_depth64.v
FD:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/ram_w32_depth64.v
L0 8
R5
!s108 1745565173.348000
!s107 D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/ram_w32_depth64.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/ram_w32_depth64.v|
!i113 0
R6
vROM128X1A
R49
!i10b 1
!s100 >F3[8K8Eo:gIf^5<M:jkI3
IL`J[hFTL?=2Z1]KV2UBWX0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v
R12
R5
r1
!s85 0
31
!s108 1745565193.776000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v|
!i113 0
R6
n@r@o@m128@x1@a
vROM16X1A
R49
!i10b 1
!s100 b@PIk6VQfK=FVLBYhf5J?2
IRJo:Y]iT4:kZ2FY1K?z:02
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v
R12
R5
r1
!s85 0
31
!s108 1745565193.323000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v|
!i113 0
R6
n@r@o@m16@x1@a
vROM256X1A
R49
!i10b 1
!s100 z>Y2ihLi=ZV=OeCRY]Y4G3
IS]OcggfbGc]kBDDi6GkK70
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v
R12
R5
r1
!s85 0
31
!s108 1745565193.926000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v|
!i113 0
R6
n@r@o@m256@x1@a
vROM32X1A
R49
!i10b 1
!s100 <Cc`GT>oR;RMn01Imd@1k1
IFIYO_nBW:48^3f78[:0_f1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v
R12
R5
r1
!s85 0
31
!s108 1745565193.480000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v|
!i113 0
R6
n@r@o@m32@x1@a
vROM64X1A
R49
!i10b 1
!s100 ihGd5[:S23hXMA^BM^ez]2
IoDfJoa4j7Szj8Vjn0cicc1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v
R12
R5
r1
!s85 0
31
!s108 1745565193.632000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v|
!i113 0
R6
n@r@o@m64@x1@a
vSCCU2C
Z50 !s110 1745565194
!i10b 1
!s100 KnTIon>4Z`AV>BALjC56:0
IzbDGd9]d[]MSloQGFoYM[0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v
FD:/Project/sim_lib_verilog/ecp5u/SCCU2C.v
R16
R5
r1
!s85 0
31
!s108 1745565194.081000
!s107 D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v|
!i113 0
R6
n@s@c@c@u2@c
vSDPRAME
R50
!i10b 1
!s100 ?RJLK<E03ENBeQf@:Zb=E3
I3X;b>TJNzW]_ED3zdBXIG0
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v
FD:/Project/sim_lib_verilog/ecp5u/SDPRAME.v
R16
R5
r1
!s85 0
31
!s108 1745565194.232000
!s107 D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v|
!i113 0
R6
n@s@d@p@r@a@m@e
vSEDGA
R50
!i10b 1
!s100 6NVIWPP>68MNf9d]c4M@70
I[>=f@f[N=<P`ZoOf`:A121
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/SEDGA.v
FD:/Project/sim_lib_verilog/ecp5u/SEDGA.v
R17
R5
r1
!s85 0
31
!s108 1745565194.384000
!s107 D:/Project/sim_lib_verilog/ecp5u/SEDGA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SEDGA.v|
!i113 0
R6
n@s@e@d@g@a
vSGSR
R50
!i10b 1
!s100 `0_3S79<[>X5C7mmRIE601
I=fleQOgDD9iR29TdiK:i:0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/SGSR.v
FD:/Project/sim_lib_verilog/ecp5u/SGSR.v
R17
R5
r1
!s85 0
31
!s108 1745565194.544000
!s107 D:/Project/sim_lib_verilog/ecp5u/SGSR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SGSR.v|
!i113 0
R6
n@s@g@s@r
vSLOGICB
R50
!i10b 1
!s100 hkZ3MLQJ;_Q>]Ygfkzc6O3
ISfBQOR0n7W@4:Za;g>DSJ0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v
FD:/Project/sim_lib_verilog/ecp5u/SLOGICB.v
R16
R5
r1
!s85 0
31
!s108 1745565194.706000
!s107 D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v|
!i113 0
R6
n@s@l@o@g@i@c@b
vSPR16X4C
R50
!i10b 1
!s100 VLZFzD5ciAOhSNV0egL8a0
I80m_jfJQ@<ITne^KSePJ_3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v
FD:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v
R24
R5
r1
!s85 0
31
!s108 1745565194.859000
!s107 D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v|
!i113 0
R6
n@s@p@r16@x4@c
vSRAMWB
Z51 !s110 1745565195
!i10b 1
!s100 4i_g0XF`iRlm8Z:dcDSkC1
IS`dmgF^FdGD@0S?hhmUK51
R2
R0
R9
8D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v
FD:/Project/sim_lib_verilog/ecp5u/SRAMWB.v
R22
R5
r1
!s85 0
31
!s108 1745565195.012000
!s107 D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v|
!i113 0
R6
n@s@r@a@m@w@b
vSTART
R51
!i10b 1
!s100 X9=jnHFZWUzUj?IN>_Lnd3
I;Pz3<>z[0Bl769o@5Bz>l3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/START.v
FD:/Project/sim_lib_verilog/ecp5u/START.v
R12
R5
r1
!s85 0
31
!s108 1745565195.160000
!s107 D:/Project/sim_lib_verilog/ecp5u/START.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/START.v|
!i113 0
R6
n@s@t@a@r@t
vstatistics_cycle
R2
r1
!s85 0
31
!i10b 1
!s100 6D2fkoGCaS2H=WdRTiUa<2
IH]7WIlhMYz3nYLITfKl;T3
R0
w1745564857
8D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/statistics_cycle.v
FD:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/statistics_cycle.v
R15
R5
!s108 1745565173.497000
!s107 D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/statistics_cycle.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/statistics_cycle.v|
!i113 0
R6
vtb
R2
r1
!s85 0
31
!i10b 1
!s100 gD9>YUCT0G>fN`^Rk7lCb3
I<Hi<Dd8B^`nMdC^83;F>S2
R0
w1745563461
8D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/tb.v
FD:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/tb.v
L0 2
R5
!s108 1745565173.648000
!s107 D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/sim/sim_statistics_cycle/ram0425_0A/tb.v|
!i113 0
R6
vTSHX2DQA
R51
!i10b 1
!s100 QDDG97@Cm=QV6>PJEQ@o43
Iz^o;e6:Aci09fQWI]X`=b1
R2
R0
R3
8D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v
R24
R5
r1
!s85 0
31
!s108 1745565195.304000
!s107 D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v|
!i113 0
R6
n@t@s@h@x2@d@q@a
vTSHX2DQSA
R51
!i10b 1
!s100 azFGEHeCOS]b6am6d:zK^2
IUmTVF0`Bh=B0:FaaYN37a2
R2
R0
R21
8D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v
FD:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v
R24
R5
r1
!s85 0
31
!s108 1745565195.465000
!s107 D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v|
!i113 0
R6
n@t@s@h@x2@d@q@s@a
UUDFDL1_UDP_X
R51
!i10b 1
!s100 _ZN@?fS=lZ:P>=]c2?@[N0
I46OoLWFI`fjhI`2i1K1141
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v
R12
R5
r1
!s85 0
31
!s108 1745565195.672000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l1_@u@d@p_@x
UUDFDL3_UDP_X
R51
!i10b 1
!s100 c>oTCfoQ?n[XWlz=>GAmh3
I75c2donM=bdb>IOJE]VzS2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v
R12
R5
r1
!s85 0
31
!s108 1745565195.827000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l3_@u@d@p_@x
UUDFDL4E_UDP_X
Z52 !s110 1745565196
!i10b 1
!s100 KZIAQGBBoSadnh`FhB2eM0
IIjSCTPnaN<2CVSdTcAMQC2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565195.985000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l4@e_@u@d@p_@x
UUDFDL4SC_UDP_X
R52
!i10b 1
!s100 A=Vn<2@Q`7S=g^:ZH7[Nf2
IPeSOJz>4>EQPI`h9FjUc:1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565196.138000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l4@s@c_@u@d@p_@x
UUDFDL5_UDP_X
R52
!i10b 1
!s100 MTS8:n7J:zWnVe>[o;F;<2
I`H>_6i3c7[OS<dNH2059O0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v
R12
R5
r1
!s85 0
31
!s108 1745565196.292000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l5_@u@d@p_@x
UUDFDL5E_UDP_X
R52
!i10b 1
!s100 <A`;RzF73ZZTQl:GdgbAD0
IgEY:1ki?7Cb@baflhN[BX0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565196.546000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l5@e_@u@d@p_@x
UUDFDL5SC_UDP_X
R52
!i10b 1
!s100 ?4TSY>PG[9@fJ8Oj;YP?H0
IW7aA@UBG3B2F[X>DOUZT_2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565196.697000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l5@s@c_@u@d@p_@x
UUDFDL6E_UDP_X
R52
!i10b 1
!s100 6E5BGbneP=ZEz[[UoU3Kh1
II;SjMQIHYN15>J:HT8bda0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565196.842000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l6@e_@u@d@p_@x
UUDFDL6SP_UDP_X
Z53 !s110 1745565197
!i10b 1
!s100 _[n`6JoKm@51cVL7d7hiW3
IH[GW_U5>O=PSZokXXBe4m3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565197.006000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l6@s@p_@u@d@p_@x
UUDFDL7_UDP_X
R53
!i10b 1
!s100 TUKbzSM3aNn_1o07]UJ:K2
I:W7zTRK0f_9fj>=EOVQWd0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v
R12
R5
r1
!s85 0
31
!s108 1745565197.159000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l7_@u@d@p_@x
UUDFDL7E_UDP_X
R53
!i10b 1
!s100 liH3lWmOZG=2mK4G^SJib0
IBoXDLjPAIgi0TO>N<Z0]f3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565197.417000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l7@e_@u@d@p_@x
UUDFDL7SP_UDP_X
R53
!i10b 1
!s100 L[HgULjZH4cP6dDl[k@gC0
IFCY6kgTZ;UbJbUZF52n@Z2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v
R24
R5
r1
!s85 0
31
!s108 1745565197.575000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v|
!i113 0
R6
n@u@d@f@d@l7@s@p_@u@d@p_@x
vUSRMCLK
R53
!i10b 1
!s100 _Ok=_mhK4FLW6FjJdH^o22
I2T?5X`;S@i1ce[RBzU1k72
R2
R0
R20
8D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v
FD:/Project/sim_lib_verilog/ecp5u/USRMCLK.v
R12
R5
r1
!s85 0
31
!s108 1745565197.719000
!s107 D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v|
!i113 0
R6
n@u@s@r@m@c@l@k
vVHI
R2
r1
!s85 0
31
!i10b 1
!s100 lGme]KABk:NFk5GH0AnNb2
IHa1d[G`4:8S?Q_8F;fk8m3
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/VHI.v
FD:/Project/sim_lib_verilog/ecp5u/VHI.v
R17
R5
!s108 1745565197.864000
!s107 D:/Project/sim_lib_verilog/ecp5u/VHI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/VHI.v|
!i113 0
R6
n@v@h@i
vVLO
R2
r1
!s85 0
31
!i10b 1
!s100 RK4O;W<_Mf0WIM3f1Tda00
Ih6=mO=T4L;S:bPEAZndQG2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/VLO.v
FD:/Project/sim_lib_verilog/ecp5u/VLO.v
R17
R5
!s108 1745565198.022000
!s107 D:/Project/sim_lib_verilog/ecp5u/VLO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/VLO.v|
!i113 0
R6
n@v@l@o
vXNOR2
Z54 !s110 1745565198
!i10b 1
!s100 76OXZS7nnIZYHIi<:MB:f3
I0iM=E9ce>ecG9UXH>B@FA1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XNOR2.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR2.v
R12
R5
r1
!s85 0
31
!s108 1745565198.180000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR2.v|
!i113 0
R6
n@x@n@o@r2
vXNOR3
R54
!i10b 1
!s100 N]IO<dEE_<bX31@?978mQ3
IIJUkT;6g^EI3cghfkPUi52
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XNOR3.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR3.v
R12
R5
r1
!s85 0
31
!s108 1745565198.348000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR3.v|
!i113 0
R6
n@x@n@o@r3
vXNOR4
R54
!i10b 1
!s100 IEY^b37B_b4__TOo=8P=g1
IRj8TgbJMhJ:kla3=1Do=>0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XNOR4.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR4.v
R12
R5
r1
!s85 0
31
!s108 1745565198.497000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR4.v|
!i113 0
R6
n@x@n@o@r4
vXNOR5
R54
!i10b 1
!s100 Ti[4Y0eQd>aB`gWzEb<393
IYzFdn3GB=4WYQ47Y^JCQ<0
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XNOR5.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR5.v
R12
R5
r1
!s85 0
31
!s108 1745565198.648000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR5.v|
!i113 0
R6
n@x@n@o@r5
vXOR11
R1
!i10b 1
!s100 XCmGz;P0B[J3_MU4n@Z`S0
IRWNVDn903<GS;;RmUQ6bb2
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR11.v
FD:/Project/sim_lib_verilog/ecp5u/XOR11.v
R12
R5
r1
!s85 0
31
!s108 1745565199.445000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR11.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR11.v|
!i113 0
R6
n@x@o@r11
vXOR2
R54
!i10b 1
!s100 L<2RC?mg_?0WOHA=8oTgf1
IXXF8zY5a;nNGckX;UzjH=1
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR2.v
FD:/Project/sim_lib_verilog/ecp5u/XOR2.v
R12
R5
r1
!s85 0
31
!s108 1745565198.795000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR2.v|
!i113 0
R6
n@x@o@r2
vXOR21
R1
!i10b 1
!s100 Y8=2LP6ILd[KNG70zYJAL1
I0C;U_FD1zDPDkW[09Y18g3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR21.v
FD:/Project/sim_lib_verilog/ecp5u/XOR21.v
R12
R5
r1
!s85 0
31
!s108 1745565199.604000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR21.v|
!i113 0
R6
n@x@o@r21
vXOR3
R54
!i10b 1
!s100 jelVza4U2L0_Td<9VWhML0
IjZ0CVeIRkjnFG]Z0Y_U8X3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR3.v
FD:/Project/sim_lib_verilog/ecp5u/XOR3.v
R12
R5
r1
!s85 0
31
!s108 1745565198.956000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR3.v|
!i113 0
R6
n@x@o@r3
vXOR4
R1
!i10b 1
!s100 kX_4jiT8bF?4QlIUic=@?2
IZ`ZB5T4HgF0S883@FNXhL3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR4.v
FD:/Project/sim_lib_verilog/ecp5u/XOR4.v
R12
R5
r1
!s85 0
31
!s108 1745565199.117000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR4.v|
!i113 0
R6
n@x@o@r4
vXOR5
R1
!i10b 1
!s100 c7<6f2jd=oY1PP@e^zN190
I>@R@?ohF<L_zU7A29U[Em3
R2
R0
R11
8D:/Project/sim_lib_verilog/ecp5u/XOR5.v
FD:/Project/sim_lib_verilog/ecp5u/XOR5.v
R12
R5
r1
!s85 0
31
!s108 1745565199.280000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR5.v|
!i113 0
R6
n@x@o@r5
