Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id E4574CD8CA8
	for <qemu-riscv@archiver.kernel.org>; Mon, 15 Jun 2026 03:21:52 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wYxt8-0003wx-NY; Sun, 14 Jun 2026 23:21:26 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1wYxt7-0003wd-2Z
 for qemu-riscv@nongnu.org; Sun, 14 Jun 2026 23:21:25 -0400
Received: from mail-ed1-x534.google.com ([2a00:1450:4864:20::534])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1wYxt5-0002Nt-JP
 for qemu-riscv@nongnu.org; Sun, 14 Jun 2026 23:21:24 -0400
Received: by mail-ed1-x534.google.com with SMTP id
 4fb4d7f45d1cf-6913160c9ddso5177282a12.2
 for <qemu-riscv@nongnu.org>; Sun, 14 Jun 2026 20:21:22 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1781493681; cv=none;
 d=google.com; s=arc-20240605;
 b=If6ySmAzEBkKG2gCwtU1hztwKxgwvkYkWoKm+nBemBBK3DZlwAqse2Z7E3DrK7mB0I
 07Qt/0cgFwm+RGelIEvNbVXErtcV637nyiyAPNHiY1iZPenWqqnDYm4Rc0+6l7gJccQd
 TwX/nVDv7ezJG9jFxu6Dw8AsV9wERJDtOYVoexaladxQ9KYH7G+bOpCQdPAtwbnjbfbY
 Iph2N6nIiKFwV4/+auTtdVYP5awedRHQKJQ/8RRTVsqpA6G2VxLAPjwr7vsKyJpG2Uns
 nHCtaHIFPhcIZzCf+GJXcWRgCLC0mtQLJxlEmSXaf4kLTAg8KvfxTfm+eHCe9seK4VZb
 5UTw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=6+zjqdkCNMmJ84r7dOg5uxcLfVrYTRBYhD/tLDl2Dyk=;
 fh=9RSvR5PqI7+P+3mApybPOJKCStsVk4QfwJuUstZHCf4=;
 b=X9+0iy9ZvsrlUoUSqAb1Rx1v7OZPJFQLeNTsaGVGaojFiVkp5E/rSiyX9xQRktBZ0O
 Ca5qFd7M1WqnXFdBqb6i1pNC0b/tNy/Qn1nfArGmRTs8hYZK93hlB06Bm2TnvccS4NuO
 Q1g/dKZqxmYjeXIadwGoDpgazONataKGITI8rhEYrPQKhj9QT0miR6kw5d98oZNti9Gm
 2xwMAAPn9RDVqXCyIvcJTVuFv2UJkTcqyzgRtuEwkZ34inhH68wpyDKR0AgdyelJZWDo
 p7HAGjJ7h6sJ6UHuNFHg5T/qwD3hcUy5toj99rSNsAxuN34zlLL0CzjaFpIW+FsUQZXt
 pCJQ==; darn=nongnu.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1781493681; x=1782098481; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=6+zjqdkCNMmJ84r7dOg5uxcLfVrYTRBYhD/tLDl2Dyk=;
 b=Mz3fJHYdcGNyqP7OtziinSX6YtM/U6ZKqqHmWQuWTw/P6WjEhrgFIuzfkBo5Vv0twm
 46tA3RkObogf7JuZw8Ly+5zrUgPIGaIbNnVN08IuM3Ry3WgslxiMl/Q4OrJlDMEzyHnK
 bsCkUUExMDmPD91fyXVFd4UAghnBBO1aw8ct+ydF7H0d7vaFbABRrz6ykfuZX0COU7Ld
 gYnk6qLzpRF5MLjmL35pCty4pu0qrvWMR81PJYhEQ75/Xa659SXX5KqLQLsKyVzYdf6W
 O4C6KpGwIU3C7dVpn/YtNeicfj7qCWjfl5vd1ELMbOMuuRiAkNsdo1zGwNQBIvA+TRXV
 sdRw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1781493681; x=1782098481;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=6+zjqdkCNMmJ84r7dOg5uxcLfVrYTRBYhD/tLDl2Dyk=;
 b=D4WiwGy2oAUGngCymKrWe4V7bWrmZCRyZgyg9K6BK0PhbihtbO9QPYGtUr7347vsQC
 47h2pSSTb+XTe0USEhi4D2Tnoh4M+s2Vwp/BavPIoZHZVYiDrnLJTc/2bxbM1DW6jRw4
 HCuxNHpnLdglpnIh5yp6xNKHkYQLBwEs11jzL7euzl0MhPFsJ4xEi9u6xtWv1SnkZRiZ
 hlJBKUCqVMU5t6JEUyh8pRRKXF47VLoq3r98Xz4U+N2Ze7aSKjmf1/XgW1jo8WIX4FQU
 2PYKVlaUvpOmleL+YWazEBqqlumCMPOGeaAaPJmvyx2nNYIcUK8NW/aMxUEasGqNkGKG
 Ld/g==
X-Forwarded-Encrypted: i=1;
 AFNElJ/a8mbGhZEdUvgHhov+62zRnhvowi+Kdm1ZJjMZHgZt92goJ2yDhnzBHo1djMGm9Abwuo9vW3JWFnq0@nongnu.org
X-Gm-Message-State: AOJu0YyrcVK+UzU2QGuA3XXteLExGJbTPXcwMzBmUkjFB8xMV93Ym0RG
 oXa/+w2K6rhLK8mmJpe9jl0zoIeBXuCx1+u4hVNTKgZs71o0isHtZe7DHjZlrQX9oebZs+dZ4t2
 3l0iHfY7YwO9lGLwEnuSaWZaXJACpJ+s=
X-Gm-Gg: Acq92OGSrTPM28o/1+VQFYiSbD1BzGYnznyLV3PB58k45A8pAD8v9flOxBeuC0epfll
 BLJUY5tFlWX1ay5JYB0C1dgxkMR1JLwDB2Io3a/JzkI53ApyjfRTSmDGCHEJIKXdPnNaVfhdGZA
 pldmlBX7R5PZgVXcKB2buv1mLsqF3COTN5APugxVqJFp9mO1lRczW7HOdgqEVa79qFbBIpVbgtJ
 4NcVmw4BaAaF2VIoX10koxMjSZ+AAzzbEpTNdUabNXvf2m3SEcggOVjgsQ0dIy03Kec+GSTP1r2
 8BYtRzHKW/Yrtcwfqx5htjEaAFUN+biqwAfbVg==
X-Received: by 2002:a05:6402:524d:b0:692:4759:ac53 with SMTP id
 4fb4d7f45d1cf-693c69ffab8mr3829691a12.3.1781493681364; Sun, 14 Jun 2026
 20:21:21 -0700 (PDT)
MIME-Version: 1.0
References: <20260606145520.34152-1-imaginos32@gmail.com>
 <20260614141315.17320-1-imaginos32@gmail.com>
In-Reply-To: <20260614141315.17320-1-imaginos32@gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 15 Jun 2026 13:20:54 +1000
X-Gm-Features: AVVi8Ce0s0CT7WKAJArdFH8HZ5NyQ4SUZQ6On179ddMgKq8R30d1sDYnlBWQ6_w
Message-ID: <CAKmqyKMwTzbnZsgDzsWwrLkAbDqLkwK+Ud+wMnbCqLc0mC_ctA@mail.gmail.com>
Subject: Re: [PATCH v2] disas/riscv: enable `mnret` disassembly
To: imaginos <imaginos32@gmail.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, 
 Alistair Francis <Alistair.Francis@wdc.com>,
 Palmer Dabbelt <palmer@dabbelt.com>, 
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::534;
 envelope-from=alistair23@gmail.com; helo=mail-ed1-x534.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

On Mon, Jun 15, 2026 at 12:15=E2=80=AFAM imaginos <imaginos32@gmail.com> wr=
ote:
>
> The translator has supported mnret since commit 3157a553ec6b9a
> ("target/riscv: Add Smrnmi mnret instruction"), but the
> disassembler still renders it as illegal. Add it unguarded,
> since the encoding does not overlap any other extension.
>
> Signed-off-by: imaginos <imaginos32@gmail.com>

Thanks!

Applied to riscv-to-apply.next

Alistair

> ---
> v2: rebase on riscv-to-apply.next
>
>  disas/riscv.c | 7 +++++++
>  1 file changed, 7 insertions(+)
>
> diff --git a/disas/riscv.c b/disas/riscv.c
> index b8ec546883..7f1b262773 100644
> --- a/disas/riscv.c
> +++ b/disas/riscv.c
> @@ -989,6 +989,7 @@ typedef enum {
>      rv_op_cbo_clean =3D 957,
>      rv_op_cbo_flush =3D 958,
>      rv_op_cbo_zero =3D 959,
> +    rv_op_mnret =3D 960,
>  } rv_op;
>
>  /* register names */
> @@ -2263,6 +2264,7 @@ const rv_opcode_data rvi_opcode_data[] =3D {
>     { "cbo.clean", rv_codec_r, rv_fmt_rs1, NULL, 0, 0, 0 },
>     { "cbo.flush", rv_codec_r, rv_fmt_rs1, NULL, 0, 0, 0 },
>     { "cbo.zero", rv_codec_r, rv_fmt_rs1, NULL, 0, 0, 0 },
> +   { "mnret", rv_codec_none, rv_fmt_none, NULL, 0, 0, 0 },
>  };
>
>  /* CSR names */
> @@ -4077,6 +4079,11 @@ static void decode_inst_opcode(rv_decode *dec, rv_=
isa isa)
>                      case 64: op =3D rv_op_mret; break;
>                      }
>                      break;
> +                case 1792:
> +                    switch ((inst >> 15) & 0b1111111111) {
> +                    case 64: op =3D rv_op_mnret; break;
> +                    }
> +                    break;
>                  case 1952:
>                      switch ((inst >> 15) & 0b1111111111) {
>                      case 576: op =3D rv_op_dret; break;
> --
> 2.43.0
>
>

