m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1
valu1bit
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
!s110 1638014294
!i10b 1
!s100 ]TlUWz94OCEleMJh?z@S^0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IkTAb><b;nMl96@8XnmP0F0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1638014173
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit.sv
!i122 138
Z4 L0 1 40
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1638014294.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit.sv|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu1bit_test
R1
!s110 1638020740
!i10b 1
!s100 B;:aF[db3o[XV56^d7jBE1
R2
I0fPJN1Zjf90Xi]VIaFXgo0
R3
S1
R0
w1638014400
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit_test.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit_test.sv
!i122 156
L0 1 169
R5
r1
!s85 0
31
!s108 1638020739.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu1bit_test.sv|
!i113 1
R6
R7
valu64bit
R1
!s110 1638021209
!i10b 1
!s100 k5?FXDE_<7oLlbSOkf7FV3
R2
ImfgI=b2kmLM10L@a:0LVj0
R3
S1
R0
w1638021200
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit.sv
!i122 167
R4
R5
r1
!s85 0
31
!s108 1638021209.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit.sv|
!i113 1
R6
R7
valu64bit_test
R1
!s110 1638021394
!i10b 1
!s100 JkHabfUTkRmc0h`I[9mk43
R2
I2^Bihliljk0Hg_oSMY@FS3
R3
S1
R0
w1638021386
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit_test.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit_test.sv
!i122 168
L0 1 28
R5
r1
!s85 0
31
!s108 1638021394.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/alu64bit_test.sv|
!i113 1
R6
R7
vAND2
R1
Z8 !s110 1638013871
!i10b 1
!s100 c0[fGze2a=i>z7>Q]a9hn1
R2
IJ4h>UNIe?cn@e=GmlfCQ;3
R3
S1
R0
w1637979644
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/AND2.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/AND2.sv
!i122 129
L0 1 29
R5
r1
!s85 0
31
Z9 !s108 1638013871.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/AND2.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/AND2.sv|
!i113 1
R6
R7
n@a@n@d2
vAND2_test
R1
Z10 !s110 1638013872
!i10b 1
!s100 X0zh67RM>S57<fi@ed0X82
R2
I>5IY9e<_>F6@3^b0>ko0_0
R3
S1
R0
w1637978864
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/AND2_test.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/AND2_test.sv
!i122 132
L0 1 34
R5
r1
!s85 0
31
!s108 1638013872.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/AND2_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/AND2_test.sv|
!i113 1
R6
R7
n@a@n@d2_test
vfas
R1
R10
!i10b 1
!s100 JEaJERWd2hSXAgVh5;Ce82
R2
IW;CWn<0iAJg;TXQ2G]5P=1
R3
S1
R0
w1637982619
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas.sv
!i122 131
L0 1 54
R5
r1
!s85 0
31
R9
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas.sv|
!i113 1
R6
R7
vfas_test
R1
R8
!i10b 1
!s100 AzR2j4@2[TLXTKzF@FW_]3
R2
Idn[[Z_A49X>;BMF1YB=gQ1
R3
S1
R0
w1637983103
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas_test.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas_test.sv
!i122 130
L0 1 67
R5
r1
!s85 0
31
R9
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/fas_test.sv|
!i113 1
R6
R7
vmux2
R1
Z11 !s110 1638013869
!i10b 1
!s100 3FUg^?zRN;XJ7NYWaIKO92
R2
I1EQV6]Z9lN9=gk6[5znKL3
R3
S1
R0
w1638012558
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2.sv
!i122 125
L0 1 38
R5
r1
!s85 0
31
Z12 !s108 1638013869.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2.sv|
!i113 1
R6
R7
vmux2_tb
R1
R11
!i10b 1
!s100 QLT4a;RK<dKz7USQG^i8U2
R2
I[47H`B=1XW^A?j7fLZ23?3
R3
S1
R0
w1637957424
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2_tb.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2_tb.sv
!i122 124
L0 1 62
R5
r1
!s85 0
31
R12
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2_tb.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux2_tb.sv|
!i113 1
R6
R7
vmux4
R1
R11
!i10b 1
!s100 [<Zz=eziLQY@iLMAEMXXn0
R2
IBASz[K=Tda2TZ9?L1N`jg3
R3
S1
R0
w1637957813
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4.sv
!i122 123
L0 1 18
R5
r1
!s85 0
31
Z13 !s108 1638013868.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4.sv|
!i113 1
R6
R7
vmux4_test
R1
!s110 1638013868
!i10b 1
!s100 g_0XI4F5W^o=KXJgk5jl[2
R2
I:Yc19^m`BYdX`z:zg<ZJJ1
R3
S1
R0
w1637960418
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4_test.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4_test.sv
!i122 122
L0 1 42
R5
r1
!s85 0
31
R13
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4_test.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/mux4_test.sv|
!i113 1
R6
R7
vNOT
R1
Z14 !s110 1638013870
!i10b 1
!s100 K^gGD`WG[XMMPZ=Z=jl^43
R2
I0_caZX4SD252Yz^^0M;[O1
R3
S1
R0
Z15 w1637916141
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/NOT.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/NOT.sv
!i122 128
L0 1 11
R5
r1
!s85 0
31
Z16 !s108 1638013870.000000
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/NOT.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/NOT.sv|
!i113 1
R6
R7
n@n@o@t
vOR2
R1
R14
!i10b 1
!s100 TKP6Xe513KabBIJNZ^OmL2
R2
IXh>5N?;=k`oNo=S83KzXZ3
R3
S1
R0
R15
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/OR2.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/OR2.sv
!i122 127
Z17 L0 1 12
R5
r1
!s85 0
31
R16
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/OR2.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/OR2.sv|
!i113 1
R6
R7
n@o@r2
vXOR2
R1
R14
!i10b 1
!s100 WOl6GJfJ^zXX:H7>8beNN0
R2
IAkAa66D=SN1`ZU:cTSn=l3
R3
S1
R0
w1637976983
8C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/XOR2.sv
FC:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/XOR2.sv
!i122 126
R17
R5
r1
!s85 0
31
R16
!s107 C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/XOR2.sv|
!s90 -reportprogress|300|-work|work|C:/Users/evostrov/Desktop/git/SystemVerilog/simulations/sim_1/libcells/XOR2.sv|
!i113 1
R6
R7
n@x@o@r2
