#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  3 15:06:21 2019
# Process ID: 22474
# Current directory: /root/rg/2018.3/lvds/tmp
# Command line: vivado
# Log file: /root/rg/2018.3/lvds/tmp/vivado.log
# Journal file: /root/rg/2018.3/lvds/tmp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 6509.312 ; gain = 187.473 ; free physical = 4395 ; free virtual = 44766
open_bd_design {/root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_00
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_01
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_02
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_03
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_04
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_05
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_06
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_07
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_08
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_11
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_12
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_13
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_14
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_09
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_10
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_66M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_50M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_125M
Successfully read diagram <design_1> from BD file </root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
close_project
open_project /root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
open_bd_design {/root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_00
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_01
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_02
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_03
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_04
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_05
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_06
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_07
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_08
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_11
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_12
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_13
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_14
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_09
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_10
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_66M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_50M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_125M
Successfully read diagram <design_1> from BD file </root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_bd_design {/root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/root/rg/2018.3/net_test_to_qspi_sd/net_test_to_qspi_sd.srcs/sources_1/bd/design_1/design_1.bd}
close_project
