Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  4 23:45:37 2025
| Host         : LAPTOP-TSMU9UUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |             118 |           43 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |              97 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+-------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+-------------------------+------------------+----------------+--------------+
|  timer_inst/clk_state |                                  | u_db_reset/result_reg_0 |                4 |              6 |         1.50 |
|  clk_in_IBUF_BUFG     | timer_inst/prev_state[3]_i_1_n_0 | u_db_reset/result_reg_0 |                3 |              6 |         2.00 |
|  clk_in_IBUF_BUFG     |                                  |                         |                6 |             15 |         2.50 |
|  clk_in_IBUF_BUFG     | u_db_reset/count[0]_i_2_n_0      | u_db_reset/counter_set  |                5 |             17 |         3.40 |
|  clk_in_IBUF_BUFG     | u_db_alarm/count[0]_i_2__0_n_0   | u_db_alarm/counter_set  |                5 |             20 |         4.00 |
|  clk_in_IBUF_BUFG     | u_db_loop/count[0]_i_2__1_n_0    | u_db_loop/counter_set   |                5 |             20 |         4.00 |
|  clk_in_IBUF_BUFG     | u_db_speed0/count[0]_i_2__2_n_0  | u_db_speed0/counter_set |                5 |             20 |         4.00 |
|  clk_in_IBUF_BUFG     | u_db_speed1/count[0]_i_2__3_n_0  | u_db_speed1/counter_set |                5 |             20 |         4.00 |
|  clk_in_IBUF_BUFG     | timer_inst/tick_count0           | u_db_reset/result_reg_0 |                3 |             20 |         6.67 |
|  clk_in_IBUF_BUFG     |                                  | u_db_reset/result_reg_0 |               39 |            112 |         2.87 |
+-----------------------+----------------------------------+-------------------------+------------------+----------------+--------------+


