Info: Starting: Create testbench Platform Designer system
Info: /home/duesan/Documents/CPU3/CPU1/testbench/CPU1.ipx
Info: qsys-generate /home/duesan/Documents/CPU3/CPU1.qsys --testbench=STANDARD --output-directory=/home/duesan/Documents/CPU3 --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading CPU3/CPU1.qsys
Progress: Reading input file
Progress: Adding CPU1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU1
Progress: Adding buzzer [altera_avalon_pio 18.1]
Progress: Parameterizing module buzzer
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module key_1
Progress: Adding key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module key_2
Progress: Adding key_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module key_3
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding ram_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram_0
Progress: Adding seven_seg_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_0
Progress: Adding seven_seg_1 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_1
Progress: Adding seven_seg_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_2
Progress: Adding seven_seg_3 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_3
Progress: Adding seven_seg_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_4
Progress: Adding seven_seg_5 [altera_avalon_pio 18.1]
Progress: Parameterizing module seven_seg_5
Progress: Adding sw_rst [altera_avalon_pio 18.1]
Progress: Parameterizing module sw_rst
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1.key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1.sw_rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: /home/duesan/Documents/CPU3/CPU1/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/duesan/Documents/CPU3/CPU1/testbench/CPU1.ipx
Progress: Loading CPU3/CPU1.qsys
Info: /home/duesan/Documents/CPU3/* matched 17 files in 0.00 seconds
Info: /home/duesan/Documents/CPU3/ip/**/* matched 0 files in 0.00 seconds
Info: /home/duesan/Documents/CPU3/*/* matched 352 files in 0.00 seconds
Info: /home/duesan/Documents/CPU3/CPU1/testbench/CPU1.ipx described 0 plugins, 3 paths, in 0.01 seconds
Progress: Loading testbench/CPU1_tb.qsys
Info: /home/duesan/Documents/CPU3/CPU1/testbench/* matched 12 files in 0.01 seconds
Info: /home/duesan/Documents/CPU3/CPU1/testbench/*/* matched 9 files in 0.00 seconds
Info: /home/duesan/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/duesan/intelFPGA_lite/18.1/ip/altera/altera_components.ipx
Info: /home/duesan/intelFPGA_lite/18.1/ip/altera/altera_components.ipx described 2035 plugins, 0 paths, in 0.11 seconds
Info: /home/duesan/intelFPGA_lite/18.1/ip/**/* matched 139 files in 0.11 seconds
Info: /home/duesan/intelFPGA_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/builtin.ipx described 83 plugins, 0 paths, in 0.02 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/**/* matched 9 files in 0.02 seconds
Info: Reading index /home/duesan/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx
Info: /home/duesan/intelFPGA_lite/18.1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 13 paths, in 0.15 seconds
Info: /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.15 seconds
Progress: 
Progress: 
Progress: 
Info: Running script /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: CPU1
Info: TB_Gen: System design is: CPU1
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property buzzer EXPORT_OF
Info: get_instance_property buzzer CLASS_NAME
Info: get_instance_assignment buzzer testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property key_1 EXPORT_OF
Info: get_instance_property key_1 CLASS_NAME
Info: get_instance_assignment key_1 testbench.partner.map.external_connection
Info: get_interface_property key_2 EXPORT_OF
Info: get_instance_property key_2 CLASS_NAME
Info: get_instance_assignment key_2 testbench.partner.map.external_connection
Info: get_interface_property key_3 EXPORT_OF
Info: get_instance_property key_3 CLASS_NAME
Info: get_instance_assignment key_3 testbench.partner.map.external_connection
Info: get_interface_property leds EXPORT_OF
Info: get_instance_property leds CLASS_NAME
Info: get_instance_assignment leds testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property seven_seg_0 EXPORT_OF
Info: get_instance_property seven_seg_0 CLASS_NAME
Info: get_instance_assignment seven_seg_0 testbench.partner.map.external_connection
Info: get_interface_property seven_seg_1 EXPORT_OF
Info: get_instance_property seven_seg_1 CLASS_NAME
Info: get_instance_assignment seven_seg_1 testbench.partner.map.external_connection
Info: get_interface_property seven_seg_2 EXPORT_OF
Info: get_instance_property seven_seg_2 CLASS_NAME
Info: get_instance_assignment seven_seg_2 testbench.partner.map.external_connection
Info: get_interface_property seven_seg_3 EXPORT_OF
Info: get_instance_property seven_seg_3 CLASS_NAME
Info: get_instance_assignment seven_seg_3 testbench.partner.map.external_connection
Info: get_interface_property seven_seg_4 EXPORT_OF
Info: get_instance_property seven_seg_4 CLASS_NAME
Info: get_instance_assignment seven_seg_4 testbench.partner.map.external_connection
Info: get_interface_property seven_seg_5 EXPORT_OF
Info: get_instance_property seven_seg_5 CLASS_NAME
Info: get_instance_assignment seven_seg_5 testbench.partner.map.external_connection
Info: get_interface_property sw_rst EXPORT_OF
Info: get_instance_property sw_rst CLASS_NAME
Info: get_instance_assignment sw_rst testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : CPU1_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : CPU1_tb with all standard BFMs
Info: create_system CPU1_tb
Info: add_instance CPU1_inst CPU1 
Info: set_use_testbench_naming_pattern true CPU1
Info: get_instance_interfaces CPU1_inst
Info: get_instance_interface_property CPU1_inst buzzer CLASS_NAME
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_1 CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_2 CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_3 CLASS_NAME
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: get_instance_interface_property CPU1_inst reset CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_0 CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_1 CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_2 CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_3 CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_4 CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_5 CLASS_NAME
Info: get_instance_interface_property CPU1_inst sw_rst CLASS_NAME
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: add_instance CPU1_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property CPU1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst clk clockRate
Info: set_instance_parameter_value CPU1_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value CPU1_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property CPU1_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst clk CLASS_NAME
Info: get_instance_interfaces CPU1_inst_clk_bfm
Info: get_instance_interface_property CPU1_inst_clk_bfm clk CLASS_NAME
Info: add_connection CPU1_inst_clk_bfm.clk CPU1_inst.clk
Info: get_instance_interface_property CPU1_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property CPU1_inst reset CLASS_NAME
Info: add_instance CPU1_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property CPU1_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports CPU1_inst reset
Info: get_instance_interface_port_property CPU1_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property CPU1_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value CPU1_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value CPU1_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property CPU1_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces CPU1_inst_reset_bfm
Info: get_instance_interface_property CPU1_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property CPU1_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property CPU1_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst reset associatedClock
Info: get_instance_interfaces CPU1_inst_clk_bfm
Info: get_instance_interface_property CPU1_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: CPU1_inst_reset_bfm is not associated to any clock; connecting CPU1_inst_reset_bfm to 'CPU1_inst_clk_bfm.clk'
Warning: TB_Gen: CPU1_inst_reset_bfm is not associated to any clock; connecting CPU1_inst_reset_bfm to 'CPU1_inst_clk_bfm.clk'
Info: add_connection CPU1_inst_clk_bfm.clk CPU1_inst_reset_bfm.clk
Info: get_instance_interface_property CPU1_inst reset CLASS_NAME
Info: get_instance_interfaces CPU1_inst_reset_bfm
Info: get_instance_interface_property CPU1_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property CPU1_inst_reset_bfm reset CLASS_NAME
Info: add_connection CPU1_inst_reset_bfm.reset CPU1_inst.reset
Info: get_instance_interface_property CPU1_inst buzzer CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: buzzer
Info: TB_Gen: conduit_end found: buzzer
Info: get_instance_interface_property CPU1_inst buzzer CLASS_NAME
Info: add_instance CPU1_inst_buzzer_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_buzzer_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst buzzer associatedClock
Info: get_instance_interface_parameter_value CPU1_inst buzzer associatedReset
Info: get_instance_interface_ports CPU1_inst buzzer
Info: get_instance_interface_port_property CPU1_inst buzzer buzzer_export ROLE
Info: get_instance_interface_port_property CPU1_inst buzzer buzzer_export WIDTH
Info: get_instance_interface_port_property CPU1_inst buzzer buzzer_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_buzzer_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_buzzer_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_buzzer_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_buzzer_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value CPU1_inst_buzzer_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_buzzer_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst buzzer CLASS_NAME
Info: get_instance_interfaces CPU1_inst_buzzer_bfm
Info: get_instance_interface_property CPU1_inst_buzzer_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_buzzer_bfm.conduit CPU1_inst.buzzer
Info: get_instance_interface_property CPU1_inst key_1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: key_1
Info: TB_Gen: conduit_end found: key_1
Info: get_instance_interface_property CPU1_inst key_1 CLASS_NAME
Info: add_instance CPU1_inst_key_1_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_key_1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst key_1 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst key_1 associatedReset
Info: get_instance_interface_ports CPU1_inst key_1
Info: get_instance_interface_port_property CPU1_inst key_1 key_1_export ROLE
Info: get_instance_interface_port_property CPU1_inst key_1 key_1_export WIDTH
Info: get_instance_interface_port_property CPU1_inst key_1 key_1_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_key_1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_key_1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_key_1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_key_1_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value CPU1_inst_key_1_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property CPU1_inst_key_1_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_1 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_key_1_bfm
Info: get_instance_interface_property CPU1_inst_key_1_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_key_1_bfm.conduit CPU1_inst.key_1
Info: get_instance_interface_property CPU1_inst key_2 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: key_2
Info: TB_Gen: conduit_end found: key_2
Info: get_instance_interface_property CPU1_inst key_2 CLASS_NAME
Info: add_instance CPU1_inst_key_2_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_key_2_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst key_2 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst key_2 associatedReset
Info: get_instance_interface_ports CPU1_inst key_2
Info: get_instance_interface_port_property CPU1_inst key_2 key_2_export ROLE
Info: get_instance_interface_port_property CPU1_inst key_2 key_2_export WIDTH
Info: get_instance_interface_port_property CPU1_inst key_2 key_2_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_key_2_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_key_2_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_key_2_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_key_2_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value CPU1_inst_key_2_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property CPU1_inst_key_2_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_2 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_key_2_bfm
Info: get_instance_interface_property CPU1_inst_key_2_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_key_2_bfm.conduit CPU1_inst.key_2
Info: get_instance_interface_property CPU1_inst key_3 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: key_3
Info: TB_Gen: conduit_end found: key_3
Info: get_instance_interface_property CPU1_inst key_3 CLASS_NAME
Info: add_instance CPU1_inst_key_3_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_key_3_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst key_3 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst key_3 associatedReset
Info: get_instance_interface_ports CPU1_inst key_3
Info: get_instance_interface_port_property CPU1_inst key_3 key_3_export ROLE
Info: get_instance_interface_port_property CPU1_inst key_3 key_3_export WIDTH
Info: get_instance_interface_port_property CPU1_inst key_3 key_3_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_key_3_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_key_3_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_key_3_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_key_3_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value CPU1_inst_key_3_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property CPU1_inst_key_3_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst key_3 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_key_3_bfm
Info: get_instance_interface_property CPU1_inst_key_3_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_key_3_bfm.conduit CPU1_inst.key_3
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: leds
Info: TB_Gen: conduit_end found: leds
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: add_instance CPU1_inst_leds_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst leds associatedClock
Info: get_instance_interface_parameter_value CPU1_inst leds associatedReset
Info: get_instance_interface_ports CPU1_inst leds
Info: get_instance_interface_port_property CPU1_inst leds leds_export ROLE
Info: get_instance_interface_port_property CPU1_inst leds leds_export WIDTH
Info: get_instance_interface_port_property CPU1_inst leds leds_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_leds_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_leds_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_WIDTHS 10
Info: set_instance_parameter_value CPU1_inst_leds_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_leds_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst leds CLASS_NAME
Info: get_instance_interfaces CPU1_inst_leds_bfm
Info: get_instance_interface_property CPU1_inst_leds_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_leds_bfm.conduit CPU1_inst.leds
Info: get_instance_interface_property CPU1_inst seven_seg_0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_0
Info: TB_Gen: conduit_end found: seven_seg_0
Info: get_instance_interface_property CPU1_inst seven_seg_0 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_0_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_0_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_0 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_0 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_0
Info: get_instance_interface_port_property CPU1_inst seven_seg_0 seven_seg_0_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_0 seven_seg_0_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_0 seven_seg_0_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_0_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_0_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_0_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_0_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_0_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_0_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_0 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_0_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_0_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_0_bfm.conduit CPU1_inst.seven_seg_0
Info: get_instance_interface_property CPU1_inst seven_seg_1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_1
Info: TB_Gen: conduit_end found: seven_seg_1
Info: get_instance_interface_property CPU1_inst seven_seg_1 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_1_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_1 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_1 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_1
Info: get_instance_interface_port_property CPU1_inst seven_seg_1 seven_seg_1_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_1 seven_seg_1_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_1 seven_seg_1_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_1_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_1_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_1_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_1 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_1_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_1_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_1_bfm.conduit CPU1_inst.seven_seg_1
Info: get_instance_interface_property CPU1_inst seven_seg_2 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_2
Info: TB_Gen: conduit_end found: seven_seg_2
Info: get_instance_interface_property CPU1_inst seven_seg_2 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_2_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_2_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_2 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_2 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_2
Info: get_instance_interface_port_property CPU1_inst seven_seg_2 seven_seg_2_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_2 seven_seg_2_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_2 seven_seg_2_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_2_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_2_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_2_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_2_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_2_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_2_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_2 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_2_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_2_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_2_bfm.conduit CPU1_inst.seven_seg_2
Info: get_instance_interface_property CPU1_inst seven_seg_3 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_3
Info: TB_Gen: conduit_end found: seven_seg_3
Info: get_instance_interface_property CPU1_inst seven_seg_3 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_3_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_3_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_3 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_3 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_3
Info: get_instance_interface_port_property CPU1_inst seven_seg_3 seven_seg_3_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_3 seven_seg_3_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_3 seven_seg_3_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_3_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_3_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_3_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_3_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_3_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_3_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_3 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_3_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_3_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_3_bfm.conduit CPU1_inst.seven_seg_3
Info: get_instance_interface_property CPU1_inst seven_seg_4 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_4
Info: TB_Gen: conduit_end found: seven_seg_4
Info: get_instance_interface_property CPU1_inst seven_seg_4 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_4_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_4_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_4 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_4 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_4
Info: get_instance_interface_port_property CPU1_inst seven_seg_4 seven_seg_4_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_4 seven_seg_4_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_4 seven_seg_4_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_4_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_4_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_4_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_4_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_4_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_4_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_4 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_4_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_4_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_4_bfm.conduit CPU1_inst.seven_seg_4
Info: get_instance_interface_property CPU1_inst seven_seg_5 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: seven_seg_5
Info: TB_Gen: conduit_end found: seven_seg_5
Info: get_instance_interface_property CPU1_inst seven_seg_5 CLASS_NAME
Info: add_instance CPU1_inst_seven_seg_5_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_seven_seg_5_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_5 associatedClock
Info: get_instance_interface_parameter_value CPU1_inst seven_seg_5 associatedReset
Info: get_instance_interface_ports CPU1_inst seven_seg_5
Info: get_instance_interface_port_property CPU1_inst seven_seg_5 seven_seg_5_export ROLE
Info: get_instance_interface_port_property CPU1_inst seven_seg_5 seven_seg_5_export WIDTH
Info: get_instance_interface_port_property CPU1_inst seven_seg_5 seven_seg_5_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_seven_seg_5_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_5_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_seven_seg_5_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_seven_seg_5_bfm SIGNAL_WIDTHS 7
Info: set_instance_parameter_value CPU1_inst_seven_seg_5_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property CPU1_inst_seven_seg_5_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst seven_seg_5 CLASS_NAME
Info: get_instance_interfaces CPU1_inst_seven_seg_5_bfm
Info: get_instance_interface_property CPU1_inst_seven_seg_5_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_seven_seg_5_bfm.conduit CPU1_inst.seven_seg_5
Info: get_instance_interface_property CPU1_inst sw_rst CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: sw_rst
Info: TB_Gen: conduit_end found: sw_rst
Info: get_instance_interface_property CPU1_inst sw_rst CLASS_NAME
Info: add_instance CPU1_inst_sw_rst_bfm altera_conduit_bfm 
Info: get_instance_property CPU1_inst_sw_rst_bfm CLASS_NAME
Info: get_instance_interface_parameter_value CPU1_inst sw_rst associatedClock
Info: get_instance_interface_parameter_value CPU1_inst sw_rst associatedReset
Info: get_instance_interface_ports CPU1_inst sw_rst
Info: get_instance_interface_port_property CPU1_inst sw_rst sw_rst_export ROLE
Info: get_instance_interface_port_property CPU1_inst sw_rst sw_rst_export WIDTH
Info: get_instance_interface_port_property CPU1_inst sw_rst sw_rst_export DIRECTION
Info: set_instance_parameter_value CPU1_inst_sw_rst_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value CPU1_inst_sw_rst_bfm ENABLE_RESET 0
Info: set_instance_parameter_value CPU1_inst_sw_rst_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value CPU1_inst_sw_rst_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value CPU1_inst_sw_rst_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property CPU1_inst_sw_rst_bfm CLASS_NAME
Info: get_instance_interface_property CPU1_inst sw_rst CLASS_NAME
Info: get_instance_interfaces CPU1_inst_sw_rst_bfm
Info: get_instance_interface_property CPU1_inst_sw_rst_bfm conduit CLASS_NAME
Info: add_connection CPU1_inst_sw_rst_bfm.conduit CPU1_inst.sw_rst
Info: send_message Info TB_Gen: Saving testbench system: CPU1_tb.qsys
Info: TB_Gen: Saving testbench system: CPU1_tb.qsys
Info: save_system CPU1_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb.qsys
Info: Done
Info: qsys-generate /home/duesan/Documents/CPU3/CPU1.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/CPU1_tb.qsys
Progress: Reading input file
Progress: Adding CPU1_inst [CPU1 1.0]
Progress: Parameterizing module CPU1_inst
Progress: Adding CPU1_inst_buzzer_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_buzzer_bfm
Progress: Adding CPU1_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module CPU1_inst_clk_bfm
Progress: Adding CPU1_inst_key_1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_key_1_bfm
Progress: Adding CPU1_inst_key_2_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_key_2_bfm
Progress: Adding CPU1_inst_key_3_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_key_3_bfm
Progress: Adding CPU1_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_leds_bfm
Progress: Adding CPU1_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module CPU1_inst_reset_bfm
Progress: Adding CPU1_inst_seven_seg_0_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_0_bfm
Progress: Adding CPU1_inst_seven_seg_1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_1_bfm
Progress: Adding CPU1_inst_seven_seg_2_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_2_bfm
Progress: Adding CPU1_inst_seven_seg_3_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_3_bfm
Progress: Adding CPU1_inst_seven_seg_4_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_4_bfm
Progress: Adding CPU1_inst_seven_seg_5_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_seven_seg_5_bfm
Progress: Adding CPU1_inst_sw_rst_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_sw_rst_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1_tb.CPU1_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1_tb.CPU1_inst.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.sw_rst: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst_clk_bfm: Elaborate: altera_clock_source
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Elaborate: altera_reset_source
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Reset is negatively asserted.
Info: CPU1_tb: Generating CPU1_tb "CPU1_tb" for SIM_VERILOG
Info: CPU1_inst: "CPU1_tb" instantiated CPU1 "CPU1_inst"
Info: CPU1_inst_buzzer_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_buzzer_bfm"
Info: CPU1_inst_clk_bfm: "CPU1_tb" instantiated altera_avalon_clock_source "CPU1_inst_clk_bfm"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1_inst_key_1_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_key_1_bfm"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1_inst_leds_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_leds_bfm"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1_inst_reset_bfm: "CPU1_tb" instantiated altera_avalon_reset_source "CPU1_inst_reset_bfm"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1_inst_seven_seg_0_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_seven_seg_0_bfm"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1: "CPU1_inst" instantiated altera_nios2_gen2 "CPU1"
Info: buzzer: Starting RTL generation for module 'CPU1_buzzer'
Info: buzzer:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_buzzer --dir=/tmp/alt9954_8707478999221561869.dir/0008_buzzer_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0008_buzzer_gen//CPU1_buzzer_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0008_buzzer_gen/  ]
Info: buzzer: Done RTL generation for module 'CPU1_buzzer'
Info: buzzer: "CPU1_inst" instantiated altera_avalon_pio "buzzer"
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9954_8707478999221561869.dir/0009_jtag_uart_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0009_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0009_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key_1: Starting RTL generation for module 'CPU1_key_1'
Info: key_1:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_key_1 --dir=/tmp/alt9954_8707478999221561869.dir/0010_key_1_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0010_key_1_gen//CPU1_key_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0010_key_1_gen/  ]
Info: key_1: Done RTL generation for module 'CPU1_key_1'
Info: key_1: "CPU1_inst" instantiated altera_avalon_pio "key_1"
Info: leds: Starting RTL generation for module 'CPU1_leds'
Info: leds:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_leds --dir=/tmp/alt9954_8707478999221561869.dir/0011_leds_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0011_leds_gen//CPU1_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0011_leds_gen/  ]
Info: leds: Done RTL generation for module 'CPU1_leds'
Info: leds: "CPU1_inst" instantiated altera_avalon_pio "leds"
Info: ram_0: Starting RTL generation for module 'CPU1_ram_0'
Info: ram_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_ram_0 --dir=/tmp/alt9954_8707478999221561869.dir/0012_ram_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0012_ram_0_gen//CPU1_ram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0012_ram_0_gen/  ]
Info: ram_0: Done RTL generation for module 'CPU1_ram_0'
Info: ram_0: "CPU1_inst" instantiated altera_avalon_onchip_memory2 "ram_0"
Info: seven_seg_0: Starting RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_seven_seg_0 --dir=/tmp/alt9954_8707478999221561869.dir/0013_seven_seg_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0013_seven_seg_0_gen//CPU1_seven_seg_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0013_seven_seg_0_gen/  ]
Info: seven_seg_0: Done RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0: "CPU1_inst" instantiated altera_avalon_pio "seven_seg_0"
Info: sw_rst: Starting RTL generation for module 'CPU1_sw_rst'
Info: sw_rst:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_sw_rst --dir=/tmp/alt9954_8707478999221561869.dir/0014_sw_rst_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0014_sw_rst_gen//CPU1_sw_rst_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0014_sw_rst_gen/  ]
Info: sw_rst: Done RTL generation for module 'CPU1_sw_rst'
Info: sw_rst: "CPU1_inst" instantiated altera_avalon_pio "sw_rst"
Info: timer_0: Starting RTL generation for module 'CPU1_timer_0'
Info: timer_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU1_timer_0 --dir=/tmp/alt9954_8707478999221561869.dir/0015_timer_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9954_8707478999221561869.dir/0015_timer_0_gen//CPU1_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0015_timer_0_gen/  ]
Info: timer_0: Done RTL generation for module 'CPU1_timer_0'
Info: timer_0: "CPU1_inst" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_CPU1_cpu'
Info: cpu:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_CPU1_cpu --dir=/tmp/alt9954_8707478999221561869.dir/0018_cpu_gen/ --quartus_bindir=/home/duesan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9954_8707478999221561869.dir/0018_cpu_gen//CPU1_CPU1_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9954_8707478999221561869.dir/0018_cpu_gen/  ]
Info: cpu: # 2024.08.19 12:52:18 (*) Starting Nios II generation
Info: cpu: # 2024.08.19 12:52:18 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.19 12:53:46 (*)   Plaintext license not found.
Info: cpu: # 2024.08.19 12:53:46 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.19 12:53:46 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.19 12:53:46 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.19 12:53:47 (*)   Creating '/tmp/alt9954_8707478999221561869.dir/0018_cpu_gen//CPU1_CPU1_cpu_nios2_waves.do'
Info: cpu: # 2024.08.19 12:53:47 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.19 12:53:47 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.19 12:53:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_CPU1_cpu'
Info: cpu: "CPU1" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU1_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: CPU1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU1_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/duesan/Documents/CPU3/CPU1/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1_tb: Done "CPU1_tb" with 40 modules, 61 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/duesan/Documents/CPU3/CPU1_tb.spd --output-directory=/home/duesan/Documents/CPU3/CPU1/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/duesan/Documents/CPU3/CPU1_tb.spd --output-directory=/home/duesan/Documents/CPU3/CPU1/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/duesan/Documents/CPU3/CPU1/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/duesan/Documents/CPU3/CPU1/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/duesan/Documents/CPU3/CPU1/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/duesan/Documents/CPU3/CPU1/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	40 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/duesan/Documents/CPU3/CPU1/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/duesan/Documents/CPU3/CPU1/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Stopping: Create testbench Platform Designer system
