
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1010_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.005176    0.014994    0.002938    2.002938 ^ rst_n (in)
                                                         rst_n (net)
                      0.014994    0.000000    2.002938 ^ input6/A (sg13g2_buf_1)
     1    0.003946    0.016977    0.040094    2.043031 ^ input6/X (sg13g2_buf_1)
                                                         net6 (net)
                      0.016978    0.000288    2.043319 ^ fanout86/A (sg13g2_buf_1)
     4    0.033736    0.092324    0.092990    2.136309 ^ fanout86/X (sg13g2_buf_1)
                                                         net86 (net)
                      0.092359    0.001507    2.137816 ^ fanout82/A (sg13g2_buf_1)
     7    0.057425    0.154059    0.156765    2.294581 ^ fanout82/X (sg13g2_buf_1)
                                                         net82 (net)
                      0.154181    0.003658    2.298238 ^ fanout81/A (sg13g2_buf_1)
     8    0.057133    0.153213    0.172654    2.470892 ^ fanout81/X (sg13g2_buf_1)
                                                         net81 (net)
                      0.153273    0.002516    2.473408 ^ fanout80/A (sg13g2_buf_1)
     8    0.060089    0.160698    0.178217    2.651626 ^ fanout80/X (sg13g2_buf_1)
                                                         net80 (net)
                      0.160828    0.003778    2.655404 ^ _1010_/RESET_B (sg13g2_dfrbpq_1)
                                              2.655404   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.028959    0.028972    0.018241   10.018242 ^ clk (in)
                                                         clk (net)
                      0.030269    0.000000   10.018242 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.170205    0.036169    0.058886   10.077127 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.043934    0.012101   10.089229 ^ clkbuf_3_2__f_clk/A (sg13g2_buf_16)
     6    0.026695    0.015531    0.053716   10.142944 ^ clkbuf_3_2__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_2__leaf_clk (net)
                      0.015541    0.000729   10.143674 ^ _1010_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.893674   clock uncertainty
                                  0.000000    9.893674   clock reconvergence pessimism
                                 -0.114260    9.779414   library recovery time
                                              9.779414   data required time
---------------------------------------------------------------------------------------------
                                              9.779414   data required time
                                             -2.655404   data arrival time
---------------------------------------------------------------------------------------------
                                              7.124011   slack (MET)


Startpoint: x_int4[2] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.004046    0.014325    0.002315    2.002315 ^ x_int4[2] (in)
                                                         x_int4[2] (net)
                      0.014325    0.000000    2.002315 ^ input17/A (sg13g2_buf_1)
     1    0.004004    0.017086    0.039996    2.042311 ^ input17/X (sg13g2_buf_1)
                                                         net17 (net)
                      0.017088    0.000284    2.042595 ^ fanout89/A (sg13g2_buf_1)
     8    0.035640    0.097138    0.097508    2.140103 ^ fanout89/X (sg13g2_buf_1)
                                                         net89 (net)
                      0.097286    0.003102    2.143205 ^ fanout88/A (sg13g2_buf_1)
     8    0.034818    0.095524    0.121978    2.265183 ^ fanout88/X (sg13g2_buf_1)
                                                         net88 (net)
                      0.095737    0.003674    2.268857 ^ _0578_/A (sg13g2_nand2_1)
     2    0.008597    0.054133    0.067553    2.336410 v _0578_/Y (sg13g2_nand2_1)
                                                         _0123_ (net)
                      0.054154    0.000302    2.336712 v _0581_/B (sg13g2_xnor2_1)
     1    0.006164    0.045312    0.076071    2.412782 v _0581_/Y (sg13g2_xnor2_1)
                                                         _0126_ (net)
                      0.045312    0.000252    2.413034 v _0582_/B (sg13g2_xnor2_1)
     2    0.010272    0.058244    0.084806    2.497841 v _0582_/Y (sg13g2_xnor2_1)
                                                         _0127_ (net)
                      0.058280    0.000687    2.498528 v _0584_/B (sg13g2_xnor2_1)
     2    0.009635    0.058178    0.087212    2.585740 v _0584_/Y (sg13g2_xnor2_1)
                                                         _0129_ (net)
                      0.058179    0.000279    2.586019 v _0595_/A2 (sg13g2_o21ai_1)
     2    0.010712    0.094711    0.098948    2.684967 ^ _0595_/Y (sg13g2_o21ai_1)
                                                         _0139_ (net)
                      0.094718    0.000647    2.685614 ^ _0612_/A (sg13g2_xnor2_1)
     2    0.010275    0.078550    0.093066    2.778681 ^ _0612_/Y (sg13g2_xnor2_1)
                                                         _0156_ (net)
                      0.078557    0.000568    2.779249 ^ _0613_/B (sg13g2_xor2_1)
     3    0.013487    0.093450    0.115375    2.894624 ^ _0613_/X (sg13g2_xor2_1)
                                                         _0157_ (net)
                      0.093463    0.000898    2.895522 ^ _0617_/A (sg13g2_xnor2_1)
     3    0.012683    0.096043    0.102337    2.997859 ^ _0617_/Y (sg13g2_xnor2_1)
                                                         _0161_ (net)
                      0.096051    0.000684    2.998543 ^ _0624_/A2 (sg13g2_o21ai_1)
     3    0.012194    0.063578    0.081867    3.080410 v _0624_/Y (sg13g2_o21ai_1)
                                                         _0167_ (net)
                      0.063609    0.000694    3.081104 v _0680_/A2 (sg13g2_o21ai_1)
     2    0.009693    0.089423    0.096013    3.177117 ^ _0680_/Y (sg13g2_o21ai_1)
                                                         _0221_ (net)
                      0.089458    0.000550    3.177667 ^ _0682_/A (sg13g2_nand2_1)
     4    0.018795    0.094000    0.103358    3.281025 v _0682_/Y (sg13g2_nand2_1)
                                                         _0223_ (net)
                      0.094021    0.001316    3.282341 v _0838_/B2 (sg13g2_a221oi_1)
     4    0.023801    0.225749    0.222652    3.504993 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.225773    0.001854    3.506848 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.013089    0.089524    0.117706    3.624553 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.089565    0.000740    3.625293 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.007320    0.059744    0.073040    3.698333 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.059745    0.000309    3.698642 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003775    0.034209    0.054732    3.753374 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.034209    0.000149    3.753523 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.002787    0.063458    0.053585    3.807108 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.063459    0.000185    3.807293 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              3.807293   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.028959    0.028972    0.018241   10.018242 ^ clk (in)
                                                         clk (net)
                      0.030269    0.000000   10.018242 ^ clkbuf_0_clk/A (sg13g2_buf_16)
     8    0.170205    0.036169    0.058886   10.077127 ^ clkbuf_0_clk/X (sg13g2_buf_16)
                                                         clknet_0_clk (net)
                      0.039842    0.008211   10.085340 ^ clkbuf_3_1__f_clk/A (sg13g2_buf_16)
     6    0.033019    0.016247    0.052993   10.138332 ^ clkbuf_3_1__f_clk/X (sg13g2_buf_16)
                                                         clknet_3_1__leaf_clk (net)
                      0.016258    0.000797   10.139129 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.889129   clock uncertainty
                                  0.000000    9.889129   clock reconvergence pessimism
                                 -0.086983    9.802146   library setup time
                                              9.802146   data required time
---------------------------------------------------------------------------------------------
                                              9.802146   data required time
                                             -3.807293   data arrival time
---------------------------------------------------------------------------------------------
                                              5.994853   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 clkload3/Y
 clkload4/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
