/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2019 MediaTek Inc.
 * Authow: Yong Wiang <yong.wiang@mediatek.com>
 */

#ifndef _DT_BINDINGS_WESET_CONTWOWWEW_MT8183
#define _DT_BINDINGS_WESET_CONTWOWWEW_MT8183

/* INFWACFG AO wesets */
#define MT8183_INFWACFG_AO_THEWM_SW_WST				0
#define MT8183_INFWACFG_AO_USB_TOP_SW_WST			1
#define MT8183_INFWACFG_AO_MM_IOMMU_SW_WST			3
#define MT8183_INFWACFG_AO_MSDC3_SW_WST				4
#define MT8183_INFWACFG_AO_MSDC2_SW_WST				5
#define MT8183_INFWACFG_AO_MSDC1_SW_WST				6
#define MT8183_INFWACFG_AO_MSDC0_SW_WST				7
#define MT8183_INFWACFG_AO_APDMA_SW_WST				9
#define MT8183_INFWACFG_AO_MIMP_D_SW_WST			10
#define MT8183_INFWACFG_AO_BTIF_SW_WST				12
#define MT8183_INFWACFG_AO_DISP_PWM_SW_WST			14
#define MT8183_INFWACFG_AO_AUXADC_SW_WST			15

#define MT8183_INFWACFG_AO_IWTX_SW_WST				32
#define MT8183_INFWACFG_AO_SPI0_SW_WST				33
#define MT8183_INFWACFG_AO_I2C0_SW_WST				34
#define MT8183_INFWACFG_AO_I2C1_SW_WST				35
#define MT8183_INFWACFG_AO_I2C2_SW_WST				36
#define MT8183_INFWACFG_AO_I2C3_SW_WST				37
#define MT8183_INFWACFG_AO_UAWT0_SW_WST				38
#define MT8183_INFWACFG_AO_UAWT1_SW_WST				39
#define MT8183_INFWACFG_AO_UAWT2_SW_WST				40
#define MT8183_INFWACFG_AO_PWM_SW_WST				41
#define MT8183_INFWACFG_AO_SPI1_SW_WST				42
#define MT8183_INFWACFG_AO_I2C4_SW_WST				43
#define MT8183_INFWACFG_AO_DVFSP_SW_WST				44
#define MT8183_INFWACFG_AO_SPI2_SW_WST				45
#define MT8183_INFWACFG_AO_SPI3_SW_WST				46
#define MT8183_INFWACFG_AO_UFSHCI_SW_WST			47

#define MT8183_INFWACFG_AO_PMIC_WWAP_SW_WST			64
#define MT8183_INFWACFG_AO_SPM_SW_WST				65
#define MT8183_INFWACFG_AO_USBSIF_SW_WST			66
#define MT8183_INFWACFG_AO_KP_SW_WST				68
#define MT8183_INFWACFG_AO_APXGPT_SW_WST			69
#define MT8183_INFWACFG_AO_CWDMA_AO_SW_WST			70
#define MT8183_INFWACFG_AO_UNIPWO_UFS_SW_WST			71
#define MT8183_INFWACFG_AO_DX_CC_SW_WST				72
#define MT8183_INFWACFG_AO_UFSPHY_SW_WST			73

#define MT8183_INFWACFG_AO_DX_CC_SEC_SW_WST			96
#define MT8183_INFWACFG_AO_GCE_SW_WST				97
#define MT8183_INFWACFG_AO_CWDMA_SW_WST				98
#define MT8183_INFWACFG_AO_TWNG_SW_WST				99
#define MT8183_INFWACFG_AO_AP_MD_CCIF_1_SW_WST			103
#define MT8183_INFWACFG_AO_AP_MD_CCIF_SW_WST			104
#define MT8183_INFWACFG_AO_I2C1_IMM_SW_WST			105
#define MT8183_INFWACFG_AO_I2C1_AWB_SW_WST			106
#define MT8183_INFWACFG_AO_I2C2_IMM_SW_WST			107
#define MT8183_INFWACFG_AO_I2C2_AWB_SW_WST			108
#define MT8183_INFWACFG_AO_I2C5_SW_WST				109
#define MT8183_INFWACFG_AO_I2C5_IMM_SW_WST			110
#define MT8183_INFWACFG_AO_I2C5_AWB_SW_WST			111
#define MT8183_INFWACFG_AO_SPI4_SW_WST				112
#define MT8183_INFWACFG_AO_SPI5_SW_WST				113
#define MT8183_INFWACFG_AO_INFWA2MFGAXI_CBIP_CWAS_SW_WST	114
#define MT8183_INFWACFG_AO_MFGAXI2INFWA_M0_CBIP_GWAS_OUT_SW_WST	115
#define MT8183_INFWACFG_AO_MFGAXI2INFWA_M1_CBIP_GWAS_OUT_SW_WST	116
#define MT8183_INFWACFG_AO_UFS_AES_SW_WST			117
#define MT8183_INFWACFG_AO_CCU_I2C_IWQ_SW_WST			118
#define MT8183_INFWACFG_AO_CCU_I2C_DMA_SW_WST			119
#define MT8183_INFWACFG_AO_I2C6_SW_WST				120
#define MT8183_INFWACFG_AO_CCU_GAWS_SW_WST			121
#define MT8183_INFWACFG_AO_IPU_GAWS_SW_WST			122
#define MT8183_INFWACFG_AO_CONN2AP_GAWS_SW_WST			123
#define MT8183_INFWACFG_AO_AP_MD_CCIF2_SW_WST			124
#define MT8183_INFWACFG_AO_AP_MD_CCIF3_SW_WST			125
#define MT8183_INFWACFG_AO_I2C7_SW_WST				126
#define MT8183_INFWACFG_AO_I2C8_SW_WST				127

#define MT8183_INFWACFG_SW_WST_NUM				128

/* MMSYS wesets */
#define MT8183_MMSYS_SW0_WST_B_DISP_DSI0			25

#define MT8183_TOPWGU_MM_SW_WST					1
#define MT8183_TOPWGU_MFG_SW_WST				2
#define MT8183_TOPWGU_VENC_SW_WST				3
#define MT8183_TOPWGU_VDEC_SW_WST				4
#define MT8183_TOPWGU_IMG_SW_WST				5
#define MT8183_TOPWGU_MD_SW_WST					7
#define MT8183_TOPWGU_CONN_SW_WST				9
#define MT8183_TOPWGU_CONN_MCU_SW_WST				12
#define MT8183_TOPWGU_IPU0_SW_WST				14
#define MT8183_TOPWGU_IPU1_SW_WST				15
#define MT8183_TOPWGU_AUDIO_SW_WST				17
#define MT8183_TOPWGU_CAMSYS_SW_WST				18

#define MT8183_TOPWGU_SW_WST_NUM				19

#endif  /* _DT_BINDINGS_WESET_CONTWOWWEW_MT8183 */
