;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	SUB @-127, 100
	JMZ 0, 82
	SUB 3, @30
	CMP #72, @-200
	SUB #72, @-200
	SUB @-127, 100
	ADD 4, <-820
	ADD 240, 64
	ADD 4, <-820
	DAT #-1, #-20
	MOV -7, <-40
	SLT @1, @12
	SLT @1, @12
	SLT 1, @-1
	SLT @1, @12
	SUB 201, 121
	CMP @-127, 100
	DAT #124, #6
	SUB 201, 121
	CMP @-127, 100
	SUB @121, 103
	SUB @0, @82
	SUB @0, @82
	SPL 0, <7
	SUB #0, -70
	JMZ 0, 82
	ADD 270, 60
	SUB -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SLT @-1, 0
	SLT @-1, 0
	SPL 0, <708
	CMP -207, <-120
	SPL 0, <708
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	MOV -7, <-20
	SPL 0, <708
	MOV -1, <-20
	CMP -207, <-120
	SUB 3, @30
	CMP #72, @-200
	ADD #11, 21
