Loading db file '/home/user60/.sheshLabVLSI/VLSI-Project-Part1/Lookahead-Work/ref/models/saed90nm_typ_ht.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : carryLookAheadAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 16:01:03 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user60/.sheshLabVLSI/VLSI-Project-Part1/Lookahead-Work/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
carryLookAheadAdder    8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 415.9594 uW   (77%)
  Net Switching Power  = 125.7752 uW   (23%)
                         ---------
Total Dynamic Power    = 541.7347 uW  (100%)

Cell Leakage Power     =  21.4180 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    415.9594          125.7752        2.1418e+07          563.1525  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total            415.9594 uW       125.7752 uW     2.1418e+07 pW       563.1525 uW
1
