{
  "Top": "seven_seg",
  "RtlTop": "seven_seg",
  "RtlPrefix": "",
  "RtlSubPrefix": "seven_seg_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "refresh_signal": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "refresh_signal",
          "name": "refresh_signal",
          "usage": "data",
          "direction": "in"
        }]
    },
    "input": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<8>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "input_r",
          "name": "input_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "seg_seven_data": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<8>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "seg_seven_data",
          "name": "seg_seven_data",
          "usage": "data",
          "direction": "out"
        }]
    },
    "seg_seven_enable": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<4>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "seg_seven_enable",
          "name": "seg_seven_enable",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/catar\/OneDrive\/Desktop",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name seven_seg \"seven_seg\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "seven_seg"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "9"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "seven_seg",
    "Version": "1.0",
    "DisplayName": "Seven_seg",
    "Revision": "2112864773",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_seven_seg_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/7_seg.cpp"],
    "Vhdl": [
      "impl\/vhdl\/seven_seg_seven_segment_code_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/seven_seg.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/seven_seg_seven_segment_code_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/seven_seg_seven_segment_code_V_ROM_AUTO_1R.v",
      "impl\/verilog\/seven_seg.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/seven_seg.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "refresh_signal": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"refresh_signal": "DATA"},
      "ports": ["refresh_signal"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "refresh_signal"
        }]
    },
    "input_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"input_r": "DATA"},
      "ports": ["input_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "seg_seven_data": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"seg_seven_data": "DATA"},
      "ports": ["seg_seven_data"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "seg_seven_data"
        }]
    },
    "seg_seven_enable": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"seg_seven_enable": "DATA"},
      "ports": ["seg_seven_enable"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "seg_seven_enable"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "refresh_signal": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r": {
      "dir": "in",
      "width": "8"
    },
    "seg_seven_data": {
      "dir": "out",
      "width": "8"
    },
    "seg_seven_enable": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "seven_seg"},
    "Info": {"seven_seg": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"seven_seg": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "1",
          "PipelineDepth": "10",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.287"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "FF": "503",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "1290",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-19 14:53:50 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
