<?xml version="1.0" encoding="UTF-8"?>
<module id="Fwm" HW_revision="" XML_version="1" description="Flash Wrapper Module">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename: Hercules_FM_spec_3.0.10.xml                -->
<!-- Version: 1.0                                          -->

  <register id="FRdCntl" acronym="FRdCntl" offset="0x00" width="32" description="Read Control Register"></register>
  <register id="FSpRd" acronym="FSpRd" offset="0x04" width="32" description="Special Read Control Register"></register>
  <register id="FEdacCtrl1" acronym="FEdacCtrl1" offset="0x08" width="32" description="Error Correction Control Register1"></register>
  <register id="FEdacCtrl2" acronym="FEdacCtrl2" offset="0x0C" width="32" description="Error Correction Control Register2"></register>
  <register id="FCorErrCnt" acronym="FCorErrCnt" offset="0x10" width="32" description="Error Correction Counter Register"></register>
  <register id="FCorErrAddr" acronym="FCorErrAddr" offset="0x14" width="32" description="Correctable Error Address"></register>
  <register id="FCorErrPos" acronym="FCorErrPos" offset="0x18" width="32" description="Correctable Error Position Register"></register>
  <register id="FEdacStat" acronym="FEDACStat" offset="0x1C" width="32" description="Error Status Register"></register>
  <register id="FUncErrAddr" acronym="FUncErr_Addr" offset="0x20" width="32" description="Un-correctable Error Address"></register>
  <register id="FEdacSDis" acronym="FEdacSDis" offset="0x24" width="32" description="Error Detection Sector Disable"></register>
  <register id="FPprimAddrTag" acronym="FPprimAddrTag" offset="0x28" width="32" description="Primary Address Tag Register"></register>
  <register id="FReduAddrTag" acronym="FReduAddrTag" offset="0x2C" width="32" description="Redundant Address Tag Register"></register>
  <register id="FBnkProt" acronym="FBnkProt" offset="0x30" width="32" description="Bank Protection Register"></register>
  <register id="FBnkSec" acronym="FBnkSec" offset="0x34" width="32" description="Bank Sector Enable Register"></register>
  <register id="FBusy" acronym="FBusy" offset="0x38" width="32" description="Bank Busy Register"></register>
  <register id="FBnkAcc" acronym="FBnkAcc" offset="0x3C" width="32" description="Bank Access Control Register"></register>
  <register id="FBnkFallback" acronym="FBnkFallback" offset="0x40" width="32" description="Bank Fallback Power Register"></register>
  <register id="FBnkPmpRdy" acronym="FBnkPmpRdy" offset="0x44" width="32" description="Bank/Pump Ready Register"></register>
  <register id="FPmpAcc1" acronym="FPmpAcc1" offset="0x48" width="32" description="Pump Access Control Register 1"></register>
  <register id="FPmpAcc2" acronym="FPmpAcc2" offset="0x4C" width="32" description="Pump Access Control Register 2"></register>
  <register id="FMdlAcc" acronym="FMdlAcc" offset="0x50" width="32" description="Module Access Control Register"></register>
  <register id="FMdlStat" acronym="FMdlStat" offset="0x54" width="32" description="Module Status Register"></register>
  <register id="FEmuDatMsw" acronym="FEmuDatMsw" offset="0x58" width="32" description="EEPROM Emulation Data MSW Register"></register>
  <register id="FEmuDatLsw" acronym="FEmuDatLsw" offset="0x5c" width="32" description="EEPROM Emulation Data LSW Register"></register>
  <register id="FEmuEcc" acronym="FEmuEcc" offset="0x60" width="32" description="EEPROM Emulation ECC Register"></register>
  <register id="FLock" acronym="FLock" offset="0x64" width="32" description="Flash Lock Register"></register>
  <register id="FEmuAddr" acronym="FEmuAddr" offset="0x68" width="32" description="EEPROM Emulation Address"></register>
  <register id="FDiagCtrl" acronym="FDiagCtrl" offset="0x6C" width="32" description="Diagnostic Control Register"></register>
  <register id="FRawDataH" acronym="FRawDataH" offset="0x70" width="32" description="Uncorrected Raw Data High"></register>
  <register id="FRawDataL" acronym="FRawDataL" offset="0x74" width="32" description="Uncorrected Raw Data Low"></register>
  <register id="FRawEcc" acronym="FRawECC" offset="0x78" width="32" description="Uncorrected Raw ECC"></register>
  <register id="FParOvr" acronym="FParOvr" offset="0x7C" width="32" description="Parity Override"></register>
  <register id="FEdacSDis2" acronym="FEdacSDis2" offset="0xC0" width="32" description="Error Detection Sector Disable Register 2"></register>
  </module>
