Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Feb 18 14:55:06 2023
| Host         : LAPTOP-VB0O9CT6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              92 |           26 |
| No           | Yes                   | No                     |               7 |            5 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              46 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_big_sequence/gled0_i_1_n_0       |                            |                1 |              1 |
|  clk_IBUF_BUFG |                                    |                            |                1 |              2 |
|  clk_IBUF_BUFG |                                    | u_big_sequence/flag0_reg_0 |                3 |              3 |
|  clk_IBUF_BUFG |                                    | u_big_sequence/flag0       |                2 |              4 |
|  clk_IBUF_BUFG | u_keyboard/u_counter/E[0]          | rst_IBUF                   |                2 |              4 |
|  clk_IBUF_BUFG | u_keyboard/u_counter/col_reg[3][0] | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG | u_keyboard/u_counter/col_reg[3][2] | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG | u_keyboard/u_counter/col_reg[3][3] | rst_IBUF                   |                2 |              4 |
|  clk_IBUF_BUFG | u_keyboard/u_counter/col_reg[3][1] | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG | u_small_sequence/cnt[3]_i_1_n_0    | rst_IBUF                   |                1 |              4 |
|  clk_IBUF_BUFG | u_big_sequence/E[0]                | rst_IBUF                   |                2 |              6 |
|  clk_IBUF_BUFG | u_tub_show/u_timer/load            | rst_IBUF                   |                6 |             16 |
|  clk_IBUF_BUFG |                                    | rst_IBUF                   |               26 |             92 |
+----------------+------------------------------------+----------------------------+------------------+----------------+


