var searchData=
[
  ['oar1',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ocfastmode',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocnidlestate',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237',1,'TIM_OC_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4',1,'TIM_OC_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()']]],
  ['ocolr',['OCOLR',['../struct_d_m_a2_d___type_def.html#a07566e4390ac1c55a3fd7f58dd6e33c6',1,'DMA2D_TypeDef']]],
  ['ocpolarity',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['odr',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['offstateidlemode',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1',['OFR1',['../struct_a_d_c___type_def.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2',['OFR2',['../struct_a_d_c___type_def.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3',['OFR3',['../struct_a_d_c___type_def.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4',['OFR4',['../struct_a_d_c___type_def.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['omar',['OMAR',['../struct_d_m_a2_d___type_def.html#a4ecac7187f1a8fcd108b14abdfb4934d',1,'DMA2D_TypeDef']]],
  ['onebitsampling',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388',1,'UART_InitTypeDef']]],
  ['oor',['OOR',['../struct_d_m_a2_d___type_def.html#a118208b8645815a2aa670e92d6277199',1,'DMA2D_TypeDef']]],
  ['opfccr',['OPFCCR',['../struct_d_m_a2_d___type_def.html#a50f9ee49cd295305a56ac58b96d11ded',1,'DMA2D_TypeDef']]],
  ['optccr',['OPTCCR',['../struct_f_l_a_s_h___type_def.html#aff29b1647442c02fde8743bbf66a8405',1,'FLASH_TypeDef']]],
  ['optcr',['OPTCR',['../struct_f_l_a_s_h___type_def.html#a54026c3b5bc2059f1b187acb6c4817ac',1,'FLASH_TypeDef']]],
  ['optiontype',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['optsr_5fcur',['OPTSR_CUR',['../struct_f_l_a_s_h___type_def.html#ad18a50ac6074ca8406e0b9331d8b37f8',1,'FLASH_TypeDef']]],
  ['optsr_5fprg',['OPTSR_PRG',['../struct_f_l_a_s_h___type_def.html#af1d843fc3ee9786b1599c9c4e5931f77',1,'FLASH_TypeDef']]],
  ['or',['OR',['../struct_r_t_c___type_def.html#ac4ec213226146fa48aa9b29e0e80b3ad',1,'RTC_TypeDef::OR()'],['../struct_c_o_m_p_o_p_t___type_def.html#ab3ec3b5dd61959596b0aec64abd4b73d',1,'COMPOPT_TypeDef::OR()'],['../struct_s_w_p_m_i___type_def.html#aa70799e3ee75fd0a748b46139ee69d4f',1,'SWPMI_TypeDef::OR()']]],
  ['oscillatortype',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otr',['OTR',['../struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22',1,'OPAMP_TypeDef']]],
  ['otyper',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['overrundisable',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]]
];
