!SESSION 2022-01-10 22:15:57.765 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/skillet/git/ECE530/Lab07 -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2022-01-10 22:15:59.335
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2022-01-10 22:16:00.946
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY org.eclipse.ui 4 4 2022-01-10 22:16:02.741
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-10 22:16:02.742
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.203
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.203
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.203
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.205
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.268
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.268
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.268
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.269
!MESSAGE XSCT Command: [setws /home/skillet/git/ECE530/Lab07], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.269
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2019.2/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:16:04.270
!MESSAGE XSCT command with result: [setws /home/skillet/git/ECE530/Lab07], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:16:33.097
!MESSAGE Opening file dialog using preferences. Current path: /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:33.201
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.336
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.338
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.347
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.358
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.365
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.375
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:34.376
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Jan 10 22:11:44 2022",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:39.498
!MESSAGE XSCT Command: [platform create -name {Lab07HW} -hw {/home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {/home/skillet/git/ECE530/Lab07};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:17:39.674
!MESSAGE Indexed 'Lab07HW' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:47.878
!MESSAGE XSCT command with result: [platform create -name {Lab07HW} -hw {/home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {/home/skillet/git/ECE530/Lab07};platform write], Result: [null, Successfully saved  the platform at "/home/skillet/git/ECE530/Lab07/Lab07HW/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:48.083
!MESSAGE XSCT Command: [platform read {/home/skillet/git/ECE530/Lab07/Lab07HW/platform.spr}], Thread: Worker-8: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:48.088
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:48.314
!MESSAGE XSCT Command: [platform active {Lab07HW}], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.531
!MESSAGE XSCT command with result: [platform read {/home/skillet/git/ECE530/Lab07/Lab07HW/platform.spr}], Result: [null, ]. Thread: Worker-8: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.532
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-7: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.532
!MESSAGE XSCT command with result: [platform active {Lab07HW}], Result: [null, ]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.533
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.533
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.534
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.534
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.534
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.535
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.535
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.537
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.541
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.543
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.543
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.545
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-3: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.546
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.547
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.547
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.548
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.548
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.549
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.549
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.550
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.551
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.552
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.552
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.553
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-3: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.555
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.562
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.573
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.574
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.574
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.578
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.579
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.661
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_10": {"name": "ttcps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.725
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.727
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.727
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.729
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.730
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.732
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Result: [null, /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilffs_v4_2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.734
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.737
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Result: [null, /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilrsa_v1_5]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.760
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.781
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.791
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.796
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.863
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.865
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.891
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:17:49.910
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.jface 4 0 2022-01-10 22:18:20.861
!MESSAGE The command ("com.xilinx.ide.application.ui.perspectve") is undefined
!STACK 0
java.lang.Exception
	at org.eclipse.jface.action.ExternalActionManager$CommandCallback.isActive(ExternalActionManager.java:364)
	at org.eclipse.jface.action.ActionContributionItem.isCommandActive(ActionContributionItem.java:626)
	at org.eclipse.jface.action.ActionContributionItem.isVisible(ActionContributionItem.java:682)
	at org.eclipse.jface.action.MenuManager.isChildVisible(MenuManager.java:982)
	at org.eclipse.jface.action.MenuManager.update(MenuManager.java:752)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:472)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5686)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1370)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1396)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1375)
	at org.eclipse.swt.widgets.Menu.gtk_show(Menu.java:779)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1935)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:5898)
	at org.eclipse.swt.internal.gtk.GTK._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.GTK.gtk_main_do_event(GTK.java:4084)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1383)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:1626)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4516)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1471)

!ENTRY org.eclipse.jface 4 0 2022-01-10 22:18:20.862
!MESSAGE The command ("com.xilinx.sdk.performance.ui.PerformancePerspective") is undefined
!STACK 0
java.lang.Exception
	at org.eclipse.jface.action.ExternalActionManager$CommandCallback.isActive(ExternalActionManager.java:364)
	at org.eclipse.jface.action.ActionContributionItem.isCommandActive(ActionContributionItem.java:626)
	at org.eclipse.jface.action.ActionContributionItem.isVisible(ActionContributionItem.java:682)
	at org.eclipse.jface.action.MenuManager.isChildVisible(MenuManager.java:982)
	at org.eclipse.jface.action.MenuManager.update(MenuManager.java:752)
	at org.eclipse.jface.action.MenuManager.handleAboutToShow(MenuManager.java:472)
	at org.eclipse.jface.action.MenuManager.access$1(MenuManager.java:465)
	at org.eclipse.jface.action.MenuManager$2.menuShown(MenuManager.java:497)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:256)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5686)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1370)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1396)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1375)
	at org.eclipse.swt.widgets.Menu.gtk_show(Menu.java:779)
	at org.eclipse.swt.widgets.Widget.windowProc(Widget.java:1935)
	at org.eclipse.swt.widgets.Display.windowProc(Display.java:5898)
	at org.eclipse.swt.internal.gtk.GTK._gtk_main_do_event(Native Method)
	at org.eclipse.swt.internal.gtk.GTK.gtk_main_do_event(GTK.java:4084)
	at org.eclipse.swt.widgets.Display.eventProc(Display.java:1383)
	at org.eclipse.swt.internal.gtk.OS._g_main_context_iteration(Native Method)
	at org.eclipse.swt.internal.gtk.OS.g_main_context_iteration(OS.java:1626)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4516)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1471)

!ENTRY org.eclipse.ui 2 2 2022-01-10 22:18:22.954
!MESSAGE Invalid preference category path: com.xilinx.sdk.ui.preferences.page (bundle: com.xilinx.sdk.ui.customize, page: com.xilinx.sdk.ui.customize.sdkCustomizationPreferences)

!ENTRY org.eclipse.ui 2 2 2022-01-10 22:18:22.954
!MESSAGE Invalid preference category path: com.autoesl.autopilot.ui.startup.preferences.AutoPilotRootPreferencePage (bundle: com.autoesl.autopilot.ui.cdfg.diagram, page: com.autoesl.autopilot.ui.cdfg.diagram.general)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:01.725
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:01.770
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:01.774
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.808
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.809
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.817
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.835
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.841
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.842
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:02.847
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:17.678
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:17.686
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.146
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.148
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.149
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.150
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.792
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.799
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.799
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.800
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.801
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.802
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.802
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.803
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.803
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.806
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.807
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.889
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_10": {"name": "ttcps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.891
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.892
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.892
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.893
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.916
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.917
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.917
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.918
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.918
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -sw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/skillet/git/ECE530/Lab07/Lab07SW1/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.946
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -sw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/skillet/git/ECE530/Lab07/Lab07SW1/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.963
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.971
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.971
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.973
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Jan 10 22:11:44 2022",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:20.973
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:24.885
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:25.066
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:19:25.067
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07SW1/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:19:25.097
!MESSAGE Generating MD5 hash for file: /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:19:25.468
!MESSAGE Indexed 'Lab07SW1_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:19:25.470
!MESSAGE Indexed 'Lab07SW1' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.ui 4 4 2022-01-10 22:19:51.431
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@2e408d5a} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.703
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss ], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.707
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.710
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:24:37.710
!MESSAGE Generating MD5 hash for file: /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.712
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss], Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:24:37.713
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/sw/Lab07HW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-4: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:24.452
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:24.453
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Result: [null, {"ps7_cortexa9_0": "",
"ps7_cortexa9_1": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:25:31.464
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:25:31.465
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:25:31.466
!MESSAGE Workspace path used is: /home/skillet/git/ECE530/Lab07

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.501
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.503
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.504
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2022-01-10 22:25:38.827
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.830
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.980
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.983
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.987
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.998
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:38.999
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:39.012
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:39.012
!MESSAGE XSCT Command: [fpga -file /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:40.228
!MESSAGE XSCT command with result: [fpga -file /home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:41.030
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:25:41.035
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.launchbar.core 2 0 2022-01-10 22:26:00.627
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-01-10 22:26:00.627
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-01-10 22:26:00.627
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.jface 4 0 2022-01-10 22:26:01.707
!MESSAGE The command ("com.xilinx.sdx.sdsoc.debug.ui.SdsTcfLaunchShortcut.embrun") is undefined
!STACK 0
java.lang.Exception
	at org.eclipse.jface.action.ExternalActionManager$CommandCallback.isActive(ExternalActionManager.java:364)
	at org.eclipse.jface.action.ActionContributionItem.isCommandActive(ActionContributionItem.java:626)
	at org.eclipse.jface.action.ActionContributionItem.isVisible(ActionContributionItem.java:682)
	at org.eclipse.jface.action.ContributionItem.toString(ContributionItem.java:200)
	at com.xilinx.sdx.robot.widget.utils.RobotUidUtils.getDataAsString(RobotUidUtils.java:132)
	at com.xilinx.sdx.robot.widget.utils.RobotUidUtils._getCanonicalName(RobotUidUtils.java:523)
	at com.xilinx.sdx.robot.widget.utils.RobotUidUtils.getUid(RobotUidUtils.java:169)
	at com.xilinx.sdx.robot.recorder.RobotRecorder._generateRobotFunction(RobotRecorder.java:145)
	at com.xilinx.sdx.robot.recorder.RobotRecorder.processEvent(RobotRecorder.java:137)
	at com.xilinx.sdx.robot.recorder.RobotRecorder$_RobotRecorderBotGeneratorEventDispatcher.handleEvent(RobotRecorder.java:617)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.filterEvent(Display.java:1721)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1369)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4940)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4518)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1471)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.867
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.871
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.872
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.887
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.888
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.899
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.900
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.901
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.901
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.902
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.902
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.903
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.904
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.904
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.905
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.905
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.906
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.910
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.911
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.913
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.913
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.927
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.928
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.943
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.944
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.945
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.945
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.946
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.946
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.947
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.947
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.948
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.949
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.949
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.950
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.951
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.954
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa bit], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.955
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa bit], Result: [null, interrupt_counter_wrapper.bit]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.955
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.956
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.957
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.961
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.962
!MESSAGE XSCT Command: [version -server], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.963
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.964
!MESSAGE XSCT Command: [version], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.964
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.965
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.969
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.970
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.983
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.983
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:01.988
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.000
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.002
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.006
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.006
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.019
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.020
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.025
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.025
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.045
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.045
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.059
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.059
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.064
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Zybo 210279758512A]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.064
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.080
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.080
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279758512A" && level == 0}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.095
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279758512A" && level == 0}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.095
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.096
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.097
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.105
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.105
!MESSAGE XSCT Command: [rst -system], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.162
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:02.162
!MESSAGE XSCT Command: [after 3000], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.166
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.202
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.209
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.210
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.224
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.225
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.238
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:05.238
!MESSAGE XSCT Command: [fpga -file /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream/interrupt_counter_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.453
!MESSAGE XSCT command with result: [fpga -file /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream/interrupt_counter_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.500
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.519
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.520
!MESSAGE XSCT Command: [loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.583
!MESSAGE XSCT command with result: [loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, interrupt_counter_wrapper_2]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.583
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.584
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.585
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.591
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.591
!MESSAGE XSCT Command: [source /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit/ps7_init.tcl], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.592
!MESSAGE XSCT command with result: [source /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.592
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.826
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.826
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.830
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.831
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.837
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.837
!MESSAGE XSCT Command: [dow /home/skillet/git/ECE530/Lab07/Lab07SW1/Debug/Lab07SW1.elf], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.945
!MESSAGE XSCT command with result: [dow /home/skillet/git/ECE530/Lab07/Lab07SW1/Debug/Lab07SW1.elf], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.945
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:06.967
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:07.004
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:07.044
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:07.045
!MESSAGE XSCT Command: [con], Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:26:07.049
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-7: Launching Debugger_Lab07SW1-Default

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:26:07.052
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:40:22.127
!MESSAGE Opening file dialog using preferences. Current path: /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:35.638
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.858
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.860
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.868
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.878
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.884
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.892
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:36.893
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Jan 10 22:34:21 2022",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:39.018
!MESSAGE XSCT Command: [platform create -name {Lab07bHW} -hw {/home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {/home/skillet/git/ECE530/Lab07};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:40:39.457
!MESSAGE Indexed 'Lab07bHW' (2 sources, 2 headers) in 0.242 sec: 200 declarations; 3,154 references; 2 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:47.100
!MESSAGE XSCT command with result: [platform create -name {Lab07bHW} -hw {/home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.xsa} -proc {ps7_cortexa9_0} -os {standalone} -out {/home/skillet/git/ECE530/Lab07};platform write], Result: [null, Successfully saved  the platform at "/home/skillet/git/ECE530/Lab07/Lab07bHW/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:47.292
!MESSAGE XSCT Command: [platform read {/home/skillet/git/ECE530/Lab07/Lab07bHW/platform.spr}], Thread: Worker-14: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:47.292
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:47.562
!MESSAGE XSCT Command: [platform active {Lab07bHW}], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.906
!MESSAGE XSCT command with result: [platform read {/home/skillet/git/ECE530/Lab07/Lab07bHW/platform.spr}], Result: [null, ]. Thread: Worker-14: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.907
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.907
!MESSAGE XSCT command with result: [platform active {Lab07bHW}], Result: [null, ]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.907
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.908
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.908
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.908
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.909
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.909
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.909
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.912
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.912
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.913
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.913
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.915
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-9: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.916
!MESSAGE XSCT Command: [domain active {standalone_domain}], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.917
!MESSAGE XSCT command with result: [domain active {standalone_domain}], Result: [null, ]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.917
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.917
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.918
!MESSAGE XSCT Command: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.918
!MESSAGE XSCT command with result: [::scw::regenerate_psinit /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.919
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.920
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.921
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.922
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss ], Result: [null, ]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.922
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.923
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-12: Initializing 'standalone_domain' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.928
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.937
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.949
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.951
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.951
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.956
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:49.956
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.101
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_5": {"name": "tmrctr",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_10": {"name": "ttcps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.201
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.202
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.203
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.204
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.2",
"xilrsa": "1.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.205
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.207
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilffs" && VERSION == "4.2"  && TYPE == "LIBRARY"}]], Result: [null, /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilffs_v4_2]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.209
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.211
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "xilrsa" && VERSION == "1.5"  && TYPE == "LIBRARY"}]], Result: [null, /tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_services/xilrsa_v1_5]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.234
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.254
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.297
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.302
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.421
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.422
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.449
!MESSAGE XSCT Command: [::scw::sdx_reload_mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:40:50.469
!MESSAGE XSCT command with result: [::scw::sdx_reload_mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:49.280
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:49.339
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"MappingPlacement": {"userdefname": "Mapping Placement",
"description": "A graph with relocatable mapping expressed as template parameters.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/MappingPlacement",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_buffer": {"userdefname": "async_buffer",
"description": "A graph to demonstrate cardano async windows. Use Other flags --enable-async-window and mapper option -c0 with default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"StreamSwitchFIFO": {"userdefname": "Stream Switch FIFO",
"description": "A graph to demonstrate use of Stream Switch FIFO to avoid deadlocks",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/StreamSwitchFIFO",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_param": {"userdefname": "Simple_param ",
"description": "A simple 1-kernel graph with scalar parameter update using external trigger",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_param",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"ShimConstraints": {"userdefname": "ShimConstraints",
"description": "Shim Constraints example. Use Device file me_9x4.json, Other flags -use-phy-shim=true --phydevice=xc10S80 and browse constraints.json from src folder along with the default compilation option",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/ShimConstraints",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"me_empty_app": {"userdefname": "ME Empty Application",
"description": "Empty ME Application Project",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/me_empty_app",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple": {"userdefname": "Simple",
"description": "A simple 2-kernel graph with window-based data communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"simple_64_bit_interface": {"userdefname": "simple_64_bit_interface",
"description": "A graph to demonstrate simple 64 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_64_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_bypass": {"userdefname": "simple_bypass Test",
"description": "A graph to demonstrate simple use of bypass 4x4 ME Device ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_bypass",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_single_buffer": {"userdefname": "simple_single_buffer Test",
"description": "A graph to demonstrate single buffer uses with margin copy ",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_single_buffer",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"PacketSwitching": {"userdefname": "Packet Switching",
"description": "A graph to demonstrate packet switching on 2x4 AIE Device. Use Device file me_2x4.json and Other flags --allow-pkt-switching options along with the default compilation options",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/PacketSwitching",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_packet_split_merge": {"userdefname": "simple_packet_split_merge",
"description": "A graph to demonstrate simple split and merge of packet stream. Use --allow-pkt-switching in other flags with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_packet_split_merge",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"async_rtp_control_iterative": {"userdefname": "async_rtp_control_iterative",
"description": "A graph to demonstrate simple use of asynchronous rtp update run with test iteration",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/async_rtp_control_iterative",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_chained": {"userdefname": "Simple_chained",
"description": "A simple 2-kernel graph with array parameter triggered communication",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_chained",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_margin": {"userdefname": "simple_margin",
"description": "A graph to demonstrate simple use of margin copy",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_margin",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"GMIO_bandwidth": {"userdefname": "GMIO_bandwidth",
"description": "A graph to demonstrate GMIO performance profiling. Use Device file S20.MEPL.json and Other flags -use-phy-shim -use-real-noc with default compilation options.",
"supp_proc": "ai_engine",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/GMIO_bandwidth",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
"simple_128_bit_interface": {"userdefname": "simple_128_bit_interface",
"description": "A graph to demonstrate simple 128 bit donwsizer/upsizer ME_PL Interface on 4x4 ME Device ",
"supp_proc": "me",
"supp_os": "freertos10_xilinx standalone linux",
"path": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/sw_apps_linux/simple_128_bit_interface",
"os": "standalone_v7_1",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:49.341
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.201
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.201
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.210
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_100M": {"hier_name": "rst_ps7_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.225
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.230
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.230
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:51.235
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:52.780
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:41:52.787
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:05.187
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:05.190
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:06.564
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:06.568
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:06.568
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:06.570
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.553
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.573
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_4": {"name": "freertos10_xilinx",
"version": "1.4",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_4",
},
"standalone_v7_1": {"name": "standalone",
"version": "7.1",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/lib/bsp/standalone_v7_1",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.574
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.577
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.578
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.581
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.582
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.584
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 axi_timer_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.584
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.591
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.5",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.5",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.6",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.5",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.5",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.10",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.6",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.6",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.1",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.8",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.10",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.8",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.8",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.591
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.729
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpio_v4_5": {"name": "gpio",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_5": {"name": "tmrctr",
"version": "4.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ps7_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_8": {"name": "uartps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_6": {"name": "qspips",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_8": {"name": "cpu_cortexa9",
"version": "2.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_10": {"name": "emacps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_8": {"name": "sdps",
"version": "3.8",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ttcps_v3_10": {"name": "ttcps",
"version": "3.10",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_6": {"name": "gpiops",
"version": "3.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_3": {"name": "xadcps",
"version": "2.3",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_6": {"name": "coresightps_dcc",
"version": "1.6",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v4_1": {"name": "scugic",
"version": "4.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_5": {"name": "dmaps",
"version": "2.5",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/tools/Xilinx/Vitis/2019.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.730
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.731
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.732
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.733
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.761
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.762
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.763
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.764
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.764
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -sw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/skillet/git/ECE530/Lab07/Lab07bSW/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.806
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -sw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/skillet/git/ECE530/Lab07/Lab07bSW/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.843
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.852
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.853
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.854
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"device": "7z010",
"family": "zynq",
"timestamp": "Mon Jan 10 22:34:21 2022",
"vivado_version": "2019.2",
"part": "xc7z010clg400-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:07.854
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:13.311
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:13.614
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:42:13.616
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07bSW/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:42:13.650
!MESSAGE Generating MD5 hash for file: /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:42:14.094
!MESSAGE Indexed 'Lab07bSW' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2022-01-10 22:42:14.096
!MESSAGE Indexed 'Lab07bSW_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.456
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss ], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.459
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.459
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.461
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.1",
}]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:46:30.461
!MESSAGE Generating MD5 hash for file: /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.462
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss], Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:30.463
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/sw/Lab07bHW/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-14: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:38.223
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:46:38.225
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa ], Result: [null, {"ps7_cortexa9_0": "",
"ps7_cortexa9_1": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:46:40.413
!MESSAGE Tool usage for 'SDX_NO_OP_BUILD' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:00.576
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:00.578
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Result: [null, {"ps7_cortexa9_0": "",
"ps7_cortexa9_1": "",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:47:03.540
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: sdx_program_fpga_view_bit_bmm_browse_key, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:47:03.540
!MESSAGE Preference loaded using local preference: /home/skillet/git/ECE530/Lab07/wrapper

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.911
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.913
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.914
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.915
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.916
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.921
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.922
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.927
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.927
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.953
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.954
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.971
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:12.971
!MESSAGE XSCT Command: [fpga -file /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:14.179
!MESSAGE XSCT command with result: [fpga -file /home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:14.980
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:14.985
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:37.944
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-273

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:37.948
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-273

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:38.968
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:38.981
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "650",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "525",
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:38.982
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.018
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.019
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.033
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.036
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.039
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.039
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.042
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.042
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.044
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.045
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.047
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.047
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.049
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.049
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.051
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.051
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.054
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.054
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.083
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_gpio_1": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_ttc_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.088
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.108
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1], Result: [null, {"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_1_S_AXI": {"name": "axi_gpio_1",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ttc_0": {"name": "ps7_ttc_0",
"base": "0xF8001000",
"high": "0xF8001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.109
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.110
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.110
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.111
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.111
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.112
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.112
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.113
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.113
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.114
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.115
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.116
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.116
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa bit], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.117
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa bit], Result: [null, interrupt_counter_wrapper.bit]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.117
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.126
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.127
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.154
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A (closed)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.155
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.158
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.159
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.160
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.161
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.175
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A (closed)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:39.176
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A (closed)" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:42.199
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A (closed)" && level==1}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:45.200
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A (closed)" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:47:48.217
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A (closed)" && level==1}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.704
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.705
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.705
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.710
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.710
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.711
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.2]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.711
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.712
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.2
SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.712
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.716
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.716
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.728
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.728
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.732
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.732
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.743
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.744
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.747
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.747
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.758
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.758
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.762
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.762
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.772
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.772
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.775
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.775
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.796
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.796
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.800
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.800
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.812
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.813
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Zybo 210279758512A" && level == 0}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.844
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Zybo 210279758512A" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.845
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.846
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.846
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.854
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.855
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.903
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:05.904
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.908
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.946
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.953
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Zybo 210279758512A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.953
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.967
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z010 (idcode 13722093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.968
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.981
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:08.981
!MESSAGE XSCT Command: [fpga -file /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream/interrupt_counter_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.186
!MESSAGE XSCT command with result: [fpga -file /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream/interrupt_counter_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.205
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.219
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.220
!MESSAGE XSCT Command: [loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.309
!MESSAGE XSCT command with result: [loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]], Result: [null, interrupt_counter_wrapper_6]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.310
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.310
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.311
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.322
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.323
!MESSAGE XSCT Command: [source /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit/ps7_init.tcl], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.326
!MESSAGE XSCT command with result: [source /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.327
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.770
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.770
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.784
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.786
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.810
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.810
!MESSAGE XSCT Command: [dow /home/skillet/git/ECE530/Lab07/Lab07bSW/Debug/Lab07bSW.elf], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.951
!MESSAGE XSCT command with result: [dow /home/skillet/git/ECE530/Lab07/Lab07bSW/Debug/Lab07bSW.elf], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.951
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:10.972
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:11.017
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:11.089
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:11.090
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 22:48:11.095
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching Debugger_Lab07bSW-Default

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 22:48:11.095
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 23:10:48.623
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-350

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-10 23:10:48.625
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-350

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 23:10:48.838
!MESSAGE Executing command: /tools/Xilinx/Vitis/2019.2/bin/wbtcv -mode batch -source vitis_webtalk.tcl

!ENTRY com.xilinx.sdk.utils 1 0 2022-01-10 23:10:48.848
!MESSAGE Executed Webtalk command
!SESSION 2022-01-14 02:51:23.471 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/skillet/git/ECE530/Lab07 -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2022-01-14 02:51:25.025
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2022-01-14 02:51:31.055
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-14 02:51:31.060
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-14 02:51:32.698
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler@7988fd6e} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:33.926
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:33.927
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:33.928
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:33.935
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:33.937
!MESSAGE XSCT Command: [setws /home/skillet/git/ECE530/Lab07], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:34.028
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:34.028
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:34.028
!MESSAGE XSCT command with result: [setws /home/skillet/git/ECE530/Lab07], Result: [null, ]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:34.028
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-5: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 02:51:34.029
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2019.2/data]. Thread: Worker-5: Initializing s/w repositories
!SESSION 2022-01-14 04:14:03.289 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2022-01-14 04:14:05.003
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2022-01-14 04:14:11.943
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-14 04:14:11.947
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:14.781
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:14.781
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:14.782
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.179
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.180
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.180
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.180
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.181
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2019.2/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.181
!MESSAGE XSCT Command: [setws /home/skillet/git/ECE530/Lab07], Thread: Thread-21

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:14:15.182
!MESSAGE XSCT command with result: [setws /home/skillet/git/ECE530/Lab07], Result: [null, ]. Thread: Thread-21
!SESSION 2022-01-14 04:18:11.024 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2022-01-14 04:18:12.820
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2022-01-14 04:18:21.539
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-14 04:18:21.543
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.343
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.343
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.343
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.346
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.346
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.347
!MESSAGE XSCT Command: [setws /home/skillet/git/ECE530/Lab07], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.654
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.654
!MESSAGE XSCT command with result: [setws /home/skillet/git/ECE530/Lab07], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.655
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-14 04:18:24.656
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2019.2/data]. Thread: Worker-0: Initializing s/w repositories
!SESSION 2022-01-17 11:50:31.150 -----------------------------------------------
eclipse.buildId=2019.2
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/skillet/git/ECE530/Lab07 -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.emf.ecore 2 0 2022-01-17 11:50:33.825
!MESSAGE Both 'com.autoesl.autopilot.ui.models' and 'com.autoesl.autopilot.ui.models' register a package for 'com.autoesl.autopilot.solution'

!ENTRY org.eclipse.ui 4 4 2022-01-17 11:50:42.132
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY org.eclipse.ui 4 4 2022-01-17 11:50:42.136
!MESSAGE Conflicting handlers for com.xilinx.sdx.system.core.importSourcesCommand: {com.xilinx.sdx.system.core.handler.ImportSourcesHandler} vs {com.xilinx.sdx.system.core.handler.ImportSourcesHandler}

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:45.960
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:45.961
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:45.962
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.182
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.182
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.183
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-5

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.184
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.184
!MESSAGE XSCT Command: [setws /home/skillet/git/ECE530/Lab07], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.186
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /tools/Xilinx/Vitis/2019.2/data]. Thread: Worker-4: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-01-17 11:50:46.186
!MESSAGE XSCT command with result: [setws /home/skillet/git/ECE530/Lab07], Result: [null, ]. Thread: Thread-22
