[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<168> s<167> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<47> s<3> l<1:1> el<1:8>
n<prim_pad_wrapper_pkg> u<3> t<StringConst> p<47> s<27> l<1:9> el<1:29>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
n<2> u<5> t<IntConst> p<6> l<2:23> el<2:24>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
n<0> u<9> t<IntConst> p<10> l<2:25> el<2:26>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
n<> u<15> t<Enum_base_type> p<22> c<4> s<21> l<2:16> el<2:27>
n<BidirStd> u<16> t<StringConst> p<21> s<20> l<3:5> el<3:13>
n<3'h0> u<17> t<IntConst> p<18> l<3:16> el<3:20>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:16> el<3:20>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:16> el<3:20>
n<> u<20> t<Constant_expression> p<21> c<19> l<3:16> el<3:20>
n<> u<21> t<Enum_name_declaration> p<22> c<16> l<3:5> el<3:20>
n<> u<22> t<Data_type> p<24> c<15> s<23> l<2:11> el<4:4>
n<pad_type_e> u<23> t<StringConst> p<24> l<4:5> el<4:15>
n<> u<24> t<Type_declaration> p<25> c<22> l<2:3> el<4:16>
n<> u<25> t<Data_declaration> p<26> c<24> l<2:3> el<4:16>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:3> el<4:16>
n<> u<27> t<Package_item> p<47> c<26> s<44> l<2:3> el<4:16>
n<> u<28> t<IntVec_TypeLogic> p<39> s<38> l<5:11> el<5:16>
n<7> u<29> t<IntConst> p<30> l<5:18> el<5:19>
n<> u<30> t<Primary_literal> p<31> c<29> l<5:18> el<5:19>
n<> u<31> t<Constant_primary> p<32> c<30> l<5:18> el<5:19>
n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<5:18> el<5:19>
n<0> u<33> t<IntConst> p<34> l<5:20> el<5:21>
n<> u<34> t<Primary_literal> p<35> c<33> l<5:20> el<5:21>
n<> u<35> t<Constant_primary> p<36> c<34> l<5:20> el<5:21>
n<> u<36> t<Constant_expression> p<37> c<35> l<5:20> el<5:21>
n<> u<37> t<Constant_range> p<38> c<32> l<5:18> el<5:21>
n<> u<38> t<Packed_dimension> p<39> c<37> l<5:17> el<5:22>
n<> u<39> t<Data_type> p<41> c<28> s<40> l<5:11> el<5:22>
n<pad_pok_t> u<40> t<StringConst> p<41> l<5:23> el<5:32>
n<> u<41> t<Type_declaration> p<42> c<39> l<5:3> el<5:33>
n<> u<42> t<Data_declaration> p<43> c<41> l<5:3> el<5:33>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<5:3> el<5:33>
n<> u<44> t<Package_item> p<47> c<43> s<46> l<5:3> el<5:33>
n<prim_pad_wrapper_pkg> u<45> t<StringConst> p<47> l<6:14> el<6:34>
n<> u<46> t<ENDPACKAGE> p<47> s<45> l<6:1> el<6:11>
n<> u<47> t<Package_declaration> p<48> c<2> l<1:1> el<6:34>
n<> u<48> t<Description> p<167> c<47> s<67> l<1:1> el<6:34>
n<module> u<49> t<Module_keyword> p<63> s<50> l<8:1> el<8:7>
n<prim_pad_wrapper> u<50> t<StringConst> p<63> s<53> l<8:8> el<8:24>
n<prim_pad_wrapper_pkg> u<51> t<StringConst> p<52> l<9:10> el<9:30>
n<> u<52> t<Package_import_item> p<53> c<51> l<9:10> el<9:33>
n<> u<53> t<Package_import_declaration> p<63> c<52> s<62> l<9:3> el<9:34>
n<> u<54> t<PortDir_Inp> p<59> s<58> l<9:36> el<9:41>
n<pad_pok_t> u<55> t<StringConst> p<56> l<9:42> el<9:51>
n<> u<56> t<Data_type> p<57> c<55> l<9:42> el<9:51>
n<> u<57> t<Data_type_or_implicit> p<58> c<56> l<9:42> el<9:51>
n<> u<58> t<Net_port_type> p<59> c<57> l<9:42> el<9:51>
n<> u<59> t<Net_port_header> p<61> c<54> s<60> l<9:36> el<9:51>
n<pok_i> u<60> t<StringConst> p<61> l<9:52> el<9:57>
n<> u<61> t<Ansi_port_declaration> p<62> c<59> l<9:36> el<9:57>
n<> u<62> t<List_of_port_declarations> p<63> c<61> l<9:35> el<9:58>
n<> u<63> t<Module_ansi_header> p<66> c<49> s<65> l<8:1> el<9:59>
n<prim_pad_wrapper> u<64> t<StringConst> p<66> l<10:13> el<10:29>
n<> u<65> t<ENDMODULE> p<66> s<64> l<10:1> el<10:10>
n<> u<66> t<Module_declaration> p<67> c<63> l<8:1> el<10:29>
n<> u<67> t<Description> p<167> c<66> s<166> l<8:1> el<10:29>
n<module> u<68> t<Module_keyword> p<110> s<69> l<12:1> el<12:7>
n<dut> u<69> t<StringConst> p<110> s<72> l<12:8> el<12:11>
n<prim_pad_wrapper_pkg> u<70> t<StringConst> p<71> l<13:10> el<13:30>
n<> u<71> t<Package_import_item> p<72> c<70> l<13:10> el<13:33>
n<> u<72> t<Package_import_declaration> p<110> c<71> s<107> l<13:3> el<13:34>
n<> u<73> t<IntVec_TypeLogic> p<94> s<83> l<13:47> el<13:52>
n<0> u<74> t<IntConst> p<75> l<13:54> el<13:55>
n<> u<75> t<Primary_literal> p<76> c<74> l<13:54> el<13:55>
n<> u<76> t<Constant_primary> p<77> c<75> l<13:54> el<13:55>
n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<13:54> el<13:55>
n<0> u<78> t<IntConst> p<79> l<13:56> el<13:57>
n<> u<79> t<Primary_literal> p<80> c<78> l<13:56> el<13:57>
n<> u<80> t<Constant_primary> p<81> c<79> l<13:56> el<13:57>
n<> u<81> t<Constant_expression> p<82> c<80> l<13:56> el<13:57>
n<> u<82> t<Constant_range> p<83> c<77> l<13:54> el<13:57>
n<> u<83> t<Packed_dimension> p<94> c<82> s<93> l<13:53> el<13:58>
n<1> u<84> t<IntConst> p<85> l<13:59> el<13:60>
n<> u<85> t<Primary_literal> p<86> c<84> l<13:59> el<13:60>
n<> u<86> t<Constant_primary> p<87> c<85> l<13:59> el<13:60>
n<> u<87> t<Constant_expression> p<92> c<86> s<91> l<13:59> el<13:60>
n<0> u<88> t<IntConst> p<89> l<13:61> el<13:62>
n<> u<89> t<Primary_literal> p<90> c<88> l<13:61> el<13:62>
n<> u<90> t<Constant_primary> p<91> c<89> l<13:61> el<13:62>
n<> u<91> t<Constant_expression> p<92> c<90> l<13:61> el<13:62>
n<> u<92> t<Constant_range> p<93> c<87> l<13:59> el<13:62>
n<> u<93> t<Packed_dimension> p<94> c<92> l<13:58> el<13:63>
n<> u<94> t<Data_type> p<95> c<73> l<13:47> el<13:63>
n<> u<95> t<Data_type_or_implicit> p<105> c<94> s<104> l<13:47> el<13:63>
n<DioPadBank> u<96> t<StringConst> p<103> s<102> l<13:64> el<13:74>
n<> u<97> t<Number_Tick0> p<98> l<13:77> el<13:79>
n<> u<98> t<Primary_literal> p<99> c<97> l<13:77> el<13:79>
n<> u<99> t<Constant_primary> p<100> c<98> l<13:77> el<13:79>
n<> u<100> t<Constant_expression> p<101> c<99> l<13:77> el<13:79>
n<> u<101> t<Constant_mintypmax_expression> p<102> c<100> l<13:77> el<13:79>
n<> u<102> t<Constant_param_expression> p<103> c<101> l<13:77> el<13:79>
n<> u<103> t<Param_assignment> p<104> c<96> l<13:64> el<13:79>
n<> u<104> t<List_of_param_assignments> p<105> c<103> l<13:64> el<13:79>
n<> u<105> t<Parameter_declaration> p<106> c<95> l<13:37> el<13:79>
n<> u<106> t<Parameter_port_declaration> p<107> c<105> l<13:37> el<13:79>
n<> u<107> t<Parameter_port_list> p<110> c<106> s<109> l<13:35> el<13:80>
n<> u<108> t<Port> p<109> l<13:82> el<13:82>
n<> u<109> t<List_of_ports> p<110> c<108> l<13:81> el<13:83>
n<> u<110> t<Module_nonansi_header> p<165> c<68> s<133> l<12:1> el<13:84>
n<pad_pok_t> u<111> t<StringConst> p<122> s<121> l<14:3> el<14:12>
n<3> u<112> t<IntConst> p<113> l<14:14> el<14:15>
n<> u<113> t<Primary_literal> p<114> c<112> l<14:14> el<14:15>
n<> u<114> t<Constant_primary> p<115> c<113> l<14:14> el<14:15>
n<> u<115> t<Constant_expression> p<120> c<114> s<119> l<14:14> el<14:15>
n<0> u<116> t<IntConst> p<117> l<14:16> el<14:17>
n<> u<117> t<Primary_literal> p<118> c<116> l<14:16> el<14:17>
n<> u<118> t<Constant_primary> p<119> c<117> l<14:16> el<14:17>
n<> u<119> t<Constant_expression> p<120> c<118> l<14:16> el<14:17>
n<> u<120> t<Constant_range> p<121> c<115> l<14:14> el<14:17>
n<> u<121> t<Packed_dimension> p<122> c<120> l<14:13> el<14:18>
n<> u<122> t<Data_type> p<126> c<111> s<125> l<14:3> el<14:18>
n<pad_pok> u<123> t<StringConst> p<124> l<14:19> el<14:26>
n<> u<124> t<Variable_decl_assignment> p<125> c<123> l<14:19> el<14:26>
n<> u<125> t<List_of_variable_decl_assignments> p<126> c<124> l<14:19> el<14:26>
n<> u<126> t<Variable_declaration> p<127> c<122> l<14:3> el<14:27>
n<> u<127> t<Data_declaration> p<128> c<126> l<14:3> el<14:27>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<14:3> el<14:27>
n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<14:3> el<14:27>
n<> u<130> t<Module_common_item> p<131> c<129> l<14:3> el<14:27>
n<> u<131> t<Module_or_generate_item> p<132> c<130> l<14:3> el<14:27>
n<> u<132> t<Non_port_module_item> p<133> c<131> l<14:3> el<14:27>
n<> u<133> t<Module_item> p<165> c<132> s<162> l<14:3> el<14:27>
n<prim_pad_wrapper> u<134> t<StringConst> p<159> s<158> l<15:3> el<15:19>
n<u_dio_pad> u<135> t<StringConst> p<136> l<15:20> el<15:29>
n<> u<136> t<Name_of_instance> p<158> c<135> s<157> l<15:20> el<15:29>
n<pok_i> u<137> t<StringConst> p<156> s<154> l<16:6> el<16:11>
n<pad_pok> u<138> t<StringConst> p<151> s<150> l<16:19> el<16:26>
n<DioPadBank> u<139> t<StringConst> p<146> s<145> l<16:27> el<16:37>
n<0> u<140> t<IntConst> p<141> l<16:38> el<16:39>
n<> u<141> t<Primary_literal> p<142> c<140> l<16:38> el<16:39>
n<> u<142> t<Primary> p<143> c<141> l<16:38> el<16:39>
n<> u<143> t<Expression> p<144> c<142> l<16:38> el<16:39>
n<> u<144> t<Bit_select> p<145> c<143> l<16:37> el<16:40>
n<> u<145> t<Select> p<146> c<144> l<16:37> el<16:40>
n<> u<146> t<Complex_func_call> p<147> c<139> l<16:27> el<16:40>
n<> u<147> t<Primary> p<148> c<146> l<16:27> el<16:40>
n<> u<148> t<Expression> p<149> c<147> l<16:27> el<16:40>
n<> u<149> t<Bit_select> p<150> c<148> l<16:26> el<16:41>
n<> u<150> t<Select> p<151> c<149> l<16:26> el<16:41>
n<> u<151> t<Complex_func_call> p<152> c<138> l<16:19> el<16:41>
n<> u<152> t<Primary> p<153> c<151> l<16:19> el<16:41>
n<> u<153> t<Expression> p<156> c<152> s<155> l<16:19> el<16:41>
n<> u<154> t<OPEN_PARENS> p<156> s<153> l<16:17> el<16:18>
n<> u<155> t<CLOSE_PARENS> p<156> l<16:44> el<16:45>
n<> u<156> t<Named_port_connection> p<157> c<137> l<16:5> el<16:45>
n<> u<157> t<List_of_port_connections> p<158> c<156> l<16:5> el<16:45>
n<> u<158> t<Hierarchical_instance> p<159> c<136> l<15:20> el<17:4>
n<> u<159> t<Module_instantiation> p<160> c<134> l<15:3> el<17:5>
n<> u<160> t<Module_or_generate_item> p<161> c<159> l<15:3> el<17:5>
n<> u<161> t<Non_port_module_item> p<162> c<160> l<15:3> el<17:5>
n<> u<162> t<Module_item> p<165> c<161> s<164> l<15:3> el<17:5>
n<dut> u<163> t<StringConst> p<165> l<18:13> el<18:16>
n<> u<164> t<ENDMODULE> p<165> s<163> l<18:1> el<18:10>
n<> u<165> t<Module_declaration> p<166> c<110> l<12:1> el<18:16>
n<> u<166> t<Description> p<167> c<165> l<12:1> el<18:16>
n<> u<167> t<Source_text> p<168> c<48> l<1:1> el<18:16>
n<> u<168> t<Top_level_rule> c<1> l<1:1> el<63:3>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:1:1: No timescale set for "prim_pad_wrapper_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:8:1: No timescale set for "prim_pad_wrapper".
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:12:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:1:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:12:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:8:1: Compile module "work@prim_pad_wrapper".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv:12:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             4
constant                                              50
design                                                 1
enum_const                                             2
enum_typespec                                          2
import_typespec                                        2
logic_net                                              3
logic_typespec                                        14
logic_var                                              1
module_inst                                            9
package                                                2
packed_array_typespec                                  2
packed_array_var                                       1
param_assign                                           2
parameter                                              2
port                                                   3
range                                                 19
ref_module                                             1
ref_obj                                                2
ref_typespec                                          18
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             5
constant                                              50
design                                                 1
enum_const                                             2
enum_typespec                                          2
import_typespec                                        2
logic_net                                              3
logic_typespec                                        14
logic_var                                              1
module_inst                                            9
package                                                2
packed_array_typespec                                  2
packed_array_var                                       1
param_assign                                           2
parameter                                              2
port                                                   4
range                                                 19
ref_module                                             1
ref_obj                                                3
ref_typespec                                          19
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayHighConn/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiParent:
  \_Design: (work@dut)
  |vpiName:prim_pad_wrapper_pkg
  |vpiFullName:prim_pad_wrapper_pkg::
  |vpiTypedef:
  \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiName:prim_pad_wrapper_pkg::pad_pok_t
    |vpiInstance:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
    |vpiParent:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiName:prim_pad_wrapper_pkg::pad_type_e
    |vpiInstance:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiBaseTypespec:
    \_RefTypespec: (prim_pad_wrapper_pkg::prim_pad_wrapper_pkg::pad_type_e)
      |vpiParent:
      \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
      |vpiFullName:prim_pad_wrapper_pkg::prim_pad_wrapper_pkg::pad_type_e
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:27
    |vpiEnumConst:
    \_EnumConst: (BidirStd), line:3:5, endln:3:20
      |vpiParent:
      \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
      |vpiName:BidirStd
      |HEX:0
      |vpiDecompile:3'h0
      |vpiSize:3
  |vpiDefName:prim_pad_wrapper_pkg
  |vpiEndLabel:prim_pad_wrapper_pkg
|uhdmtopPackages:
\_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiParent:
  \_Design: (work@dut)
  |vpiName:prim_pad_wrapper_pkg
  |vpiFullName:prim_pad_wrapper_pkg::
  |vpiTypedef:
  \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:prim_pad_wrapper_pkg::pad_pok_t
    |vpiInstance:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiRange:
    \_Range: , line:5:17, endln:5:22
      |vpiParent:
      \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
      |vpiLeftRange:
      \_Constant: , line:5:18, endln:5:19
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:17, endln:5:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:prim_pad_wrapper_pkg::pad_type_e
    |vpiInstance:
    \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
    |vpiBaseTypespec:
    \_RefTypespec: (work@prim_pad_wrapper.prim_pad_wrapper_pkg::pad_type_e)
      |vpiParent:
      \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
      |vpiFullName:work@prim_pad_wrapper.prim_pad_wrapper_pkg::pad_type_e
      |vpiActual:
      \_LogicTypespec: , line:2:16, endln:2:27
    |vpiEnumConst:
    \_EnumConst: (BidirStd), line:3:5, endln:3:20
      |vpiParent:
      \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
      |vpiName:BidirStd
      |HEX:0
      |vpiDecompile:3'h0
      |vpiSize:3
  |vpiDefName:prim_pad_wrapper_pkg
  |vpiTop:1
  |vpiEndLabel:prim_pad_wrapper_pkg
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
  |vpiParent:
  \_Design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@dut.DioPadBank)
      |vpiParent:
      \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
      |vpiFullName:work@dut.DioPadBank
      |vpiActual:
      \_LogicTypespec: , line:13:47, endln:13:63
    |vpiName:DioPadBank
    |vpiFullName:work@dut.DioPadBank
  |vpiParamAssign:
  \_ParamAssign: , line:13:64, endln:13:79
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiRhs:
    \_Constant: , line:13:77, endln:13:79
      |vpiParent:
      \_ParamAssign: , line:13:64, endln:13:79
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_RefTypespec: (work@dut)
        |vpiParent:
        \_Constant: , line:13:77, endln:13:79
        |vpiFullName:work@dut
        |vpiActual:
        \_LogicTypespec: , line:13:47, endln:13:63
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
  |vpiTypedef:
  \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiTypedef:
  \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
  |vpiTypedef:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.pad_pok), line:14:19, endln:14:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiTypespec:
    \_RefTypespec: (work@dut.pad_pok)
      |vpiParent:
      \_LogicNet: (work@dut.pad_pok), line:14:19, endln:14:26
      |vpiFullName:work@dut.pad_pok
      |vpiActual:
      \_LogicTypespec: , line:14:3, endln:14:18
    |vpiName:pad_pok
    |vpiFullName:work@dut.pad_pok
    |vpiNetType:36
  |vpiRefModule:
  \_RefModule: work@prim_pad_wrapper (u_dio_pad), line:15:20, endln:15:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiName:u_dio_pad
    |vpiDefName:work@prim_pad_wrapper
    |vpiActual:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiPort:
    \_Port: (pok_i), line:16:5, endln:16:45
      |vpiParent:
      \_RefModule: work@prim_pad_wrapper (u_dio_pad), line:15:20, endln:15:29
      |vpiName:pok_i
      |vpiHighConn:
      \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
        |vpiParent:
        \_Port: (pok_i), line:16:5, endln:16:45
        |vpiName:pad_pok
        |vpiFullName:work@dut.u_dio_pad.pad_pok
        |vpiIndex:
        \_BitSelect: (work@dut.u_dio_pad.pad_pok.DioPadBank), line:16:38, endln:16:39
          |vpiParent:
          \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
          |vpiName:DioPadBank
          |vpiFullName:work@dut.u_dio_pad.pad_pok.DioPadBank
          |vpiIndex:
          \_Constant: , line:16:38, endln:16:39
            |vpiParent:
            \_BitSelect: (work@dut.u_dio_pad.pad_pok.DioPadBank), line:16:38, endln:16:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
  |vpiEndLabel:dut
|uhdmallModules:
\_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
  |vpiParent:
  \_Design: (work@dut)
  |vpiFullName:work@prim_pad_wrapper
  |vpiTypedef:
  \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiTypedef:
  \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
  |vpiTypedef:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
  |vpiDefName:work@prim_pad_wrapper
  |vpiNet:
  \_LogicNet: (work@prim_pad_wrapper.pok_i), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:pok_i
    |vpiFullName:work@prim_pad_wrapper.pok_i
    |vpiNetType:36
  |vpiPort:
  \_Port: (pok_i), line:9:52, endln:9:57
    |vpiParent:
    \_Module: work@prim_pad_wrapper (work@prim_pad_wrapper), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:8:1, endln:10:29
    |vpiName:pok_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@prim_pad_wrapper.pok_i.pok_i), line:9:52, endln:9:57
      |vpiParent:
      \_Port: (pok_i), line:9:52, endln:9:57
      |vpiName:pok_i
      |vpiFullName:work@prim_pad_wrapper.pok_i.pok_i
      |vpiActual:
      \_LogicNet: (work@prim_pad_wrapper.pok_i), line:9:52, endln:9:57
    |vpiTypedef:
    \_RefTypespec: (work@prim_pad_wrapper.pok_i)
      |vpiParent:
      \_Port: (pok_i), line:9:52, endln:9:57
      |vpiFullName:work@prim_pad_wrapper.pok_i
      |vpiActual:
      \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiEndLabel:prim_pad_wrapper
|uhdmtopModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
  |vpiName:work@dut
  |vpiVariables:
  \_PackedArrayVar: (work@dut.pad_pok), line:14:19, endln:14:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiTypespec:
    \_RefTypespec: (work@dut.pad_pok)
      |vpiParent:
      \_PackedArrayVar: (work@dut.pad_pok), line:14:19, endln:14:26
      |vpiFullName:work@dut.pad_pok
      |vpiActual:
      \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
    |vpiName:pad_pok
    |vpiFullName:work@dut.pad_pok
    |vpiVisibility:1
    |vpiRange:
    \_Range: , line:14:13, endln:14:18
      |vpiParent:
      \_PackedArrayVar: (work@dut.pad_pok), line:14:19, endln:14:26
      |vpiLeftRange:
      \_Constant: , line:14:14, endln:14:15
        |vpiParent:
        \_Range: , line:14:13, endln:14:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:16, endln:14:17
        |vpiParent:
        \_Range: , line:14:13, endln:14:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_LogicVar: (work@dut.pad_pok)
      |vpiParent:
      \_PackedArrayVar: (work@dut.pad_pok), line:14:19, endln:14:26
      |vpiFullName:work@dut.pad_pok
  |vpiParameter:
  \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |BIN:0
    |vpiTypespec:
    \_RefTypespec: (work@dut.DioPadBank)
      |vpiParent:
      \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
      |vpiFullName:work@dut.DioPadBank
      |vpiActual:
      \_LogicTypespec: , line:13:47, endln:13:63
    |vpiName:DioPadBank
    |vpiFullName:work@dut.DioPadBank
  |vpiParamAssign:
  \_ParamAssign: , line:13:64, endln:13:79
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiRhs:
    \_Constant: , line:13:77, endln:13:79
      |vpiDecompile:'0
      |vpiSize:2
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
  |vpiTypedef:
  \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiTypedef:
  \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
  |vpiTypedef:
  \_ImportTypespec: (prim_pad_wrapper_pkg), line:13:10, endln:13:33
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_Module: work@prim_pad_wrapper (work@dut.u_dio_pad), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:15:3, endln:17:5
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiName:u_dio_pad
    |vpiFullName:work@dut.u_dio_pad
    |vpiTypedef:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiTypedef:
    \_EnumTypespec: (prim_pad_wrapper_pkg::pad_type_e), line:2:3, endln:4:16
    |vpiTypedef:
    \_ImportTypespec: (prim_pad_wrapper_pkg), line:9:10, endln:9:33
    |vpiDefName:work@prim_pad_wrapper
    |vpiDefFile:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv
    |vpiDefLineNo:8
    |vpiNet:
    \_LogicNet: (work@dut.u_dio_pad.pok_i), line:9:52, endln:9:57
      |vpiParent:
      \_Module: work@prim_pad_wrapper (work@dut.u_dio_pad), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:15:3, endln:17:5
      |vpiTypespec:
      \_RefTypespec: (work@dut.u_dio_pad.pok_i)
        |vpiParent:
        \_LogicNet: (work@dut.u_dio_pad.pok_i), line:9:52, endln:9:57
        |vpiFullName:work@dut.u_dio_pad.pok_i
        |vpiActual:
        \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
      |vpiName:pok_i
      |vpiFullName:work@dut.u_dio_pad.pok_i
      |vpiNetType:36
    |vpiInstance:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:12:1, endln:18:16
    |vpiPort:
    \_Port: (pok_i), line:9:52, endln:9:57
      |vpiParent:
      \_Module: work@prim_pad_wrapper (work@dut.u_dio_pad), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:15:3, endln:17:5
      |vpiName:pok_i
      |vpiDirection:1
      |vpiHighConn:
      \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
        |vpiParent:
        \_Port: (pok_i), line:9:52, endln:9:57
        |vpiName:pad_pok
        |vpiFullName:work@dut.u_dio_pad.pad_pok
        |vpiActual:
        \_PackedArrayVar: (work@dut.pad_pok), line:14:19, endln:14:26
        |vpiIndex:
        \_Constant: , line:13:77, endln:13:78
          |vpiParent:
          \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
      |vpiLowConn:
      \_RefObj: (work@dut.u_dio_pad.pok_i), line:16:6, endln:16:11
        |vpiParent:
        \_Port: (pok_i), line:9:52, endln:9:57
        |vpiName:pok_i
        |vpiFullName:work@dut.u_dio_pad.pok_i
        |vpiActual:
        \_LogicNet: (work@dut.u_dio_pad.pok_i), line:9:52, endln:9:57
      |vpiTypedef:
      \_RefTypespec: (work@dut.u_dio_pad.pok_i)
        |vpiParent:
        \_Port: (pok_i), line:9:52, endln:9:57
        |vpiFullName:work@dut.u_dio_pad.pok_i
        |vpiActual:
        \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
      |vpiInstance:
      \_Module: work@prim_pad_wrapper (work@dut.u_dio_pad), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:15:3, endln:17:5
\_weaklyReferenced:
\_LogicTypespec: , line:2:16, endln:2:27
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:2:22, endln:2:27
    |vpiParent:
    \_LogicTypespec: , line:2:16, endln:2:27
    |vpiLeftRange:
    \_Constant: , line:2:23, endln:2:24
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:25, endln:2:26
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:2:16, endln:2:27
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:2:22, endln:2:27
    |vpiParent:
    \_LogicTypespec: , line:2:16, endln:2:27
    |vpiLeftRange:
    \_Constant: , line:2:23, endln:2:24
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:2:25, endln:2:26
      |vpiParent:
      \_Range: , line:2:22, endln:2:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:13:47, endln:13:63
  |vpiParent:
  \_Parameter: (work@dut.DioPadBank), line:13:64, endln:13:74
  |vpiRange:
  \_Range: , line:13:53, endln:13:58
    |vpiParent:
    \_LogicTypespec: , line:13:47, endln:13:63
    |vpiLeftRange:
    \_Constant: , line:13:54, endln:13:55
      |vpiParent:
      \_Range: , line:13:53, endln:13:58
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:56, endln:13:57
      |vpiParent:
      \_Range: , line:13:53, endln:13:58
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_Range: , line:13:58, endln:13:63
    |vpiParent:
    \_LogicTypespec: , line:13:47, endln:13:63
    |vpiLeftRange:
    \_Constant: , line:13:59, endln:13:60
      |vpiParent:
      \_Range: , line:13:58, endln:13:63
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:61, endln:13:62
      |vpiParent:
      \_Range: , line:13:58, endln:13:63
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
  |vpiName:pad_pok_t
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:5:17, endln:5:22
    |vpiParent:
    \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
    |vpiLeftRange:
    \_Constant: , line:5:18, endln:5:19
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:5:20, endln:5:21
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
  |vpiName:pad_pok_t
  |vpiTypedefAlias:
  \_RefTypespec: (pad_pok_t)
    |vpiParent:
    \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
    |vpiFullName:pad_pok_t
    |vpiActual:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:5:17, endln:5:22
    |vpiParent:
    \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
    |vpiLeftRange:
    \_Constant: , line:5:18, endln:5:19
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:5:20, endln:5:21
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
  |vpiParent:
  \_Port: (pok_i), line:9:52, endln:9:57
  |vpiName:pad_pok
  |vpiFullName:work@dut.u_dio_pad.pad_pok
  |vpiIndex:
  \_Constant: , line:13:77, endln:13:78
\_Port: (pok_i), line:9:52, endln:9:57
  |vpiParent:
  \_Module: work@prim_pad_wrapper (work@dut.u_dio_pad), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:15:3, endln:17:5
  |vpiName:pok_i
  |vpiDirection:1
  |vpiHighConn:
  \_BitSelect: (work@dut.u_dio_pad.pad_pok), line:16:27, endln:16:40
  |vpiLowConn:
  \_RefObj: (work@dut.u_dio_pad.pok_i), line:16:6, endln:16:11
    |vpiParent:
    \_Port: (pok_i), line:9:52, endln:9:57
    |vpiName:pok_i
    |vpiFullName:work@dut.u_dio_pad.pok_i
    |vpiActual:
    \_LogicNet: (work@dut.u_dio_pad.pok_i), line:9:52, endln:9:57
  |vpiTypedef:
  \_RefTypespec: (work@dut.u_dio_pad.pok_i)
    |vpiParent:
    \_Port: (pok_i), line:9:52, endln:9:57
    |vpiFullName:work@dut.u_dio_pad.pok_i
    |vpiActual:
    \_LogicTypespec: (pad_pok_t), line:5:11, endln:5:22
\_LogicTypespec: , line:14:3, endln:14:18
  |vpiElemTypespec:
  \_RefTypespec: 
    |vpiParent:
    \_LogicTypespec: , line:14:3, endln:14:18
    |vpiActual:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiRange:
  \_Range: , line:14:13, endln:14:18
    |vpiParent:
    \_LogicTypespec: , line:14:3, endln:14:18
    |vpiLeftRange:
    \_Constant: , line:14:14, endln:14:15
      |vpiParent:
      \_Range: , line:14:13, endln:14:18
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:14:16, endln:14:17
      |vpiParent:
      \_Range: , line:14:13, endln:14:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiName:prim_pad_wrapper_pkg::pad_pok_t
  |vpiTypedefAlias:
  \_RefTypespec: (prim_pad_wrapper_pkg::pad_pok_t)
    |vpiParent:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiFullName:prim_pad_wrapper_pkg::pad_pok_t
    |vpiActual:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:5:17, endln:5:22
    |vpiParent:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiLeftRange:
    \_Constant: , line:5:18, endln:5:19
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:5:20, endln:5:21
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiName:prim_pad_wrapper_pkg::pad_pok_t
  |vpiTypedefAlias:
  \_RefTypespec: (prim_pad_wrapper_pkg::pad_pok_t)
    |vpiParent:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiFullName:prim_pad_wrapper_pkg::pad_pok_t
    |vpiActual:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
  |vpiInstance:
  \_Package: prim_pad_wrapper_pkg (prim_pad_wrapper_pkg::), file:${SURELOG_DIR}/tests/PackedArrayHighConn/dut.sv, line:1:1, endln:6:34
  |vpiRange:
  \_Range: , line:5:17, endln:5:22
    |vpiParent:
    \_LogicTypespec: (prim_pad_wrapper_pkg::pad_pok_t), line:5:11, endln:5:22
    |vpiLeftRange:
    \_Constant: , line:5:18, endln:5:19
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:5:20, endln:5:21
      |vpiParent:
      \_Range: , line:5:17, endln:5:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_LogicTypespec: , line:13:47, endln:13:63
  |vpiParent:
  \_RefTypespec: (work@dut.DioPadBank)
  |vpiRange:
  \_Range: , line:13:53, endln:13:58
    |vpiParent:
    \_LogicTypespec: , line:13:47, endln:13:63
    |vpiLeftRange:
    \_Constant: , line:13:54, endln:13:55
      |vpiParent:
      \_Range: , line:13:53, endln:13:58
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:56, endln:13:57
      |vpiParent:
      \_Range: , line:13:53, endln:13:58
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_Range: , line:13:58, endln:13:63
    |vpiParent:
    \_LogicTypespec: , line:13:47, endln:13:63
    |vpiLeftRange:
    \_Constant: , line:13:59, endln:13:60
      |vpiParent:
      \_Range: , line:13:58, endln:13:63
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:61, endln:13:62
      |vpiParent:
      \_Range: , line:13:58, endln:13:63
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
