#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x132e09be0 .scope module, "tb_top_module_always" "tb_top_module_always" 2 3;
 .timescale -9 -12;
v0x600001b705a0_0 .var "a", 0 0;
v0x600001b70630_0 .var "b", 0 0;
v0x600001b706c0_0 .var "clk", 0 0;
v0x600001b70750_0 .var "expected_ff", 0 0;
v0x600001b707e0_0 .var "expected_xor", 0 0;
v0x600001b70870_0 .var/i "i", 31 0;
v0x600001b70900_0 .var/i "num_tests_passed", 31 0;
v0x600001b70990_0 .net "out_always_comb", 0 0, v0x600001b703f0_0;  1 drivers
v0x600001b70a20_0 .net "out_always_ff", 0 0, v0x600001b70480_0;  1 drivers
v0x600001b70ab0_0 .net "out_assign", 0 0, L_0x6000002719d0;  1 drivers
v0x600001b70b40_0 .var "prev_xor", 0 0;
v0x600001b70bd0_0 .var/i "total_tests", 31 0;
S_0x132e092e0 .scope module, "dut" "top_module_always" 2 15, 3 1 0, S_0x132e09be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "out_assign";
    .port_info 4 /OUTPUT 1 "out_always_comb";
    .port_info 5 /OUTPUT 1 "out_always_ff";
L_0x6000002719d0 .functor XOR 1, v0x600001b705a0_0, v0x600001b70630_0, C4<0>, C4<0>;
v0x600001b70240_0 .net "a", 0 0, v0x600001b705a0_0;  1 drivers
v0x600001b702d0_0 .net "b", 0 0, v0x600001b70630_0;  1 drivers
v0x600001b70360_0 .net "clk", 0 0, v0x600001b706c0_0;  1 drivers
v0x600001b703f0_0 .var "out_always_comb", 0 0;
v0x600001b70480_0 .var "out_always_ff", 0 0;
v0x600001b70510_0 .net "out_assign", 0 0, L_0x6000002719d0;  alias, 1 drivers
E_0x600003c77480 .event posedge, v0x600001b70360_0;
E_0x600003c774c0 .event anyedge, v0x600001b70240_0, v0x600001b702d0_0;
    .scope S_0x132e092e0;
T_0 ;
    %wait E_0x600003c774c0;
    %load/vec4 v0x600001b70240_0;
    %load/vec4 v0x600001b702d0_0;
    %xor;
    %store/vec4 v0x600001b703f0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x132e092e0;
T_1 ;
    %wait E_0x600003c77480;
    %load/vec4 v0x600001b70240_0;
    %load/vec4 v0x600001b702d0_0;
    %or;
    %store/vec4 v0x600001b70480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x132e09be0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b706c0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600001b706c0_0;
    %inv;
    %store/vec4 v0x600001b706c0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x132e09be0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70b40_0, 0, 1;
    %vpi_call 2 47 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 48 "$display", "Testing XOR Gate: Three Implementation Methods" {0 0 0};
    %vpi_call 2 49 "$display", "1. Continuous assignment (immediate)" {0 0 0};
    %vpi_call 2 50 "$display", "2. Combinational always (immediate)" {0 0 0};
    %vpi_call 2 51 "$display", "3. Sequential always (delayed by one clock)" {0 0 0};
    %vpi_call 2 52 "$display", "===============================================================" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 58 "$display", "\012Test 1: XOR Truth Table" {0 0 0};
    %vpi_call 2 59 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 60 "$display", "a | b | assign | comb | Expected | Result" {0 0 0};
    %vpi_call 2 61 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x600001b70870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x600001b70870_0;
    %parti/s 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %load/vec4 v0x600001b705a0_0;
    %load/vec4 v0x600001b70630_0;
    %xor;
    %store/vec4 v0x600001b707e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70ab0_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x600001b70990_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %vpi_call 2 73 "$display", "%b | %b |   %b    |  %b   |    %b     | PASS", v0x600001b705a0_0, v0x600001b70630_0, v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b707e0_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 76 "$display", "%b | %b |   %b    |  %b   |    %b     | FAIL", v0x600001b705a0_0, v0x600001b70630_0, v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b707e0_0 {0 0 0};
T_3.3 ;
    %load/vec4 v0x600001b70870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 82 "$display", "\012Test 2: Timing Difference Demonstration" {0 0 0};
    %vpi_call 2 83 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %wait E_0x600003c77480;
    %delay 1000, 0;
    %vpi_call 2 90 "$display", "Initial: a=0, b=0" {0 0 0};
    %vpi_call 2 91 "$display", "Outputs: assign=%b, comb=%b, ff=%b", v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b70a20_0 {0 0 0};
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %load/vec4 v0x600001b705a0_0;
    %load/vec4 v0x600001b70630_0;
    %xor;
    %store/vec4 v0x600001b707e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 100 "$display", "\012Mid-cycle change to a=1, b=1:" {0 0 0};
    %vpi_call 2 101 "$display", "Combinational outputs: assign=%b, comb=%b (should be %b)", v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b707e0_0 {0 0 0};
    %vpi_call 2 103 "$display", "FF output: %b (still shows old value)", v0x600001b70a20_0 {0 0 0};
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70ab0_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v0x600001b70990_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %vpi_call 2 107 "$display", "Combinational outputs updated immediately: PASS" {0 0 0};
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %jmp T_3.6;
T_3.5 ;
    %vpi_call 2 110 "$display", "Combinational outputs incorrect: FAIL" {0 0 0};
T_3.6 ;
    %wait E_0x600003c77480;
    %delay 1000, 0;
    %vpi_call 2 117 "$display", "\012After clock edge:" {0 0 0};
    %vpi_call 2 118 "$display", "FF output: %b (should now be %b)", v0x600001b70a20_0, v0x600001b707e0_0 {0 0 0};
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70a20_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 122 "$display", "FF updated correctly: PASS" {0 0 0};
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 2 125 "$display", "FF update failed: FAIL" {0 0 0};
T_3.9 ;
    %vpi_call 2 129 "$display", "\012Test 3: Sequential Behavior of FF Output" {0 0 0};
    %vpi_call 2 130 "$display", "---------------------------------------------------------------" {0 0 0};
    %vpi_call 2 131 "$display", "FF output is delayed by one clock cycle" {0 0 0};
    %vpi_call 2 132 "$display", "\012Time  | a | b | a^b | assign | comb | ff | Result" {0 0 0};
    %vpi_call 2 133 "$display", "--------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %wait E_0x600003c77480;
    %wait E_0x600003c77480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x600001b70870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.11, 5;
    %vpi_func 2 143 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %vpi_func 2 144 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %load/vec4 v0x600001b705a0_0;
    %load/vec4 v0x600001b70630_0;
    %xor;
    %store/vec4 v0x600001b707e0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x600001b70ab0_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v0x600001b70990_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 20299, 0, 32; draw_string_vec4
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %vpi_call 2 149 "$display", "%3t | %b | %b |  %b  |   %b    |  %b   | %b  | Comb %s", $time, v0x600001b705a0_0, v0x600001b70630_0, v0x600001b707e0_0, v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b70a20_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70ab0_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.17, 4;
    %load/vec4 v0x600001b70990_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
T_3.15 ;
    %wait E_0x600003c77480;
    %load/vec4 v0x600001b70870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %vpi_call 2 164 "$display", "\012Test 4: Flip-Flop One-Cycle Delay" {0 0 0};
    %vpi_call 2 165 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %wait E_0x600003c77480;
    %wait E_0x600003c77480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x600001b70870_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x600001b70870_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %load/vec4 v0x600001b70870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/s 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %load/vec4 v0x600001b705a0_0;
    %load/vec4 v0x600001b70630_0;
    %xor;
    %store/vec4 v0x600001b707e0_0, 0, 1;
    %vpi_call 2 179 "$display", "\012Cycle %0d:", v0x600001b70870_0 {0 0 0};
    %vpi_call 2 180 "$display", "  Inputs set to: a=%b, b=%b (XOR=%b)", v0x600001b705a0_0, v0x600001b70630_0, v0x600001b707e0_0 {0 0 0};
    %delay 4000, 0;
    %vpi_call 2 184 "$display", "  Before clock edge: FF output=%b", v0x600001b70a20_0 {0 0 0};
    %wait E_0x600003c77480;
    %delay 1000, 0;
    %vpi_call 2 191 "$display", "  After clock edge: FF output=%b", v0x600001b70a20_0 {0 0 0};
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70a20_0;
    %load/vec4 v0x600001b707e0_0;
    %cmp/e;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %vpi_call 2 196 "$display", "  FF correctly captured XOR value at clock edge: PASS" {0 0 0};
    %jmp T_3.21;
T_3.20 ;
    %vpi_call 2 198 "$display", "  FF did not capture correct value: FAIL" {0 0 0};
T_3.21 ;
    %load/vec4 v0x600001b70870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70870_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %vpi_call 2 203 "$display", "\012Test 5: Flip-Flop Glitch Immunity" {0 0 0};
    %vpi_call 2 204 "$display", "---------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001b70630_0, 0, 1;
    %wait E_0x600003c77480;
    %delay 2000, 0;
    %vpi_call 2 210 "$display", "Creating glitches between clocks:" {0 0 0};
    %load/vec4 v0x600001b70a20_0;
    %store/vec4 v0x600001b70750_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_3.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.23, 5;
    %jmp/1 T_3.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x600001b705a0_0;
    %inv;
    %store/vec4 v0x600001b705a0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 217 "$display", "  a=%b, b=%b: assign=%b, comb=%b, ff=%b", v0x600001b705a0_0, v0x600001b70630_0, v0x600001b70ab0_0, v0x600001b70990_0, v0x600001b70a20_0 {0 0 0};
    %jmp T_3.22;
T_3.23 ;
    %pop/vec4 1;
    %load/vec4 v0x600001b70bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70bd0_0, 0, 32;
    %load/vec4 v0x600001b70a20_0;
    %load/vec4 v0x600001b70750_0;
    %cmp/e;
    %jmp/0xz  T_3.24, 4;
    %vpi_call 2 223 "$display", "FF unchanged by glitches: PASS" {0 0 0};
    %load/vec4 v0x600001b70900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001b70900_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %vpi_call 2 226 "$display", "FF affected by glitches: FAIL" {0 0 0};
T_3.25 ;
    %vpi_call 2 230 "$display", "\012===============================================================" {0 0 0};
    %vpi_call 2 231 "$display", "Test Summary: %0d/%0d tests passed", v0x600001b70900_0, v0x600001b70bd0_0 {0 0 0};
    %load/vec4 v0x600001b70900_0;
    %load/vec4 v0x600001b70bd0_0;
    %cmp/e;
    %jmp/0xz  T_3.26, 4;
    %vpi_call 2 233 "$display", "Overall Result: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_3.27;
T_3.26 ;
    %vpi_call 2 235 "$display", "Overall Result: SOME TESTS PASSED \342\232\240" {0 0 0};
T_3.27 ;
    %vpi_call 2 236 "$display", "===============================================================" {0 0 0};
    %vpi_call 2 238 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x132e09be0;
T_4 ;
    %vpi_call 2 243 "$dumpfile", "xor_three_ways_tb.vcd" {0 0 0};
    %vpi_call 2 244 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x132e09be0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_always.v";
    "answer_always.v";
