[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  12964       tick       3990579       1421997       1385001       3990579 
      2  12964       tick       7039554       2643629       2625127       7039554 
      3  12964       tick       7055577       2644840       2625640       7055577 
      4  12964       tick       7038273       2643074       2623993       7038273 
      5  12964       tick       7056278       2646192       2629943       7056278 
      6  12964       tick       7032868       2643188       2622862       7032868 
      7  12964       tick       7045028       2643844       2620577       7045028 
      8  12964       tick       7067603       2647172       2629232       7067603 
      9  12964       tick       7040441       2644072       2619997       7040441 
     10  12964       tick       7049842       2644386       2623421       7049842 
     11  12964       tick       7032807       2642156       2624435       7032807 
     12  12964       tick       7015916       2633289       2611909       7015916 
     13  12964       tick       7052186       2640973       2616067       7052186 
     14  12964       tick       7038664       2641983       2624476       7038664 
     15  12964       tick       7047908       2642704       2623254       7047908 
     16  12964       tick       6901525       2587945       2568776       6901525 
     17  12964       tick       7168097       2695121       2665362       7168097 
     18  12964       tick       7045699       2643370       2625310       7045699 
     19  12964       tick       7035209       2641652       2621406       7035209 
     20  12964       tick       6842803       2565624       2547186       6842803 
     21  12964       exit             0             0             0             0 
