assign out = (a & d) | (b & ~c); endmodule