;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 31.5.2018. 15:07:36
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x27B50000  	10165
0x0008	0x276D0000  	10093
0x000C	0x276D0000  	10093
0x0010	0x276D0000  	10093
0x0014	0x276D0000  	10093
0x0018	0x276D0000  	10093
0x001C	0x276D0000  	10093
0x0020	0x276D0000  	10093
0x0024	0x276D0000  	10093
0x0028	0x276D0000  	10093
0x002C	0x276D0000  	10093
0x0030	0x276D0000  	10093
0x0034	0x276D0000  	10093
0x0038	0x276D0000  	10093
0x003C	0x276D0000  	10093
0x0040	0x276D0000  	10093
0x0044	0x276D0000  	10093
0x0048	0x276D0000  	10093
0x004C	0x276D0000  	10093
0x0050	0x276D0000  	10093
0x0054	0x276D0000  	10093
0x0058	0x276D0000  	10093
0x005C	0x276D0000  	10093
0x0060	0x276D0000  	10093
0x0064	0x276D0000  	10093
0x0068	0x276D0000  	10093
0x006C	0x276D0000  	10093
0x0070	0x276D0000  	10093
0x0074	0x276D0000  	10093
0x0078	0x276D0000  	10093
0x007C	0x276D0000  	10093
0x0080	0x276D0000  	10093
0x0084	0x276D0000  	10093
0x0088	0x276D0000  	10093
0x008C	0x276D0000  	10093
0x0090	0x276D0000  	10093
0x0094	0x276D0000  	10093
0x0098	0x276D0000  	10093
0x009C	0x276D0000  	10093
0x00A0	0x276D0000  	10093
0x00A4	0x276D0000  	10093
0x00A8	0x276D0000  	10093
0x00AC	0x276D0000  	10093
0x00B0	0x276D0000  	10093
0x00B4	0x276D0000  	10093
0x00B8	0x276D0000  	10093
0x00BC	0x276D0000  	10093
0x00C0	0x276D0000  	10093
0x00C4	0x276D0000  	10093
0x00C8	0x276D0000  	10093
0x00CC	0x276D0000  	10093
0x00D0	0x276D0000  	10093
0x00D4	0x276D0000  	10093
0x00D8	0x276D0000  	10093
0x00DC	0x276D0000  	10093
0x00E0	0x276D0000  	10093
0x00E4	0x276D0000  	10093
0x00E8	0x276D0000  	10093
0x00EC	0x276D0000  	10093
0x00F0	0x276D0000  	10093
0x00F4	0x276D0000  	10093
0x00F8	0x276D0000  	10093
0x00FC	0x276D0000  	10093
0x0100	0x276D0000  	10093
0x0104	0x276D0000  	10093
0x0108	0x276D0000  	10093
0x010C	0x276D0000  	10093
0x0110	0x276D0000  	10093
0x0114	0x276D0000  	10093
0x0118	0x276D0000  	10093
0x011C	0x276D0000  	10093
0x0120	0x276D0000  	10093
0x0124	0x276D0000  	10093
0x0128	0x276D0000  	10093
0x012C	0x276D0000  	10093
0x0130	0x276D0000  	10093
0x0134	0x276D0000  	10093
0x0138	0x276D0000  	10093
0x013C	0x276D0000  	10093
0x0140	0x276D0000  	10093
0x0144	0x276D0000  	10093
0x0148	0x276D0000  	10093
0x014C	0x276D0000  	10093
0x0150	0x276D0000  	10093
0x0154	0x276D0000  	10093
0x0158	0x276D0000  	10093
0x015C	0x276D0000  	10093
0x0160	0x276D0000  	10093
0x0164	0x276D0000  	10093
0x0168	0x276D0000  	10093
0x016C	0x276D0000  	10093
0x0170	0x276D0000  	10093
0x0174	0x276D0000  	10093
0x0178	0x276D0000  	10093
0x017C	0x276D0000  	10093
0x0180	0x276D0000  	10093
0x0184	0x276D0000  	10093
0x0188	0x276D0000  	10093
0x018C	0x276D0000  	10093
0x0190	0x276D0000  	10093
0x0194	0x276D0000  	10093
0x0198	0x276D0000  	10093
0x019C	0x276D0000  	10093
0x01A0	0x276D0000  	10093
0x01A4	0x276D0000  	10093
0x01A8	0x276D0000  	10093
0x01AC	0x276D0000  	10093
0x01B0	0x276D0000  	10093
0x01B4	0x276D0000  	10093
0x01B8	0x276D0000  	10093
0x01BC	0x276D0000  	10093
0x01C0	0x276D0000  	10093
0x01C4	0x276D0000  	10093
0x01C8	0x276D0000  	10093
0x01CC	0x276D0000  	10093
0x01D0	0x276D0000  	10093
0x01D4	0x276D0000  	10093
0x01D8	0x276D0000  	10093
0x01DC	0x276D0000  	10093
0x01E0	0x276D0000  	10093
0x01E4	0x276D0000  	10093
0x01E8	0x276D0000  	10093
0x01EC	0x276D0000  	10093
0x01F0	0x276D0000  	10093
0x01F4	0x276D0000  	10093
0x01F8	0x276D0000  	10093
0x01FC	0x276D0000  	10093
0x0200	0x276D0000  	10093
0x0204	0x276D0000  	10093
; end of ____SysVT
_main:
;Click_3DHALL5_TIVA.c, 73 :: 		void main()
0x27B4	0xF000F810  BL	10200
0x27B8	0xF7FFFFDC  BL	10100
0x27BC	0xF000FB36  BL	11820
0x27C0	0xF7FFFFEE  BL	10144
0x27C4	0xF000FAE4  BL	11664
;Click_3DHALL5_TIVA.c, 75 :: 		systemInit();
0x27C8	0xF7FFFF2A  BL	_systemInit+0
;Click_3DHALL5_TIVA.c, 76 :: 		applicationInit();
0x27CC	0xF7FFFFBC  BL	_applicationInit+0
;Click_3DHALL5_TIVA.c, 78 :: 		while (1)
L_main4:
;Click_3DHALL5_TIVA.c, 80 :: 		applicationTask();
0x27D0	0xF7FFFF5A  BL	_applicationTask+0
;Click_3DHALL5_TIVA.c, 81 :: 		}
0x27D4	0xE7FC    B	L_main4
;Click_3DHALL5_TIVA.c, 82 :: 		}
L_end_main:
L__main_end_loop:
0x27D6	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x25B0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x25B2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x25B6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x25BA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x25BE	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x25C0	0xB001    ADD	SP, SP, #4
0x25C2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x25E0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x25E2	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x25E6	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x25EA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x25EE	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x25F0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x25F4	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x25F6	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x25F8	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x25FA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x25FE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x2602	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x2604	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x2608	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x260A	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x260C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x2610	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x2614	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x2616	0xB001    ADD	SP, SP, #4
0x2618	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3DHALL5_TIVA.c, 35 :: 		void systemInit()
0x2620	0xB081    SUB	SP, SP, #4
0x2622	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_TIVA.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x2626	0x2201    MOVS	R2, #1
0x2628	0x2107    MOVS	R1, #7
0x262A	0x2000    MOVS	R0, #0
0x262C	0xF7FFFF10  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_TIVA.c, 38 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x2630	0x2200    MOVS	R2, #0
0x2632	0x2102    MOVS	R1, #2
0x2634	0x2000    MOVS	R0, #0
0x2636	0xF7FFFF0B  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_TIVA.c, 39 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x263A	0x2200    MOVS	R2, #0
0x263C	0x2101    MOVS	R1, #1
0x263E	0x2000    MOVS	R0, #0
0x2640	0xF7FFFF06  BL	_mikrobus_gpioInit+0
;Click_3DHALL5_TIVA.c, 40 :: 		mikrobus_spiInit( _MIKROBUS1, &_C3DHALL5_SPI_CFG[0] );
0x2644	0x480E    LDR	R0, [PC, #56]
0x2646	0x4601    MOV	R1, R0
0x2648	0x2000    MOVS	R0, #0
0x264A	0xF7FFFF75  BL	_mikrobus_spiInit+0
;Click_3DHALL5_TIVA.c, 41 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x264E	0xF2425180  MOVW	R1, #9600
0x2652	0x2020    MOVS	R0, #32
0x2654	0xF7FFFF88  BL	_mikrobus_logInit+0
;Click_3DHALL5_TIVA.c, 42 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE);
0x2658	0x480A    LDR	R0, [PC, #40]
0x265A	0x2102    MOVS	R1, #2
0x265C	0xF7FFFF1A  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 43 :: 		Delay_ms( 100 );
0x2660	0xF64007FE  MOVW	R7, #2302
0x2664	0xF2C0073D  MOVT	R7, #61
L_systemInit0:
0x2668	0x1E7F    SUBS	R7, R7, #1
0x266A	0xD1FD    BNE	L_systemInit0
0x266C	0xBF00    NOP
0x266E	0xBF00    NOP
0x2670	0xBF00    NOP
0x2672	0xBF00    NOP
0x2674	0xBF00    NOP
;Click_3DHALL5_TIVA.c, 44 :: 		}
L_end_systemInit:
0x2676	0xF8DDE000  LDR	LR, [SP, #0]
0x267A	0xB001    ADD	SP, SP, #4
0x267C	0x4770    BX	LR
0x267E	0xBF00    NOP
0x2680	0x2D700000  	__C3DHALL5_SPI_CFG+0
0x2684	0x00002000  	?lstr1_Click_3DHALL5_TIVA+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_TM4C129XNCZAD.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2450	0xB081    SUB	SP, SP, #4
0x2452	0xF8CDE000  STR	LR, [SP, #0]
0x2456	0xFA5FFA81  UXTB	R10, R1
0x245A	0xFA5FFB82  UXTB	R11, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 40 (R10)
; direction start address is: 44 (R11)
;easymx_v7_TM4C129XNCZAD.c, 164 :: 		switch( bus )
0x245E	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x2460	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x2464	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x2468	0xF7FFFD0A  BL	easymx_v7_TM4C129XNCZAD__gpioInit_1+0
0x246C	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
0x246E	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x2472	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x2476	0xF7FFFDCB  BL	easymx_v7_TM4C129XNCZAD__gpioInit_2+0
0x247A	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x247C	0x2001    MOVS	R0, #1
0x247E	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
; bus start address is: 0 (R0)
0x2480	0x2800    CMP	R0, #0
0x2482	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x2484	0x2801    CMP	R0, #1
0x2486	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 40 (R10)
; direction end address is: 44 (R11)
0x2488	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_TM4C129XNCZAD.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x248A	0xF8DDE000  LDR	LR, [SP, #0]
0x248E	0xB001    ADD	SP, SP, #4
0x2490	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_TM4C129XNCZAD__gpioInit_1:
;__em_c129_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1E80	0xB081    SUB	SP, SP, #4
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 83 :: 		switch( pin )
0x1E86	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_10
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_12:
0x1E88	0x2901    CMP	R1, #1
0x1E8A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_13
; dir end address is: 4 (R1)
0x1E8C	0x2110    MOVS	R1, #16
0x1E8E	0x485A    LDR	R0, [PC, #360]
0x1E90	0xF7FFFC0E  BL	_GPIO_Digital_Input+0
0x1E94	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_14
L_easymx_v7_TM4C129XNCZAD__gpioInit_13:
0x1E96	0x2110    MOVS	R1, #16
0x1E98	0x4857    LDR	R0, [PC, #348]
0x1E9A	0xF7FFFBF3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_14:
0x1E9E	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_15:
; dir start address is: 4 (R1)
0x1EA0	0x2901    CMP	R1, #1
0x1EA2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_16
; dir end address is: 4 (R1)
0x1EA4	0x2101    MOVS	R1, #1
0x1EA6	0x4854    LDR	R0, [PC, #336]
0x1EA8	0xF7FFFC02  BL	_GPIO_Digital_Input+0
0x1EAC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_17
L_easymx_v7_TM4C129XNCZAD__gpioInit_16:
0x1EAE	0x2101    MOVS	R1, #1
0x1EB0	0x4851    LDR	R0, [PC, #324]
0x1EB2	0xF7FFFBE7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_17:
0x1EB6	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_18:
; dir start address is: 4 (R1)
0x1EB8	0x2901    CMP	R1, #1
0x1EBA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_19
; dir end address is: 4 (R1)
0x1EBC	0x2101    MOVS	R1, #1
0x1EBE	0x484F    LDR	R0, [PC, #316]
0x1EC0	0xF7FFFBF6  BL	_GPIO_Digital_Input+0
0x1EC4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_110
L_easymx_v7_TM4C129XNCZAD__gpioInit_19:
0x1EC6	0x2101    MOVS	R1, #1
0x1EC8	0x484C    LDR	R0, [PC, #304]
0x1ECA	0xF7FFFBDB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_110:
0x1ECE	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_111:
; dir start address is: 4 (R1)
0x1ED0	0x2901    CMP	R1, #1
0x1ED2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_112
; dir end address is: 4 (R1)
0x1ED4	0x2104    MOVS	R1, #4
0x1ED6	0x484A    LDR	R0, [PC, #296]
0x1ED8	0xF7FFFBEA  BL	_GPIO_Digital_Input+0
0x1EDC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_113
L_easymx_v7_TM4C129XNCZAD__gpioInit_112:
0x1EDE	0x2104    MOVS	R1, #4
0x1EE0	0x4847    LDR	R0, [PC, #284]
0x1EE2	0xF7FFFBCF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_113:
0x1EE6	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_114:
; dir start address is: 4 (R1)
0x1EE8	0x2901    CMP	R1, #1
0x1EEA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_115
; dir end address is: 4 (R1)
0x1EEC	0x2110    MOVS	R1, #16
0x1EEE	0x4844    LDR	R0, [PC, #272]
0x1EF0	0xF7FFFBDE  BL	_GPIO_Digital_Input+0
0x1EF4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_116
L_easymx_v7_TM4C129XNCZAD__gpioInit_115:
0x1EF6	0x2110    MOVS	R1, #16
0x1EF8	0x4841    LDR	R0, [PC, #260]
0x1EFA	0xF7FFFBC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_116:
0x1EFE	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_117:
; dir start address is: 4 (R1)
0x1F00	0x2901    CMP	R1, #1
0x1F02	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_118
; dir end address is: 4 (R1)
0x1F04	0x2120    MOVS	R1, #32
0x1F06	0x483E    LDR	R0, [PC, #248]
0x1F08	0xF7FFFBD2  BL	_GPIO_Digital_Input+0
0x1F0C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_119
L_easymx_v7_TM4C129XNCZAD__gpioInit_118:
0x1F0E	0x2120    MOVS	R1, #32
0x1F10	0x483B    LDR	R0, [PC, #236]
0x1F12	0xF7FFFBB7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_119:
0x1F16	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_120:
; dir start address is: 4 (R1)
0x1F18	0x2901    CMP	R1, #1
0x1F1A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_121
; dir end address is: 4 (R1)
0x1F1C	0x2101    MOVS	R1, #1
0x1F1E	0x4839    LDR	R0, [PC, #228]
0x1F20	0xF7FFFBC6  BL	_GPIO_Digital_Input+0
0x1F24	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_122
L_easymx_v7_TM4C129XNCZAD__gpioInit_121:
0x1F26	0x2101    MOVS	R1, #1
0x1F28	0x4836    LDR	R0, [PC, #216]
0x1F2A	0xF7FFFBAB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_122:
0x1F2E	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_123:
; dir start address is: 4 (R1)
0x1F30	0x2901    CMP	R1, #1
0x1F32	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_124
; dir end address is: 4 (R1)
0x1F34	0x2110    MOVS	R1, #16
0x1F36	0x4834    LDR	R0, [PC, #208]
0x1F38	0xF7FFFBBA  BL	_GPIO_Digital_Input+0
0x1F3C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_125
L_easymx_v7_TM4C129XNCZAD__gpioInit_124:
0x1F3E	0x2110    MOVS	R1, #16
0x1F40	0x4831    LDR	R0, [PC, #196]
0x1F42	0xF7FFFB9F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_125:
0x1F46	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_126:
; dir start address is: 4 (R1)
0x1F48	0x2901    CMP	R1, #1
0x1F4A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_127
; dir end address is: 4 (R1)
0x1F4C	0x2140    MOVS	R1, #64
0x1F4E	0x482F    LDR	R0, [PC, #188]
0x1F50	0xF7FFFBAE  BL	_GPIO_Digital_Input+0
0x1F54	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_128
L_easymx_v7_TM4C129XNCZAD__gpioInit_127:
0x1F56	0x2140    MOVS	R1, #64
0x1F58	0x482C    LDR	R0, [PC, #176]
0x1F5A	0xF7FFFB93  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_128:
0x1F5E	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_129:
; dir start address is: 4 (R1)
0x1F60	0x2901    CMP	R1, #1
0x1F62	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_130
; dir end address is: 4 (R1)
0x1F64	0x2180    MOVS	R1, #128
0x1F66	0x4829    LDR	R0, [PC, #164]
0x1F68	0xF7FFFBA2  BL	_GPIO_Digital_Input+0
0x1F6C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_131
L_easymx_v7_TM4C129XNCZAD__gpioInit_130:
0x1F6E	0x2180    MOVS	R1, #128
0x1F70	0x4826    LDR	R0, [PC, #152]
0x1F72	0xF7FFFB87  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_131:
0x1F76	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_132:
; dir start address is: 4 (R1)
0x1F78	0x2901    CMP	R1, #1
0x1F7A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_133
; dir end address is: 4 (R1)
0x1F7C	0x2104    MOVS	R1, #4
0x1F7E	0x481F    LDR	R0, [PC, #124]
0x1F80	0xF7FFFB96  BL	_GPIO_Digital_Input+0
0x1F84	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_134
L_easymx_v7_TM4C129XNCZAD__gpioInit_133:
0x1F86	0x2104    MOVS	R1, #4
0x1F88	0x481C    LDR	R0, [PC, #112]
0x1F8A	0xF7FFFB7B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_134:
0x1F8E	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_135:
; dir start address is: 4 (R1)
0x1F90	0x2901    CMP	R1, #1
0x1F92	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_136
; dir end address is: 4 (R1)
0x1F94	0x2108    MOVS	R1, #8
0x1F96	0x4819    LDR	R0, [PC, #100]
0x1F98	0xF7FFFB8A  BL	_GPIO_Digital_Input+0
0x1F9C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_137
L_easymx_v7_TM4C129XNCZAD__gpioInit_136:
0x1F9E	0x2108    MOVS	R1, #8
0x1FA0	0x4816    LDR	R0, [PC, #88]
0x1FA2	0xF7FFFB6F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_137:
0x1FA6	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_138:
0x1FA8	0x2001    MOVS	R0, #1
0x1FAA	0xE020    B	L_end__gpioInit_1
;__em_c129_gpio.c, 98 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1FAC	0x2800    CMP	R0, #0
0x1FAE	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_12
0x1FB2	0x2801    CMP	R0, #1
0x1FB4	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_15
0x1FB8	0x2802    CMP	R0, #2
0x1FBA	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_18
0x1FBE	0x2803    CMP	R0, #3
0x1FC0	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_111
0x1FC4	0x2804    CMP	R0, #4
0x1FC6	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_114
0x1FCA	0x2805    CMP	R0, #5
0x1FCC	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_117
0x1FD0	0x2806    CMP	R0, #6
0x1FD2	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_120
0x1FD6	0x2807    CMP	R0, #7
0x1FD8	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_123
0x1FDA	0x2808    CMP	R0, #8
0x1FDC	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_126
0x1FDE	0x2809    CMP	R0, #9
0x1FE0	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_129
0x1FE2	0x280A    CMP	R0, #10
0x1FE4	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_132
0x1FE6	0x280B    CMP	R0, #11
0x1FE8	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1FEA	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_138
L_easymx_v7_TM4C129XNCZAD__gpioInit_11:
;__em_c129_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1FEC	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1FEE	0xF8DDE000  LDR	LR, [SP, #0]
0x1FF2	0xB001    ADD	SP, SP, #4
0x1FF4	0x4770    BX	LR
0x1FF6	0xBF00    NOP
0x1FF8	0xC0004005  	GPIO_PORTE_AHB+0
0x1FFC	0x90004005  	GPIO_PORTB_AHB+0
0x2000	0x80004005  	GPIO_PORTA_AHB+0
0x2004	0xB0004005  	GPIO_PORTD_AHB+0
0x2008	0xD0004005  	GPIO_PORTF_AHB+0
0x200C	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_6.c, 529 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x16B0	0xB081    SUB	SP, SP, #4
0x16B2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 530 :: 		
0x16B6	0x2400    MOVS	R4, #0
0x16B8	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x16BC	0xB21B    SXTH	R3, R3
0x16BE	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x16C2	0xB212    SXTH	R2, R2
0x16C4	0x431A    ORRS	R2, R3
0x16C6	0xB293    UXTH	R3, R2
0x16C8	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x16CA	0xB410    PUSH	(R4)
0x16CC	0xF7FFFAA2  BL	_GPIO_Config+0
0x16D0	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 531 :: 		
L_end_GPIO_Digital_Input:
0x16D2	0xF8DDE000  LDR	LR, [SP, #0]
0x16D6	0xB001    ADD	SP, SP, #4
0x16D8	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C14	0xB082    SUB	SP, SP, #8
0x0C16	0xF8CDE000  STR	LR, [SP, #0]
0x0C1A	0xFA5FF881  UXTB	R8, R1
0x0C1E	0xB2D5    UXTB	R5, R2
0x0C20	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x0C22	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x0C26	0x4CF5    LDR	R4, [PC, #980]
0x0C28	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x0C2C	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x0C2E	0x4620    MOV	R0, R4
0x0C30	0xF7FFFAF6  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x0C34	0x4CF2    LDR	R4, [PC, #968]
0x0C36	0x42A5    CMP	R5, R4
0x0C38	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x0C3A	0xF5096680  ADD	R6, R9, #1024
0x0C3E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0C42	0xB2ED    UXTB	R5, R5
0x0C44	0x6834    LDR	R4, [R6, #0]
0x0C46	0x402C    ANDS	R4, R5
0x0C48	0x6034    STR	R4, [R6, #0]
0x0C4A	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x0C4C	0x4CED    LDR	R4, [PC, #948]
0x0C4E	0x42A5    CMP	R5, R4
0x0C50	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x0C52	0xF5096580  ADD	R5, R9, #1024
0x0C56	0x682C    LDR	R4, [R5, #0]
0x0C58	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0C5C	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x0C5E	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x0C62	0xEA070404  AND	R4, R7, R4, LSL #0
0x0C66	0xB2A4    UXTH	R4, R4
0x0C68	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x0C6A	0xF50965A2  ADD	R5, R9, #1296
0x0C6E	0x682C    LDR	R4, [R5, #0]
0x0C70	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0C74	0x602C    STR	R4, [R5, #0]
0x0C76	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x0C78	0xF50966A2  ADD	R6, R9, #1296
0x0C7C	0xEA6F0508  MVN	R5, R8, LSL #0
0x0C80	0xB2ED    UXTB	R5, R5
0x0C82	0x6834    LDR	R4, [R6, #0]
0x0C84	0x402C    ANDS	R4, R5
0x0C86	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x0C88	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x0C8C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0C90	0xB2A4    UXTH	R4, R4
0x0C92	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x0C94	0xF2095514  ADDW	R5, R9, #1300
0x0C98	0x682C    LDR	R4, [R5, #0]
0x0C9A	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0C9E	0x602C    STR	R4, [R5, #0]
0x0CA0	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x0CA2	0xF2095614  ADDW	R6, R9, #1300
0x0CA6	0xEA6F0508  MVN	R5, R8, LSL #0
0x0CAA	0xB2ED    UXTB	R5, R5
0x0CAC	0x6834    LDR	R4, [R6, #0]
0x0CAE	0x402C    ANDS	R4, R5
0x0CB0	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x0CB2	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x0CB6	0xEA070404  AND	R4, R7, R4, LSL #0
0x0CBA	0xB2A4    UXTH	R4, R4
0x0CBC	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x0CBE	0xF209550C  ADDW	R5, R9, #1292
0x0CC2	0x682C    LDR	R4, [R5, #0]
0x0CC4	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0CC8	0x602C    STR	R4, [R5, #0]
0x0CCA	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x0CCC	0xF209560C  ADDW	R6, R9, #1292
0x0CD0	0xEA6F0508  MVN	R5, R8, LSL #0
0x0CD4	0xB2ED    UXTB	R5, R5
0x0CD6	0x6834    LDR	R4, [R6, #0]
0x0CD8	0x402C    ANDS	R4, R5
0x0CDA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x0CDC	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x0CE0	0xEA070404  AND	R4, R7, R4, LSL #0
0x0CE4	0xB2A4    UXTH	R4, R4
0x0CE6	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x0CE8	0xF50965A0  ADD	R5, R9, #1280
0x0CEC	0x682C    LDR	R4, [R5, #0]
0x0CEE	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0CF2	0x602C    STR	R4, [R5, #0]
0x0CF4	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x0CF6	0xF50966A0  ADD	R6, R9, #1280
0x0CFA	0xEA6F0508  MVN	R5, R8, LSL #0
0x0CFE	0xB2ED    UXTB	R5, R5
0x0D00	0x6834    LDR	R4, [R6, #0]
0x0D02	0x402C    ANDS	R4, R5
0x0D04	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x0D06	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x0D0A	0xEA070404  AND	R4, R7, R4, LSL #0
0x0D0E	0xB2A4    UXTH	R4, R4
0x0D10	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x0D12	0xF2095504  ADDW	R5, R9, #1284
0x0D16	0x682C    LDR	R4, [R5, #0]
0x0D18	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0D1C	0x602C    STR	R4, [R5, #0]
0x0D1E	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x0D20	0xF2095604  ADDW	R6, R9, #1284
0x0D24	0xEA6F0508  MVN	R5, R8, LSL #0
0x0D28	0xB2ED    UXTB	R5, R5
0x0D2A	0x6834    LDR	R4, [R6, #0]
0x0D2C	0x402C    ANDS	R4, R5
0x0D2E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x0D30	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0D34	0xEA070404  AND	R4, R7, R4, LSL #0
0x0D38	0xB2A4    UXTH	R4, R4
0x0D3A	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x0D3C	0xF50965A1  ADD	R5, R9, #1288
0x0D40	0x682C    LDR	R4, [R5, #0]
0x0D42	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0D46	0x602C    STR	R4, [R5, #0]
0x0D48	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x0D4A	0xF50966A1  ADD	R6, R9, #1288
0x0D4E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0D52	0xB2ED    UXTB	R5, R5
0x0D54	0x6834    LDR	R4, [R6, #0]
0x0D56	0x402C    ANDS	R4, R5
0x0D58	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x0D5A	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0D5E	0xEA070404  AND	R4, R7, R4, LSL #0
0x0D62	0xB2A4    UXTH	R4, R4
0x0D64	0x2C01    CMP	R4, #1
0x0D66	0xD013    BEQ	L__GPIO_Config116
0x0D68	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0D6C	0xEA070404  AND	R4, R7, R4, LSL #0
0x0D70	0xB2A4    UXTH	R4, R4
0x0D72	0x2C01    CMP	R4, #1
0x0D74	0xD00C    BEQ	L__GPIO_Config115
0x0D76	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x0D7A	0xEA070404  AND	R4, R7, R4, LSL #0
0x0D7E	0xB2A4    UXTH	R4, R4
0x0D80	0x2C01    CMP	R4, #1
0x0D82	0xD005    BEQ	L__GPIO_Config114
0x0D84	0xB2DE    UXTB	R6, R3
0x0D86	0x464B    MOV	R3, R9
0x0D88	0xB2B8    UXTH	R0, R7
0x0D8A	0xFA5FF588  UXTB	R5, R8
0x0D8E	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x0D90	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x0D92	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x0D94	0xB2DA    UXTB	R2, R3
0x0D96	0xB2BB    UXTH	R3, R7
0x0D98	0x4607    MOV	R7, R0
0x0D9A	0xFA5FF088  UXTB	R0, R8
0x0D9E	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0DA0	0x2E08    CMP	R6, #8
0x0DA2	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x0DA4	0xFA20F406  LSR	R4, R0, R6
0x0DA8	0xB2E4    UXTB	R4, R4
0x0DAA	0xF0040401  AND	R4, R4, #1
0x0DAE	0xB2E4    UXTB	R4, R4
0x0DB0	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x0DB2	0x0075    LSLS	R5, R6, #1
0x0DB4	0xB22D    SXTH	R5, R5
0x0DB6	0x2403    MOVS	R4, #3
0x0DB8	0xB224    SXTH	R4, R4
0x0DBA	0x40AC    LSLS	R4, R5
0x0DBC	0xB224    SXTH	R4, R4
0x0DBE	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0DC2	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x0DC4	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x0DC6	0x1C76    ADDS	R6, R6, #1
0x0DC8	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x0DCA	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x0DCC	0xF60176C4  ADDW	R6, R1, #4036
0x0DD0	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x0DD2	0x6834    LDR	R4, [R6, #0]
0x0DD4	0x402C    ANDS	R4, R5
0x0DD6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x0DD8	0xF201563C  ADDW	R6, R1, #1340
0x0DDC	0x43C5    MVN	R5, R0
0x0DDE	0xB2ED    UXTB	R5, R5
0x0DE0	0x6834    LDR	R4, [R6, #0]
0x0DE2	0x402C    ANDS	R4, R5
0x0DE4	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x0DE6	0xF50166A1  ADD	R6, R1, #1288
0x0DEA	0x43C5    MVN	R5, R0
0x0DEC	0xB2ED    UXTB	R5, R5
0x0DEE	0x6834    LDR	R4, [R6, #0]
0x0DF0	0x402C    ANDS	R4, R5
0x0DF2	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x0DF4	0xF2015604  ADDW	R6, R1, #1284
0x0DF8	0x43C5    MVN	R5, R0
0x0DFA	0xB2ED    UXTB	R5, R5
0x0DFC	0x6834    LDR	R4, [R6, #0]
0x0DFE	0x402C    ANDS	R4, R5
0x0E00	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x0E02	0xB2C5    UXTB	R5, R0
0x0E04	0xB298    UXTH	R0, R3
0x0E06	0x460B    MOV	R3, R1
0x0E08	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x0E0A	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x0E0C	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0E10	0xEA000404  AND	R4, R0, R4, LSL #0
0x0E14	0xB2A4    UXTH	R4, R4
0x0E16	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x0E18	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x0E1A	0x460F    MOV	R7, R1
0x0E1C	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0E1E	0x2A08    CMP	R2, #8
0x0E20	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x0E22	0xFA21F402  LSR	R4, R1, R2
0x0E26	0xB2E4    UXTB	R4, R4
0x0E28	0xF0040401  AND	R4, R4, #1
0x0E2C	0xB2E4    UXTB	R4, R4
0x0E2E	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x0E30	0x0055    LSLS	R5, R2, #1
0x0E32	0xB22D    SXTH	R5, R5
0x0E34	0x2401    MOVS	R4, #1
0x0E36	0xB224    SXTH	R4, R4
0x0E38	0x40AC    LSLS	R4, R5
0x0E3A	0xB224    SXTH	R4, R4
0x0E3C	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0E40	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x0E42	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x0E44	0x1C52    ADDS	R2, R2, #1
0x0E46	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x0E48	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x0E4A	0xF60375C4  ADDW	R5, R3, #4036
0x0E4E	0x682C    LDR	R4, [R5, #0]
0x0E50	0x433C    ORRS	R4, R7
0x0E52	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x0E54	0xF50365A1  ADD	R5, R3, #1288
0x0E58	0x682C    LDR	R4, [R5, #0]
0x0E5A	0x430C    ORRS	R4, R1
0x0E5C	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x0E5E	0x463D    MOV	R5, R7
0x0E60	0x461F    MOV	R7, R3
0x0E62	0xB283    UXTH	R3, R0
0x0E64	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x0E66	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x0E68	0x461F    MOV	R7, R3
0x0E6A	0xB283    UXTH	R3, R0
0x0E6C	0xB2E8    UXTB	R0, R5
0x0E6E	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0E70	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0E74	0xEA030404  AND	R4, R3, R4, LSL #0
0x0E78	0xB2A4    UXTH	R4, R4
0x0E7A	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x0E7C	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x0E7E	0x46A8    MOV	R8, R5
0x0E80	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x0E82	0x2A08    CMP	R2, #8
0x0E84	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x0E86	0xFA20F402  LSR	R4, R0, R2
0x0E8A	0xB2E4    UXTB	R4, R4
0x0E8C	0xF0040401  AND	R4, R4, #1
0x0E90	0xB2E4    UXTB	R4, R4
0x0E92	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x0E94	0x0055    LSLS	R5, R2, #1
0x0E96	0xB22D    SXTH	R5, R5
0x0E98	0x2403    MOVS	R4, #3
0x0E9A	0xB224    SXTH	R4, R4
0x0E9C	0x40AC    LSLS	R4, R5
0x0E9E	0xB224    SXTH	R4, R4
0x0EA0	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0EA4	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x0EA6	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x0EA8	0x1C52    ADDS	R2, R2, #1
0x0EAA	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x0EAC	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x0EAE	0xF60175C4  ADDW	R5, R1, #4036
0x0EB2	0x682C    LDR	R4, [R5, #0]
0x0EB4	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0EB8	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x0EBA	0xF201553C  ADDW	R5, R1, #1340
0x0EBE	0x682C    LDR	R4, [R5, #0]
0x0EC0	0x4304    ORRS	R4, R0
0x0EC2	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x0EC4	0xF50165A1  ADD	R5, R1, #1288
0x0EC8	0x682C    LDR	R4, [R5, #0]
0x0ECA	0x4304    ORRS	R4, R0
0x0ECC	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x0ECE	0xB2F7    UXTB	R7, R6
0x0ED0	0x460E    MOV	R6, R1
0x0ED2	0xB2C2    UXTB	R2, R0
0x0ED4	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x0ED6	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x0ED8	0x9701    STR	R7, [SP, #4]
0x0EDA	0xB2C2    UXTB	R2, R0
0x0EDC	0xB298    UXTH	R0, R3
0x0EDE	0xB2F7    UXTB	R7, R6
0x0EE0	0x46A8    MOV	R8, R5
0x0EE2	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x0EE4	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x0EE8	0xEA000404  AND	R4, R0, R4, LSL #0
0x0EEC	0xB2A4    UXTH	R4, R4
0x0EEE	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x0EF0	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x0EF2	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0EF4	0x2B08    CMP	R3, #8
0x0EF6	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x0EF8	0xFA21F403  LSR	R4, R1, R3
0x0EFC	0xB2E4    UXTB	R4, R4
0x0EFE	0xF0040401  AND	R4, R4, #1
0x0F02	0xB2E4    UXTB	R4, R4
0x0F04	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x0F06	0x005D    LSLS	R5, R3, #1
0x0F08	0xB22D    SXTH	R5, R5
0x0F0A	0x2403    MOVS	R4, #3
0x0F0C	0xB224    SXTH	R4, R4
0x0F0E	0x40AC    LSLS	R4, R5
0x0F10	0xB224    SXTH	R4, R4
0x0F12	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x0F16	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x0F18	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x0F1A	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x0F1C	0x1C5B    ADDS	R3, R3, #1
0x0F1E	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x0F20	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x0F22	0xF60675C4  ADDW	R5, R6, #4036
0x0F26	0x682C    LDR	R4, [R5, #0]
0x0F28	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x0F2C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x0F2E	0xF206553C  ADDW	R5, R6, #1340
0x0F32	0x682C    LDR	R4, [R5, #0]
0x0F34	0x430C    ORRS	R4, R1
0x0F36	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x0F38	0xF50665A1  ADD	R5, R6, #1288
0x0F3C	0x682C    LDR	R4, [R5, #0]
0x0F3E	0x430C    ORRS	R4, R1
0x0F40	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x0F42	0xF2065504  ADDW	R5, R6, #1284
0x0F46	0x682C    LDR	R4, [R5, #0]
0x0F48	0x430C    ORRS	R4, R1
0x0F4A	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x0F4C	0xB2FB    UXTB	R3, R7
0x0F4E	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x0F50	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x0F52	0xB2D1    UXTB	R1, R2
0x0F54	0x4632    MOV	R2, R6
0x0F56	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0F58	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x0F5C	0xEA000404  AND	R4, R0, R4, LSL #0
0x0F60	0xB2A4    UXTH	R4, R4
0x0F62	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x0F64	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0F68	0xEA000404  AND	R4, R0, R4, LSL #0
0x0F6C	0xB2A4    UXTH	R4, R4
0x0F6E	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x0F70	0xF50265A3  ADD	R5, R2, #1304
0x0F74	0x682C    LDR	R4, [R5, #0]
0x0F76	0x430C    ORRS	R4, R1
0x0F78	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x0F7A	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x0F7C	0x2001    MOVS	R0, #1
0x0F7E	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0F80	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x0F82	0xF50266A3  ADD	R6, R2, #1304
0x0F86	0x43CD    MVN	R5, R1
0x0F88	0xB2ED    UXTB	R5, R5
0x0F8A	0x6834    LDR	R4, [R6, #0]
0x0F8C	0x402C    ANDS	R4, R5
0x0F8E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x0F90	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x0F94	0xEA000404  AND	R4, R0, R4, LSL #0
0x0F98	0xB2A4    UXTH	R4, R4
0x0F9A	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x0F9C	0xF202551C  ADDW	R5, R2, #1308
0x0FA0	0x682C    LDR	R4, [R5, #0]
0x0FA2	0x430C    ORRS	R4, R1
0x0FA4	0x602C    STR	R4, [R5, #0]
0x0FA6	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x0FA8	0xF202561C  ADDW	R6, R2, #1308
0x0FAC	0x43CD    MVN	R5, R1
0x0FAE	0xB2ED    UXTB	R5, R5
0x0FB0	0x6834    LDR	R4, [R6, #0]
0x0FB2	0x402C    ANDS	R4, R5
0x0FB4	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x0FB6	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x0FBA	0xEA000404  AND	R4, R0, R4, LSL #0
0x0FBE	0xB2A4    UXTH	R4, R4
0x0FC0	0x2C00    CMP	R4, #0
0x0FC2	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x0FC4	0x4C10    LDR	R4, [PC, #64]
0x0FC6	0x42A2    CMP	R2, R4
0x0FC8	0xF2400500  MOVW	R5, #0
0x0FCC	0xD000    BEQ	L__GPIO_Config131
0x0FCE	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x0FD0	0x4C0E    LDR	R4, [PC, #56]
0x0FD2	0x42A2    CMP	R2, R4
0x0FD4	0xF2400400  MOVW	R4, #0
0x0FD8	0xD000    BEQ	L__GPIO_Config132
0x0FDA	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x0FDC	0x4025    ANDS	R5, R4
0x0FDE	0x4C0C    LDR	R4, [PC, #48]
0x0FE0	0x42A2    CMP	R2, R4
0x0FE2	0xF2400400  MOVW	R4, #0
0x0FE6	0xD000    BEQ	L__GPIO_Config133
0x0FE8	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x0FEA	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x0FEC	0x4C09    LDR	R4, [PC, #36]
0x0FEE	0x42A2    CMP	R2, R4
0x0FF0	0xF2400400  MOVW	R4, #0
0x0FF4	0xD000    BEQ	L__GPIO_Config134
0x0FF6	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x0FF8	0x4025    ANDS	R5, R4
0x0FFA	0xE00D    B	#26
0x0FFC	0xF000FFFF  	#-4096
0x1000	0x00000000  	__GPIO_DIR_INPUT
0x1004	0x00010000  	__GPIO_DIR_OUTPUT
0x1008	0xC0004005  	#1074118656
0x100C	0xB0004005  	#1074114560
0x1010	0x90004005  	#1074106368
0x1014	0x10004006  	#1074139136
0x1018	0x4C59    LDR	R4, [PC, #356]
0x101A	0x42A2    CMP	R2, R4
0x101C	0xF2400400  MOVW	R4, #0
0x1020	0xD000    BEQ	L__GPIO_Config135
0x1022	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x1024	0xEA050404  AND	R4, R5, R4, LSL #0
0x1028	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x102A	0x2001    MOVS	R0, #1
0x102C	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x102E	0xF50265A5  ADD	R5, R2, #1320
0x1032	0x682C    LDR	R4, [R5, #0]
0x1034	0x430C    ORRS	R4, R1
0x1036	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x1038	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x103A	0x4C52    LDR	R4, [PC, #328]
0x103C	0x42A2    CMP	R2, R4
0x103E	0xF2400500  MOVW	R5, #0
0x1042	0xD100    BNE	L__GPIO_Config136
0x1044	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x1046	0x4C50    LDR	R4, [PC, #320]
0x1048	0x42A2    CMP	R2, R4
0x104A	0xF2400400  MOVW	R4, #0
0x104E	0xD100    BNE	L__GPIO_Config137
0x1050	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x1052	0x4325    ORRS	R5, R4
0x1054	0x4C4D    LDR	R4, [PC, #308]
0x1056	0x42A2    CMP	R2, R4
0x1058	0xF2400400  MOVW	R4, #0
0x105C	0xD100    BNE	L__GPIO_Config138
0x105E	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x1060	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x1062	0x4C4B    LDR	R4, [PC, #300]
0x1064	0x42A2    CMP	R2, R4
0x1066	0xF2400400  MOVW	R4, #0
0x106A	0xD100    BNE	L__GPIO_Config139
0x106C	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x106E	0x4325    ORRS	R5, R4
0x1070	0x4C43    LDR	R4, [PC, #268]
0x1072	0x42A2    CMP	R2, R4
0x1074	0xF2400400  MOVW	R4, #0
0x1078	0xD100    BNE	L__GPIO_Config140
0x107A	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x107C	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1080	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x1082	0xF50266A5  ADD	R6, R2, #1320
0x1086	0x43CD    MVN	R5, R1
0x1088	0xB2ED    UXTB	R5, R5
0x108A	0x6834    LDR	R4, [R6, #0]
0x108C	0x402C    ANDS	R4, R5
0x108E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x1090	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x1094	0xEA000404  AND	R4, R0, R4, LSL #0
0x1098	0xB2A4    UXTH	R4, R4
0x109A	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x109C	0xF50265A6  ADD	R5, R2, #1328
0x10A0	0x682C    LDR	R4, [R5, #0]
0x10A2	0x430C    ORRS	R4, R1
0x10A4	0x602C    STR	R4, [R5, #0]
0x10A6	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x10A8	0xF50266A6  ADD	R6, R2, #1328
0x10AC	0x43CD    MVN	R5, R1
0x10AE	0xB2ED    UXTB	R5, R5
0x10B0	0x6834    LDR	R4, [R6, #0]
0x10B2	0x402C    ANDS	R4, R5
0x10B4	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x10B6	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x10BA	0xEA000404  AND	R4, R0, R4, LSL #0
0x10BE	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x10C0	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x10C2	0xF5026584  ADD	R5, R2, #1056
0x10C6	0x682C    LDR	R4, [R5, #0]
0x10C8	0x430C    ORRS	R4, R1
0x10CA	0x602C    STR	R4, [R5, #0]
0x10CC	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x10CE	0xF5026684  ADD	R6, R2, #1056
0x10D2	0x43CD    MVN	R5, R1
0x10D4	0xB2ED    UXTB	R5, R5
0x10D6	0x6834    LDR	R4, [R6, #0]
0x10D8	0x402C    ANDS	R4, R5
0x10DA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x10DC	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x10DE	0x2000    MOVS	R0, #0
0x10E0	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x10E2	0x2B0F    CMP	R3, #15
0x10E4	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x10E6	0x2001    MOVS	R0, #1
0x10E8	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x10EA	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x10EC	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x10EE	0xF88D3004  STRB	R3, [SP, #4]
0x10F2	0xB2C3    UXTB	R3, R0
0x10F4	0x4610    MOV	R0, R2
0x10F6	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x10FA	0x2B08    CMP	R3, #8
0x10FC	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x10FE	0xFA21F403  LSR	R4, R1, R3
0x1102	0xB2E4    UXTB	R4, R4
0x1104	0xF0040401  AND	R4, R4, #1
0x1108	0xB2E4    UXTB	R4, R4
0x110A	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x110C	0x009D    LSLS	R5, R3, #2
0x110E	0xB22D    SXTH	R5, R5
0x1110	0xF04F040F  MOV	R4, #15
0x1114	0x40AC    LSLS	R4, R5
0x1116	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x111A	0x462F    MOV	R7, R5
0x111C	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x111E	0x1C5B    ADDS	R3, R3, #1
0x1120	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x1122	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x1124	0xF200562C  ADDW	R6, R0, #1324
0x1128	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x112A	0x6834    LDR	R4, [R6, #0]
0x112C	0x402C    ANDS	R4, R5
0x112E	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x1130	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x1132	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x1134	0xF88D3004  STRB	R3, [SP, #4]
0x1138	0xB2CB    UXTB	R3, R1
0x113A	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x113E	0x2908    CMP	R1, #8
0x1140	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x1142	0xFA23F401  LSR	R4, R3, R1
0x1146	0xB2E4    UXTB	R4, R4
0x1148	0xF0040401  AND	R4, R4, #1
0x114C	0xB2E4    UXTB	R4, R4
0x114E	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x1150	0xB2D5    UXTB	R5, R2
0x1152	0x008C    LSLS	R4, R1, #2
0x1154	0xB224    SXTH	R4, R4
0x1156	0xFA05F404  LSL	R4, R5, R4
0x115A	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x115E	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x1160	0x462E    MOV	R6, R5
0x1162	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x1164	0x1C49    ADDS	R1, R1, #1
0x1166	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x1168	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x116A	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x116E	0x682C    LDR	R4, [R5, #0]
0x1170	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x1172	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x1174	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x1176	0xF8DDE000  LDR	LR, [SP, #0]
0x117A	0xB002    ADD	SP, SP, #8
0x117C	0x4770    BX	LR
0x117E	0xBF00    NOP
0x1180	0x50004006  	#1074155520
0x1184	0xC0004005  	#1074118656
0x1188	0xB0004005  	#1074114560
0x118C	0x90004005  	#1074106368
0x1190	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x0220	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x0222	0x4966    LDR	R1, [PC, #408]
0x0224	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x0228	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x022A	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x022C	0x4964    LDR	R1, [PC, #400]
0x022E	0x6809    LDR	R1, [R1, #0]
0x0230	0xF0410201  ORR	R2, R1, #1
0x0234	0x4962    LDR	R1, [PC, #392]
0x0236	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x0238	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x023A	0x4961    LDR	R1, [PC, #388]
0x023C	0x6809    LDR	R1, [R1, #0]
0x023E	0xF0410202  ORR	R2, R1, #2
0x0242	0x495F    LDR	R1, [PC, #380]
0x0244	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x0246	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x0248	0x495D    LDR	R1, [PC, #372]
0x024A	0x6809    LDR	R1, [R1, #0]
0x024C	0xF0410204  ORR	R2, R1, #4
0x0250	0x495B    LDR	R1, [PC, #364]
0x0252	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x0254	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x0256	0x495A    LDR	R1, [PC, #360]
0x0258	0x6809    LDR	R1, [R1, #0]
0x025A	0xF0410208  ORR	R2, R1, #8
0x025E	0x4958    LDR	R1, [PC, #352]
0x0260	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x0262	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x0264	0x4956    LDR	R1, [PC, #344]
0x0266	0x6809    LDR	R1, [R1, #0]
0x0268	0xF0410210  ORR	R2, R1, #16
0x026C	0x4954    LDR	R1, [PC, #336]
0x026E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0270	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x0272	0x4953    LDR	R1, [PC, #332]
0x0274	0x6809    LDR	R1, [R1, #0]
0x0276	0xF0410220  ORR	R2, R1, #32
0x027A	0x4951    LDR	R1, [PC, #324]
0x027C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x027E	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0280	0x494F    LDR	R1, [PC, #316]
0x0282	0x6809    LDR	R1, [R1, #0]
0x0284	0xF0410240  ORR	R2, R1, #64
0x0288	0x494D    LDR	R1, [PC, #308]
0x028A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x028C	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x028E	0x494C    LDR	R1, [PC, #304]
0x0290	0x6809    LDR	R1, [R1, #0]
0x0292	0xF0410280  ORR	R2, R1, #128
0x0296	0x494A    LDR	R1, [PC, #296]
0x0298	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x029A	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x029C	0x4948    LDR	R1, [PC, #288]
0x029E	0x6809    LDR	R1, [R1, #0]
0x02A0	0xF4417280  ORR	R2, R1, #256
0x02A4	0x4946    LDR	R1, [PC, #280]
0x02A6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x02A8	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x02AA	0x4945    LDR	R1, [PC, #276]
0x02AC	0x6809    LDR	R1, [R1, #0]
0x02AE	0xF4417200  ORR	R2, R1, #512
0x02B2	0x4943    LDR	R1, [PC, #268]
0x02B4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x02B6	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x02B8	0x4941    LDR	R1, [PC, #260]
0x02BA	0x6809    LDR	R1, [R1, #0]
0x02BC	0xF4416280  ORR	R2, R1, #1024
0x02C0	0x493F    LDR	R1, [PC, #252]
0x02C2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x02C4	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x02C6	0x493E    LDR	R1, [PC, #248]
0x02C8	0x6809    LDR	R1, [R1, #0]
0x02CA	0xF4416200  ORR	R2, R1, #2048
0x02CE	0x493C    LDR	R1, [PC, #240]
0x02D0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x02D2	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x02D4	0x493A    LDR	R1, [PC, #232]
0x02D6	0x6809    LDR	R1, [R1, #0]
0x02D8	0xF4415280  ORR	R2, R1, #4096
0x02DC	0x4938    LDR	R1, [PC, #224]
0x02DE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x02E0	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x02E2	0x4937    LDR	R1, [PC, #220]
0x02E4	0x6809    LDR	R1, [R1, #0]
0x02E6	0xF4415200  ORR	R2, R1, #8192
0x02EA	0x4935    LDR	R1, [PC, #212]
0x02EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x02EE	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x02F0	0x4933    LDR	R1, [PC, #204]
0x02F2	0x6809    LDR	R1, [R1, #0]
0x02F4	0xF4414280  ORR	R2, R1, #16384
0x02F8	0x4931    LDR	R1, [PC, #196]
0x02FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x02FC	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x02FE	0x4930    LDR	R1, [PC, #192]
0x0300	0x6809    LDR	R1, [R1, #0]
0x0302	0xF4414200  ORR	R2, R1, #32768
0x0306	0x492E    LDR	R1, [PC, #184]
0x0308	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x030A	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x030C	0x492C    LDR	R1, [PC, #176]
0x030E	0x6809    LDR	R1, [R1, #0]
0x0310	0xF4413280  ORR	R2, R1, #65536
0x0314	0x492A    LDR	R1, [PC, #168]
0x0316	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x0318	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x031A	0x4929    LDR	R1, [PC, #164]
0x031C	0x6809    LDR	R1, [R1, #0]
0x031E	0xF4413200  ORR	R2, R1, #131072
0x0322	0x4927    LDR	R1, [PC, #156]
0x0324	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x0326	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x0328	0x4926    LDR	R1, [PC, #152]
0x032A	0x4288    CMP	R0, R1
0x032C	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x0330	0x4925    LDR	R1, [PC, #148]
0x0332	0x4288    CMP	R0, R1
0x0334	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x0338	0x4924    LDR	R1, [PC, #144]
0x033A	0x4288    CMP	R0, R1
0x033C	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x0340	0x4923    LDR	R1, [PC, #140]
0x0342	0x4288    CMP	R0, R1
0x0344	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x0348	0x4922    LDR	R1, [PC, #136]
0x034A	0x4288    CMP	R0, R1
0x034C	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x0350	0x4921    LDR	R1, [PC, #132]
0x0352	0x4288    CMP	R0, R1
0x0354	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x0358	0x4920    LDR	R1, [PC, #128]
0x035A	0x4288    CMP	R0, R1
0x035C	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0360	0x491F    LDR	R1, [PC, #124]
0x0362	0x4288    CMP	R0, R1
0x0364	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0368	0x491E    LDR	R1, [PC, #120]
0x036A	0x4288    CMP	R0, R1
0x036C	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0370	0x491D    LDR	R1, [PC, #116]
0x0372	0x4288    CMP	R0, R1
0x0374	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0378	0x491C    LDR	R1, [PC, #112]
0x037A	0x4288    CMP	R0, R1
0x037C	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0380	0x491B    LDR	R1, [PC, #108]
0x0382	0x4288    CMP	R0, R1
0x0384	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0388	0x491A    LDR	R1, [PC, #104]
0x038A	0x4288    CMP	R0, R1
0x038C	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0390	0x4919    LDR	R1, [PC, #100]
0x0392	0x4288    CMP	R0, R1
0x0394	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x0398	0x4918    LDR	R1, [PC, #96]
0x039A	0x4288    CMP	R0, R1
0x039C	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x03A0	0x4917    LDR	R1, [PC, #92]
0x03A2	0x4288    CMP	R0, R1
0x03A4	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x03A8	0x4916    LDR	R1, [PC, #88]
0x03AA	0x4288    CMP	R0, R1
0x03AC	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x03B0	0x4915    LDR	R1, [PC, #84]
0x03B2	0x4288    CMP	R0, R1
0x03B4	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x03B8	0xB001    ADD	SP, SP, #4
0x03BA	0x4770    BX	LR
0x03BC	0xF000FFFF  	#-4096
0x03C0	0xE608400F  	SYSCTL_RCGCGPIO+0
0x03C4	0x80004005  	#1074102272
0x03C8	0x90004005  	#1074106368
0x03CC	0xA0004005  	#1074110464
0x03D0	0xB0004005  	#1074114560
0x03D4	0xC0004005  	#1074118656
0x03D8	0xD0004005  	#1074122752
0x03DC	0xE0004005  	#1074126848
0x03E0	0xF0004005  	#1074130944
0x03E4	0x00004006  	#1074135040
0x03E8	0x10004006  	#1074139136
0x03EC	0x20004006  	#1074143232
0x03F0	0x30004006  	#1074147328
0x03F4	0x40004006  	#1074151424
0x03F8	0x50004006  	#1074155520
0x03FC	0x60004006  	#1074159616
0x0400	0x70004006  	#1074163712
0x0404	0x80004006  	#1074167808
0x0408	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_6.c, 534 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1684	0xB081    SUB	SP, SP, #4
0x1686	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 535 :: 		
0x168A	0x2400    MOVS	R4, #0
0x168C	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x1690	0xB21B    SXTH	R3, R3
0x1692	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x1696	0xB212    SXTH	R2, R2
0x1698	0x431A    ORRS	R2, R3
0x169A	0xB293    UXTH	R3, R2
0x169C	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x169E	0xB410    PUSH	(R4)
0x16A0	0xF7FFFAB8  BL	_GPIO_Config+0
0x16A4	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 536 :: 		
L_end_GPIO_Digital_Output:
0x16A6	0xF8DDE000  LDR	LR, [SP, #0]
0x16AA	0xB001    ADD	SP, SP, #4
0x16AC	0x4770    BX	LR
; end of _GPIO_Digital_Output
easymx_v7_TM4C129XNCZAD__gpioInit_2:
;__em_c129_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2010	0xB081    SUB	SP, SP, #4
0x2012	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 104 :: 		switch( pin )
0x2016	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_239
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_241:
0x2018	0x2901    CMP	R1, #1
0x201A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_242
; dir end address is: 4 (R1)
0x201C	0x2120    MOVS	R1, #32
0x201E	0x485A    LDR	R0, [PC, #360]
0x2020	0xF7FFFB46  BL	_GPIO_Digital_Input+0
0x2024	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_243
L_easymx_v7_TM4C129XNCZAD__gpioInit_242:
0x2026	0x2120    MOVS	R1, #32
0x2028	0x4857    LDR	R0, [PC, #348]
0x202A	0xF7FFFB2B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_243:
0x202E	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_244:
; dir start address is: 4 (R1)
0x2030	0x2901    CMP	R1, #1
0x2032	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_245
; dir end address is: 4 (R1)
0x2034	0x2102    MOVS	R1, #2
0x2036	0x4854    LDR	R0, [PC, #336]
0x2038	0xF7FFFB3A  BL	_GPIO_Digital_Input+0
0x203C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_246
L_easymx_v7_TM4C129XNCZAD__gpioInit_245:
0x203E	0x2102    MOVS	R1, #2
0x2040	0x4851    LDR	R0, [PC, #324]
0x2042	0xF7FFFB1F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_246:
0x2046	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_247:
; dir start address is: 4 (R1)
0x2048	0x2901    CMP	R1, #1
0x204A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_248
; dir end address is: 4 (R1)
0x204C	0x2120    MOVS	R1, #32
0x204E	0x484F    LDR	R0, [PC, #316]
0x2050	0xF7FFFB2E  BL	_GPIO_Digital_Input+0
0x2054	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_249
L_easymx_v7_TM4C129XNCZAD__gpioInit_248:
0x2056	0x2120    MOVS	R1, #32
0x2058	0x484C    LDR	R0, [PC, #304]
0x205A	0xF7FFFB13  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_249:
0x205E	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_250:
; dir start address is: 4 (R1)
0x2060	0x2901    CMP	R1, #1
0x2062	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_251
; dir end address is: 4 (R1)
0x2064	0x2104    MOVS	R1, #4
0x2066	0x484A    LDR	R0, [PC, #296]
0x2068	0xF7FFFB22  BL	_GPIO_Digital_Input+0
0x206C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_252
L_easymx_v7_TM4C129XNCZAD__gpioInit_251:
0x206E	0x2104    MOVS	R1, #4
0x2070	0x4847    LDR	R0, [PC, #284]
0x2072	0xF7FFFB07  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_252:
0x2076	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_253:
; dir start address is: 4 (R1)
0x2078	0x2901    CMP	R1, #1
0x207A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_254
; dir end address is: 4 (R1)
0x207C	0x2110    MOVS	R1, #16
0x207E	0x4844    LDR	R0, [PC, #272]
0x2080	0xF7FFFB16  BL	_GPIO_Digital_Input+0
0x2084	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_255
L_easymx_v7_TM4C129XNCZAD__gpioInit_254:
0x2086	0x2110    MOVS	R1, #16
0x2088	0x4841    LDR	R0, [PC, #260]
0x208A	0xF7FFFAFB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_255:
0x208E	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_256:
; dir start address is: 4 (R1)
0x2090	0x2901    CMP	R1, #1
0x2092	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_257
; dir end address is: 4 (R1)
0x2094	0x2120    MOVS	R1, #32
0x2096	0x483E    LDR	R0, [PC, #248]
0x2098	0xF7FFFB0A  BL	_GPIO_Digital_Input+0
0x209C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_258
L_easymx_v7_TM4C129XNCZAD__gpioInit_257:
0x209E	0x2120    MOVS	R1, #32
0x20A0	0x483B    LDR	R0, [PC, #236]
0x20A2	0xF7FFFAEF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_258:
0x20A6	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_259:
; dir start address is: 4 (R1)
0x20A8	0x2901    CMP	R1, #1
0x20AA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_260
; dir end address is: 4 (R1)
0x20AC	0x2102    MOVS	R1, #2
0x20AE	0x4839    LDR	R0, [PC, #228]
0x20B0	0xF7FFFAFE  BL	_GPIO_Digital_Input+0
0x20B4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_261
L_easymx_v7_TM4C129XNCZAD__gpioInit_260:
0x20B6	0x2102    MOVS	R1, #2
0x20B8	0x4836    LDR	R0, [PC, #216]
0x20BA	0xF7FFFAE3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_261:
0x20BE	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_262:
; dir start address is: 4 (R1)
0x20C0	0x2901    CMP	R1, #1
0x20C2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_263
; dir end address is: 4 (R1)
0x20C4	0x2140    MOVS	R1, #64
0x20C6	0x4833    LDR	R0, [PC, #204]
0x20C8	0xF7FFFAF2  BL	_GPIO_Digital_Input+0
0x20CC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_264
L_easymx_v7_TM4C129XNCZAD__gpioInit_263:
0x20CE	0x2140    MOVS	R1, #64
0x20D0	0x4830    LDR	R0, [PC, #192]
0x20D2	0xF7FFFAD7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_264:
0x20D6	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_265:
; dir start address is: 4 (R1)
0x20D8	0x2901    CMP	R1, #1
0x20DA	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_266
; dir end address is: 4 (R1)
0x20DC	0x2110    MOVS	R1, #16
0x20DE	0x482E    LDR	R0, [PC, #184]
0x20E0	0xF7FFFAE6  BL	_GPIO_Digital_Input+0
0x20E4	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_267
L_easymx_v7_TM4C129XNCZAD__gpioInit_266:
0x20E6	0x2110    MOVS	R1, #16
0x20E8	0x482B    LDR	R0, [PC, #172]
0x20EA	0xF7FFFACB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_267:
0x20EE	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_268:
; dir start address is: 4 (R1)
0x20F0	0x2901    CMP	R1, #1
0x20F2	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_269
; dir end address is: 4 (R1)
0x20F4	0x2120    MOVS	R1, #32
0x20F6	0x4828    LDR	R0, [PC, #160]
0x20F8	0xF7FFFADA  BL	_GPIO_Digital_Input+0
0x20FC	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_270
L_easymx_v7_TM4C129XNCZAD__gpioInit_269:
0x20FE	0x2120    MOVS	R1, #32
0x2100	0x4825    LDR	R0, [PC, #148]
0x2102	0xF7FFFABF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_270:
0x2106	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_271:
; dir start address is: 4 (R1)
0x2108	0x2901    CMP	R1, #1
0x210A	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_272
; dir end address is: 4 (R1)
0x210C	0x2104    MOVS	R1, #4
0x210E	0x481F    LDR	R0, [PC, #124]
0x2110	0xF7FFFACE  BL	_GPIO_Digital_Input+0
0x2114	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_273
L_easymx_v7_TM4C129XNCZAD__gpioInit_272:
0x2116	0x2104    MOVS	R1, #4
0x2118	0x481C    LDR	R0, [PC, #112]
0x211A	0xF7FFFAB3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_273:
0x211E	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_274:
; dir start address is: 4 (R1)
0x2120	0x2901    CMP	R1, #1
0x2122	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_275
; dir end address is: 4 (R1)
0x2124	0x2108    MOVS	R1, #8
0x2126	0x4819    LDR	R0, [PC, #100]
0x2128	0xF7FFFAC2  BL	_GPIO_Digital_Input+0
0x212C	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_276
L_easymx_v7_TM4C129XNCZAD__gpioInit_275:
0x212E	0x2108    MOVS	R1, #8
0x2130	0x4816    LDR	R0, [PC, #88]
0x2132	0xF7FFFAA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_276:
0x2136	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_277:
0x2138	0x2001    MOVS	R0, #1
0x213A	0xE020    B	L_end__gpioInit_2
;__em_c129_gpio.c, 119 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x213C	0x2800    CMP	R0, #0
0x213E	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_241
0x2142	0x2801    CMP	R0, #1
0x2144	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_244
0x2148	0x2802    CMP	R0, #2
0x214A	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_247
0x214E	0x2803    CMP	R0, #3
0x2150	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_250
0x2154	0x2804    CMP	R0, #4
0x2156	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_253
0x215A	0x2805    CMP	R0, #5
0x215C	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_256
0x2160	0x2806    CMP	R0, #6
0x2162	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_259
0x2166	0x2807    CMP	R0, #7
0x2168	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_262
0x216A	0x2808    CMP	R0, #8
0x216C	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_265
0x216E	0x2809    CMP	R0, #9
0x2170	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_268
0x2172	0x280A    CMP	R0, #10
0x2174	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_271
0x2176	0x280B    CMP	R0, #11
0x2178	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x217A	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_277
L_easymx_v7_TM4C129XNCZAD__gpioInit_240:
;__em_c129_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x217C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x217E	0xF8DDE000  LDR	LR, [SP, #0]
0x2182	0xB001    ADD	SP, SP, #4
0x2184	0x4770    BX	LR
0x2186	0xBF00    NOP
0x2188	0xC0004005  	GPIO_PORTE_AHB+0
0x218C	0x90004005  	GPIO_PORTB_AHB+0
0x2190	0x80004005  	GPIO_PORTA_AHB+0
0x2194	0xB0004005  	GPIO_PORTD_AHB+0
0x2198	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_TM4C129XNCZAD.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2538	0xB081    SUB	SP, SP, #4
0x253A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 194 :: 		switch( bus )
0x253E	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x2540	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2542	0xF7FFFC71  BL	easymx_v7_TM4C129XNCZAD__spiInit_1+0
0x2546	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 4 (R1)
0x2548	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x254A	0xF7FFFC83  BL	easymx_v7_TM4C129XNCZAD__spiInit_2+0
0x254E	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x2550	0x2001    MOVS	R0, #1
0x2552	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2554	0x2800    CMP	R0, #0
0x2556	0xD0F3    BEQ	L_mikrobus_spiInit85
0x2558	0x2801    CMP	R0, #1
0x255A	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x255C	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_TM4C129XNCZAD.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x255E	0xF8DDE000  LDR	LR, [SP, #0]
0x2562	0xB001    ADD	SP, SP, #4
0x2564	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_TM4C129XNCZAD__spiInit_1:
;__em_c129_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1E28	0xB081    SUB	SP, SP, #4
0x1E2A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_spi.c, 29 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned)cfg[1], (unsigned)cfg[2] , &_GPIO_MODULE_SPI0_A245_AHB );
0x1E2E	0xF2000108  ADDW	R1, R0, #8
0x1E32	0x680B    LDR	R3, [R1, #0]
0x1E34	0x1D01    ADDS	R1, R0, #4
0x1E36	0x680A    LDR	R2, [R1, #0]
0x1E38	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1E3A	0x4608    MOV	R0, R1
0x1E3C	0xB291    UXTH	R1, R2
0x1E3E	0xB29A    UXTH	R2, R3
0x1E40	0x4B03    LDR	R3, [PC, #12]
0x1E42	0xF7FFFA57  BL	_SPI0_Init_Advanced+0
;__em_c129_spi.c, 30 :: 		return _MIKROBUS_OK;
0x1E46	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_spi.c, 31 :: 		}
L_end__spiInit_1:
0x1E48	0xF8DDE000  LDR	LR, [SP, #0]
0x1E4C	0xB001    ADD	SP, SP, #4
0x1E4E	0x4770    BX	LR
0x1E50	0x2B9C0000  	__GPIO_MODULE_SPI0_A245_AHB+0
; end of easymx_v7_TM4C129XNCZAD__spiInit_1
_SPI0_Init_Advanced:
;__Lib_SPI_03.c, 59 :: 		
; module start address is: 12 (R3)
; master_slave_mode start address is: 4 (R1)
0x12F4	0xB08A    SUB	SP, SP, #40
0x12F6	0xF8CDE000  STR	LR, [SP, #0]
0x12FA	0x9008    STR	R0, [SP, #32]
0x12FC	0x4618    MOV	R0, R3
0x12FE	0xF8AD2024  STRH	R2, [SP, #36]
; module end address is: 12 (R3)
; master_slave_mode end address is: 4 (R1)
; master_slave_mode start address is: 4 (R1)
; module start address is: 0 (R0)
;__Lib_SPI_03.c, 62 :: 		
0x1302	0xF10D0B14  ADD	R11, SP, #20
0x1306	0xF10B0A0B  ADD	R10, R11, #11
0x130A	0xF8DFC12C  LDR	R12, [PC, #300]
0x130E	0xF001F94F  BL	___CC2DW+0
;__Lib_SPI_03.c, 64 :: 		
;__Lib_SPI_03.c, 67 :: 		
0x1312	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 0 (R0)
0x1316	0xF7FFFF43  BL	_GPIO_Alternate_Function_Enable+0
0x131A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_SPI_03.c, 69 :: 		
0x131E	0x2501    MOVS	R5, #1
0x1320	0xB26D    SXTB	R5, R5
0x1322	0x4C46    LDR	R4, [PC, #280]
0x1324	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 70 :: 		
0x1326	0x4C46    LDR	R4, [PC, #280]
; l start address is: 0 (R0)
0x1328	0x6820    LDR	R0, [R4, #0]
; l end address is: 0 (R0)
;__Lib_SPI_03.c, 71 :: 		
0x132A	0x2500    MOVS	R5, #0
0x132C	0xB26D    SXTB	R5, R5
0x132E	0x4C45    LDR	R4, [PC, #276]
0x1330	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 73 :: 		
0x1332	0x4C45    LDR	R4, [PC, #276]
0x1334	0x6021    STR	R1, [R4, #0]
;__Lib_SPI_03.c, 74 :: 		
0x1336	0xF8BD5024  LDRH	R5, [SP, #36]
0x133A	0x4C44    LDR	R4, [PC, #272]
0x133C	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 76 :: 		
0x133E	0x4D44    LDR	R5, [PC, #272]
0x1340	0x4C44    LDR	R4, [PC, #272]
0x1342	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 77 :: 		
0x1344	0x4D44    LDR	R5, [PC, #272]
0x1346	0x4C45    LDR	R4, [PC, #276]
0x1348	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 79 :: 		
0x134A	0xF7FFFF23  BL	_Get_Fosc_kHz+0
;__Lib_SPI_03.c, 80 :: 		
0x134E	0xF24034E8  MOVW	R4, #1000
0x1352	0xFB00F504  MUL	R5, R0, R4
0x1356	0x9C08    LDR	R4, [SP, #32]
0x1358	0xFBB5F4F4  UDIV	R4, R5, R4
0x135C	0x9402    STR	R4, [SP, #8]
;__Lib_SPI_03.c, 82 :: 		
0x135E	0xB929    CBNZ	R1, L_SPI0_Init_Advanced2
; master_slave_mode end address is: 4 (R1)
;__Lib_SPI_03.c, 83 :: 		
0x1360	0x9C02    LDR	R4, [SP, #8]
0x1362	0x2C02    CMP	R4, #2
0x1364	0xDA01    BGE	L_SPI0_Init_Advanced3
;__Lib_SPI_03.c, 84 :: 		
0x1366	0x2402    MOVS	R4, #2
0x1368	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced3:
;__Lib_SPI_03.c, 85 :: 		
0x136A	0xE004    B	L_SPI0_Init_Advanced4
L_SPI0_Init_Advanced2:
;__Lib_SPI_03.c, 87 :: 		
0x136C	0x9C02    LDR	R4, [SP, #8]
0x136E	0x2C0C    CMP	R4, #12
0x1370	0xDA01    BGE	L_SPI0_Init_Advanced5
;__Lib_SPI_03.c, 88 :: 		
0x1372	0x240C    MOVS	R4, #12
0x1374	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced5:
;__Lib_SPI_03.c, 89 :: 		
L_SPI0_Init_Advanced4:
;__Lib_SPI_03.c, 92 :: 		
0x1376	0x2402    MOVS	R4, #2
0x1378	0xB224    SXTH	R4, R4
0x137A	0xF8AD4010  STRH	R4, [SP, #16]
L_SPI0_Init_Advanced6:
0x137E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1382	0xF1B40FFF  CMP	R4, #255
0x1386	0xDA41    BGE	L_SPI0_Init_Advanced7
;__Lib_SPI_03.c, 93 :: 		
; j start address is: 8 (R2)
0x1388	0x2200    MOVS	R2, #0
0x138A	0xB212    SXTH	R2, R2
; j end address is: 8 (R2)
0x138C	0xB210    SXTH	R0, R2
L_SPI0_Init_Advanced9:
; j start address is: 0 (R0)
0x138E	0xF5B07F80  CMP	R0, #256
0x1392	0xDA30    BGE	L_SPI0_Init_Advanced10
;__Lib_SPI_03.c, 94 :: 		
0x1394	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1398	0x1C44    ADDS	R4, R0, #1
0x139A	0xB224    SXTH	R4, R4
0x139C	0x4365    MULS	R5, R4, R5
0x139E	0x9C02    LDR	R4, [SP, #8]
0x13A0	0x1B64    SUB	R4, R4, R5
0x13A2	0x9403    STR	R4, [SP, #12]
;__Lib_SPI_03.c, 96 :: 		
0x13A4	0x2C00    CMP	R4, #0
0x13A6	0xDA04    BGE	L_SPI0_Init_Advanced12
;__Lib_SPI_03.c, 97 :: 		
0x13A8	0x9D03    LDR	R5, [SP, #12]
0x13AA	0xF04F34FF  MOV	R4, #-1
0x13AE	0x436C    MULS	R4, R5, R4
0x13B0	0x9403    STR	R4, [SP, #12]
L_SPI0_Init_Advanced12:
;__Lib_SPI_03.c, 99 :: 		
0x13B2	0xB910    CBNZ	R0, L_SPI0_Init_Advanced13
;__Lib_SPI_03.c, 100 :: 		
0x13B4	0x9C03    LDR	R4, [SP, #12]
0x13B6	0x9406    STR	R4, [SP, #24]
0x13B8	0xE004    B	L_SPI0_Init_Advanced14
L_SPI0_Init_Advanced13:
;__Lib_SPI_03.c, 101 :: 		
0x13BA	0x9D03    LDR	R5, [SP, #12]
0x13BC	0x9C06    LDR	R4, [SP, #24]
0x13BE	0x42AC    CMP	R4, R5
0x13C0	0xDA00    BGE	L_SPI0_Init_Advanced15
; j end address is: 0 (R0)
;__Lib_SPI_03.c, 102 :: 		
0x13C2	0xE018    B	L_SPI0_Init_Advanced10
L_SPI0_Init_Advanced15:
; j start address is: 0 (R0)
L_SPI0_Init_Advanced14:
;__Lib_SPI_03.c, 104 :: 		
0x13C4	0x9D03    LDR	R5, [SP, #12]
0x13C6	0x9C05    LDR	R4, [SP, #20]
0x13C8	0x42AC    CMP	R4, R5
0x13CA	0xDC02    BGT	L__SPI0_Init_Advanced86
0x13CC	0x9C03    LDR	R4, [SP, #12]
0x13CE	0xB104    CBZ	R4, L__SPI0_Init_Advanced85
0x13D0	0xE007    B	L_SPI0_Init_Advanced18
L__SPI0_Init_Advanced86:
L__SPI0_Init_Advanced85:
;__Lib_SPI_03.c, 105 :: 		
0x13D2	0x9C03    LDR	R4, [SP, #12]
0x13D4	0x9405    STR	R4, [SP, #20]
;__Lib_SPI_03.c, 106 :: 		
0x13D6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x13DA	0xF88D401C  STRB	R4, [SP, #28]
;__Lib_SPI_03.c, 107 :: 		
0x13DE	0xF88D001D  STRB	R0, [SP, #29]
;__Lib_SPI_03.c, 108 :: 		
L_SPI0_Init_Advanced18:
;__Lib_SPI_03.c, 110 :: 		
0x13E2	0x9C05    LDR	R4, [SP, #20]
0x13E4	0xB91C    CBNZ	R4, L_SPI0_Init_Advanced19
; j end address is: 0 (R0)
;__Lib_SPI_03.c, 111 :: 		
0x13E6	0x2401    MOVS	R4, #1
0x13E8	0xF88D401E  STRB	R4, [SP, #30]
;__Lib_SPI_03.c, 112 :: 		
0x13EC	0xE003    B	L_SPI0_Init_Advanced10
;__Lib_SPI_03.c, 113 :: 		
L_SPI0_Init_Advanced19:
;__Lib_SPI_03.c, 93 :: 		
; j start address is: 0 (R0)
0x13EE	0x1C44    ADDS	R4, R0, #1
; j end address is: 0 (R0)
; j start address is: 8 (R2)
0x13F0	0xB222    SXTH	R2, R4
;__Lib_SPI_03.c, 115 :: 		
0x13F2	0xB210    SXTH	R0, R2
; j end address is: 8 (R2)
0x13F4	0xE7CB    B	L_SPI0_Init_Advanced9
L_SPI0_Init_Advanced10:
;__Lib_SPI_03.c, 116 :: 		
0x13F6	0xF89D401E  LDRB	R4, [SP, #30]
0x13FA	0x2C01    CMP	R4, #1
0x13FC	0xD100    BNE	L_SPI0_Init_Advanced20
;__Lib_SPI_03.c, 117 :: 		
0x13FE	0xE005    B	L_SPI0_Init_Advanced7
L_SPI0_Init_Advanced20:
;__Lib_SPI_03.c, 92 :: 		
0x1400	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1404	0x1CA4    ADDS	R4, R4, #2
0x1406	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_SPI_03.c, 118 :: 		
0x140A	0xE7B8    B	L_SPI0_Init_Advanced6
L_SPI0_Init_Advanced7:
;__Lib_SPI_03.c, 120 :: 		
0x140C	0xF89D501C  LDRB	R5, [SP, #28]
0x1410	0x4C13    LDR	R4, [PC, #76]
0x1412	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 121 :: 		
0x1414	0xF89D401D  LDRB	R4, [SP, #29]
0x1418	0x0225    LSLS	R5, R4, #8
0x141A	0xB22D    SXTH	R5, R5
0x141C	0x4C0B    LDR	R4, [PC, #44]
0x141E	0x6824    LDR	R4, [R4, #0]
0x1420	0xEA440505  ORR	R5, R4, R5, LSL #0
0x1424	0x4C09    LDR	R4, [PC, #36]
0x1426	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 123 :: 		
0x1428	0x2501    MOVS	R5, #1
0x142A	0xB26D    SXTB	R5, R5
0x142C	0x4C05    LDR	R4, [PC, #20]
0x142E	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 125 :: 		
L_end_SPI0_Init_Advanced:
0x1430	0xF8DDE000  LDR	LR, [SP, #0]
0x1434	0xB00A    ADD	SP, SP, #40
0x1436	0x4770    BX	LR
0x1438	0x2D7C0000  	?ICSSPI0_Init_Advanced_difference_L0+0
0x143C	0xC38043FC  	SYSCTL_RCGCSSI+0
0x1440	0xE61C400F  	SYSCTL_RCGCSSI+0
0x1444	0x00844210  	SSI_CR1_SSE_bit+0
0x1448	0x80044000  	SSI0_CR1+0
0x144C	0x80004000  	SSI0_CR0+0
0x1450	0x08E50000  	_SPI0_Read+0
0x1454	0x00F02000  	_SPI_Rd_Ptr+0
0x1458	0x17550000  	_SPI0_Write+0
0x145C	0x00F42000  	_SPI_Wr_Ptr+0
0x1460	0x80104000  	SSI0_CPSR+0
; end of _SPI0_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x11A0	0xB081    SUB	SP, SP, #4
0x11A2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x11A6	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x11AA	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x11AC	0xF10A01D8  ADD	R1, R10, #216
0x11B0	0x7809    LDRB	R1, [R1, #0]
0x11B2	0x458B    CMP	R11, R1
0x11B4	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x11B6	0x210C    MOVS	R1, #12
0x11B8	0xFB0BF101  MUL	R1, R11, R1
0x11BC	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x11C0	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x11C2	0xF10C0108  ADD	R1, R12, #8
0x11C6	0x7809    LDRB	R1, [R1, #0]
0x11C8	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x11CA	0xF10C0108  ADD	R1, R12, #8
0x11CE	0x7809    LDRB	R1, [R1, #0]
0x11D0	0xB2CC    UXTB	R4, R1
0x11D2	0xF10C0106  ADD	R1, R12, #6
0x11D6	0x8809    LDRH	R1, [R1, #0]
0x11D8	0xB28B    UXTH	R3, R1
0x11DA	0xF10C0104  ADD	R1, R12, #4
0x11DE	0x7809    LDRB	R1, [R1, #0]
0x11E0	0xB2CA    UXTB	R2, R1
0x11E2	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x11E6	0x4608    MOV	R0, R1
0x11E8	0xB2D1    UXTB	R1, R2
0x11EA	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x11EC	0xB410    PUSH	(R4)
0x11EE	0xF7FFFD11  BL	_GPIO_Config+0
0x11F2	0xB001    ADD	SP, SP, #4
0x11F4	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x11F6	0xF10C0108  ADD	R1, R12, #8
0x11FA	0x7809    LDRB	R1, [R1, #0]
0x11FC	0xB2CC    UXTB	R4, R1
0x11FE	0xF10C0106  ADD	R1, R12, #6
0x1202	0x8809    LDRH	R1, [R1, #0]
0x1204	0xB28B    UXTH	R3, R1
0x1206	0xF10C0104  ADD	R1, R12, #4
0x120A	0x7809    LDRB	R1, [R1, #0]
0x120C	0xB2CA    UXTB	R2, R1
0x120E	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x1212	0x4608    MOV	R0, R1
0x1214	0xB2D1    UXTB	R1, R2
0x1216	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x1218	0xB410    PUSH	(R4)
0x121A	0xF7FFFCFB  BL	_GPIO_Config+0
0x121E	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x1220	0xF10B0B01  ADD	R11, R11, #1
0x1224	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x1228	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x122A	0xF8DDE000  LDR	LR, [SP, #0]
0x122E	0xB001    ADD	SP, SP, #4
0x1230	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x1194	0x4801    LDR	R0, [PC, #4]
0x1196	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x1198	0x4770    BX	LR
0x119A	0xBF00    NOP
0x119C	0x00C42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_TM4C129XNCZAD__spiInit_2:
;__em_c129_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1E54	0xB081    SUB	SP, SP, #4
0x1E56	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_spi.c, 35 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned)cfg[1], (unsigned)cfg[2] , &_GPIO_MODULE_SPI0_A245_AHB );
0x1E5A	0xF2000108  ADDW	R1, R0, #8
0x1E5E	0x680B    LDR	R3, [R1, #0]
0x1E60	0x1D01    ADDS	R1, R0, #4
0x1E62	0x680A    LDR	R2, [R1, #0]
0x1E64	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x1E66	0x4608    MOV	R0, R1
0x1E68	0xB291    UXTH	R1, R2
0x1E6A	0xB29A    UXTH	R2, R3
0x1E6C	0x4B03    LDR	R3, [PC, #12]
0x1E6E	0xF7FFFA41  BL	_SPI0_Init_Advanced+0
;__em_c129_spi.c, 36 :: 		return _MIKROBUS_OK;
0x1E72	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_spi.c, 37 :: 		}
L_end__spiInit_2:
0x1E74	0xF8DDE000  LDR	LR, [SP, #0]
0x1E78	0xB001    ADD	SP, SP, #4
0x1E7A	0x4770    BX	LR
0x1E7C	0x2B9C0000  	__GPIO_MODULE_SPI0_A245_AHB+0
; end of easymx_v7_TM4C129XNCZAD__spiInit_2
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2568	0xB081    SUB	SP, SP, #4
0x256A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x256E	0xE011    B	L_mikrobus_logInit93
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit95:
0x2570	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2572	0xF7FFFE13  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x2576	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit96:
; baud start address is: 4 (R1)
0x2578	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x257A	0xF7FFFE43  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x257E	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit97:
; baud start address is: 4 (R1)
0x2580	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x2582	0xF7FFFE51  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x2586	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit98:
; baud start address is: 4 (R1)
0x2588	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x258A	0xF7FFFE19  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x258E	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit99:
0x2590	0x2001    MOVS	R0, #1
0x2592	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x2594	0x2800    CMP	R0, #0
0x2596	0xD0EB    BEQ	L_mikrobus_logInit95
0x2598	0x2801    CMP	R0, #1
0x259A	0xD0ED    BEQ	L_mikrobus_logInit96
0x259C	0x2820    CMP	R0, #32
0x259E	0xD0EF    BEQ	L_mikrobus_logInit97
0x25A0	0x2830    CMP	R0, #48
0x25A2	0xD0F1    BEQ	L_mikrobus_logInit98
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x25A4	0xE7F4    B	L_mikrobus_logInit99
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x25A6	0xF8DDE000  LDR	LR, [SP, #0]
0x25AA	0xB001    ADD	SP, SP, #4
0x25AC	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x219C	0xB081    SUB	SP, SP, #4
0x219E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x21A2	0xF7FFFBC7  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x21A6	0x4A04    LDR	R2, [PC, #16]
0x21A8	0x4904    LDR	R1, [PC, #16]
0x21AA	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x21AC	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x21AE	0xF8DDE000  LDR	LR, [SP, #0]
0x21B2	0xB001    ADD	SP, SP, #4
0x21B4	0x4770    BX	LR
0x21B6	0xBF00    NOP
0x21B8	0x18FD0000  	_UART5_Write+0
0x21BC	0x00A02000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x1934	0xB082    SUB	SP, SP, #8
0x1936	0xF8CDE000  STR	LR, [SP, #0]
0x193A	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x193C	0x4A21    LDR	R2, [PC, #132]
0x193E	0x4922    LDR	R1, [PC, #136]
0x1940	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x1942	0x4A22    LDR	R2, [PC, #136]
0x1944	0x4922    LDR	R1, [PC, #136]
0x1946	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x1948	0x4A22    LDR	R2, [PC, #136]
0x194A	0x4923    LDR	R1, [PC, #140]
0x194C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x194E	0x4A23    LDR	R2, [PC, #140]
0x1950	0x4923    LDR	R1, [PC, #140]
0x1952	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x1954	0x9301    STR	R3, [SP, #4]
0x1956	0x4823    LDR	R0, [PC, #140]
0x1958	0xF7FFFC22  BL	_GPIO_Alternate_Function_Enable+0
0x195C	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x195E	0x2201    MOVS	R2, #1
0x1960	0xB252    SXTB	R2, R2
0x1962	0x4921    LDR	R1, [PC, #132]
0x1964	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x1966	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x1968	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x196A	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x196C	0xF7FFF8C8  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x1970	0xF7FFFC10  BL	_Get_Fosc_kHz+0
0x1974	0xF24031E8  MOVW	R1, #1000
0x1978	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x197C	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x197E	0x0119    LSLS	R1, R3, #4
0x1980	0x4291    CMP	R1, R2
0x1982	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x1984	0x2201    MOVS	R2, #1
0x1986	0xB252    SXTB	R2, R2
0x1988	0x4918    LDR	R1, [PC, #96]
0x198A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x198C	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x198E	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x1990	0x2200    MOVS	R2, #0
0x1992	0xB252    SXTB	R2, R2
0x1994	0x4915    LDR	R1, [PC, #84]
0x1996	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1998	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x199A	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x199C	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x19A0	0x1C49    ADDS	R1, R1, #1
0x19A2	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x19A4	0x099A    LSRS	R2, R3, #6
0x19A6	0x4912    LDR	R1, [PC, #72]
0x19A8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x19AA	0xF003023F  AND	R2, R3, #63
0x19AE	0x4911    LDR	R1, [PC, #68]
0x19B0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x19B2	0x2260    MOVS	R2, #96
0x19B4	0x4910    LDR	R1, [PC, #64]
0x19B6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x19B8	0xF7FFF8F0  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x19BC	0xF8DDE000  LDR	LR, [SP, #0]
0x19C0	0xB002    ADD	SP, SP, #8
0x19C2	0x4770    BX	LR
0x19C4	0x18FD0000  	_UART5_Write+0
0x19C8	0x00F82000  	_UART_Wr_Ptr+0
0x19CC	0xFFFFFFFF  	_UART5_Read+0
0x19D0	0x00FC2000  	_UART_Rd_Ptr+0
0x19D4	0xFFFFFFFF  	_UART5_Data_Ready+0
0x19D8	0x01002000  	_UART_Rdy_Ptr+0
0x19DC	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x19E0	0x01042000  	_UART_Tx_Idle_Ptr+0
0x19E4	0x2AC00000  	__GPIO_MODULE_UART5_H67_AHB+0
0x19E8	0xC31443FC  	SYSCTL_RCGCUART+0
0x19EC	0x06144222  	UART5_CTL+0
0x19F0	0x10244001  	UART5_IBRD+0
0x19F4	0x10284001  	UART5_FBRD+0
0x19F8	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x0B00	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x0B02	0x2100    MOVS	R1, #0
0x0B04	0xB249    SXTB	R1, R1
0x0B06	0x4804    LDR	R0, [PC, #16]
0x0B08	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x0B0A	0x4804    LDR	R0, [PC, #16]
0x0B0C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x0B0E	0x4804    LDR	R0, [PC, #16]
0x0B10	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x0B12	0xB001    ADD	SP, SP, #4
0x0B14	0x4770    BX	LR
0x0B16	0xBF00    NOP
0x0B18	0x06004222  	UART5_CTL+0
0x0B1C	0x06204222  	UART5_CTL+0
0x0B20	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x0B9C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x0B9E	0x2101    MOVS	R1, #1
0x0BA0	0xB249    SXTB	R1, R1
0x0BA2	0x4804    LDR	R0, [PC, #16]
0x0BA4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x0BA6	0x4804    LDR	R0, [PC, #16]
0x0BA8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x0BAA	0x4804    LDR	R0, [PC, #16]
0x0BAC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x0BAE	0xB001    ADD	SP, SP, #4
0x0BB0	0x4770    BX	LR
0x0BB2	0xBF00    NOP
0x0BB4	0x06004222  	UART5_CTL+0
0x0BB8	0x06204222  	UART5_CTL+0
0x0BBC	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x2204	0xB081    SUB	SP, SP, #4
0x2206	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x220A	0xF7FFFC19  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x220E	0x4A04    LDR	R2, [PC, #16]
0x2210	0x4904    LDR	R1, [PC, #16]
0x2212	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x2214	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x2216	0xF8DDE000  LDR	LR, [SP, #0]
0x221A	0xB001    ADD	SP, SP, #4
0x221C	0x4770    BX	LR
0x221E	0xBF00    NOP
0x2220	0x17850000  	_UART7_Write+0
0x2224	0x00A02000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x1A40	0xB082    SUB	SP, SP, #8
0x1A42	0xF8CDE000  STR	LR, [SP, #0]
0x1A46	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x1A48	0x4A21    LDR	R2, [PC, #132]
0x1A4A	0x4922    LDR	R1, [PC, #136]
0x1A4C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x1A4E	0x4A22    LDR	R2, [PC, #136]
0x1A50	0x4922    LDR	R1, [PC, #136]
0x1A52	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x1A54	0x4A22    LDR	R2, [PC, #136]
0x1A56	0x4923    LDR	R1, [PC, #140]
0x1A58	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x1A5A	0x4A23    LDR	R2, [PC, #140]
0x1A5C	0x4923    LDR	R1, [PC, #140]
0x1A5E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x1A60	0x9301    STR	R3, [SP, #4]
0x1A62	0x4823    LDR	R0, [PC, #140]
0x1A64	0xF7FFFB9C  BL	_GPIO_Alternate_Function_Enable+0
0x1A68	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x1A6A	0x2201    MOVS	R2, #1
0x1A6C	0xB252    SXTB	R2, R2
0x1A6E	0x4921    LDR	R1, [PC, #132]
0x1A70	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x1A72	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x1A74	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x1A76	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x1A78	0xF7FFF870  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x1A7C	0xF7FFFB8A  BL	_Get_Fosc_kHz+0
0x1A80	0xF24031E8  MOVW	R1, #1000
0x1A84	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1A88	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x1A8A	0x0119    LSLS	R1, R3, #4
0x1A8C	0x4291    CMP	R1, R2
0x1A8E	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x1A90	0x2201    MOVS	R2, #1
0x1A92	0xB252    SXTB	R2, R2
0x1A94	0x4918    LDR	R1, [PC, #96]
0x1A96	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x1A98	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x1A9A	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x1A9C	0x2200    MOVS	R2, #0
0x1A9E	0xB252    SXTB	R2, R2
0x1AA0	0x4915    LDR	R1, [PC, #84]
0x1AA2	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1AA4	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x1AA6	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1AA8	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1AAC	0x1C49    ADDS	R1, R1, #1
0x1AAE	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x1AB0	0x099A    LSRS	R2, R3, #6
0x1AB2	0x4912    LDR	R1, [PC, #72]
0x1AB4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x1AB6	0xF003023F  AND	R2, R3, #63
0x1ABA	0x4911    LDR	R1, [PC, #68]
0x1ABC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x1ABE	0x2260    MOVS	R2, #96
0x1AC0	0x4910    LDR	R1, [PC, #64]
0x1AC2	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x1AC4	0xF7FFFC04  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x1AC8	0xF8DDE000  LDR	LR, [SP, #0]
0x1ACC	0xB002    ADD	SP, SP, #8
0x1ACE	0x4770    BX	LR
0x1AD0	0x17850000  	_UART7_Write+0
0x1AD4	0x00F82000  	_UART_Wr_Ptr+0
0x1AD8	0xFFFFFFFF  	_UART7_Read+0
0x1ADC	0x00FC2000  	_UART_Rd_Ptr+0
0x1AE0	0xFFFFFFFF  	_UART7_Data_Ready+0
0x1AE4	0x01002000  	_UART_Rdy_Ptr+0
0x1AE8	0xFFFFFFFF  	_UART7_Tx_Idle+0
0x1AEC	0x01042000  	_UART_Tx_Idle_Ptr+0
0x1AF0	0x29E40000  	__GPIO_MODULE_UART7_C45_AHB+0
0x1AF4	0xC31C43FC  	SYSCTL_RCGCUART+0
0x1AF8	0x06144226  	UART7_CTL+0
0x1AFC	0x30244001  	UART7_IBRD+0
0x1B00	0x30284001  	UART7_FBRD+0
0x1B04	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x0B5C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x0B5E	0x2100    MOVS	R1, #0
0x0B60	0xB249    SXTB	R1, R1
0x0B62	0x4804    LDR	R0, [PC, #16]
0x0B64	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x0B66	0x4804    LDR	R0, [PC, #16]
0x0B68	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x0B6A	0x4804    LDR	R0, [PC, #16]
0x0B6C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x0B6E	0xB001    ADD	SP, SP, #4
0x0B70	0x4770    BX	LR
0x0B72	0xBF00    NOP
0x0B74	0x06004226  	UART7_CTL+0
0x0B78	0x06204226  	UART7_CTL+0
0x0B7C	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x12D0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x12D2	0x2101    MOVS	R1, #1
0x12D4	0xB249    SXTB	R1, R1
0x12D6	0x4804    LDR	R0, [PC, #16]
0x12D8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x12DA	0x4804    LDR	R0, [PC, #16]
0x12DC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x12DE	0x4804    LDR	R0, [PC, #16]
0x12E0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x12E2	0xB001    ADD	SP, SP, #4
0x12E4	0x4770    BX	LR
0x12E6	0xBF00    NOP
0x12E8	0x06004226  	UART7_CTL+0
0x12EC	0x06204226  	UART7_CTL+0
0x12F0	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x2228	0xB081    SUB	SP, SP, #4
0x222A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x222E	0xF7FFF9BB  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x2232	0x4A04    LDR	R2, [PC, #16]
0x2234	0x4904    LDR	R1, [PC, #16]
0x2236	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x2238	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x223A	0xF8DDE000  LDR	LR, [SP, #0]
0x223E	0xB001    ADD	SP, SP, #4
0x2240	0x4770    BX	LR
0x2242	0xBF00    NOP
0x2244	0x19190000  	_UART2_Write+0
0x2248	0x00A02000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x15A8	0xB082    SUB	SP, SP, #8
0x15AA	0xF8CDE000  STR	LR, [SP, #0]
0x15AE	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x15B0	0x4A21    LDR	R2, [PC, #132]
0x15B2	0x4922    LDR	R1, [PC, #136]
0x15B4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x15B6	0x4A22    LDR	R2, [PC, #136]
0x15B8	0x4922    LDR	R1, [PC, #136]
0x15BA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x15BC	0x4A22    LDR	R2, [PC, #136]
0x15BE	0x4923    LDR	R1, [PC, #140]
0x15C0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x15C2	0x4A23    LDR	R2, [PC, #140]
0x15C4	0x4923    LDR	R1, [PC, #140]
0x15C6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x15C8	0x9301    STR	R3, [SP, #4]
0x15CA	0x4823    LDR	R0, [PC, #140]
0x15CC	0xF7FFFDE8  BL	_GPIO_Alternate_Function_Enable+0
0x15D0	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x15D2	0x2201    MOVS	R2, #1
0x15D4	0xB252    SXTB	R2, R2
0x15D6	0x4921    LDR	R1, [PC, #132]
0x15D8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x15DA	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x15DC	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x15DE	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x15E0	0xF7FFFE56  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x15E4	0xF7FFFDD6  BL	_Get_Fosc_kHz+0
0x15E8	0xF24031E8  MOVW	R1, #1000
0x15EC	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x15F0	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x15F2	0x0119    LSLS	R1, R3, #4
0x15F4	0x4291    CMP	R1, R2
0x15F6	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x15F8	0x2201    MOVS	R2, #1
0x15FA	0xB252    SXTB	R2, R2
0x15FC	0x4918    LDR	R1, [PC, #96]
0x15FE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x1600	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x1602	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x1604	0x2200    MOVS	R2, #0
0x1606	0xB252    SXTB	R2, R2
0x1608	0x4915    LDR	R1, [PC, #84]
0x160A	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x160C	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x160E	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1610	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1614	0x1C49    ADDS	R1, R1, #1
0x1616	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x1618	0x099A    LSRS	R2, R3, #6
0x161A	0x4912    LDR	R1, [PC, #72]
0x161C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x161E	0xF003023F  AND	R2, R3, #63
0x1622	0x4911    LDR	R1, [PC, #68]
0x1624	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x1626	0x2260    MOVS	R2, #96
0x1628	0x4910    LDR	R1, [PC, #64]
0x162A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x162C	0xF7FFFE10  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x1630	0xF8DDE000  LDR	LR, [SP, #0]
0x1634	0xB002    ADD	SP, SP, #8
0x1636	0x4770    BX	LR
0x1638	0x19190000  	_UART2_Write+0
0x163C	0x00F82000  	_UART_Wr_Ptr+0
0x1640	0xFFFFFFFF  	_UART2_Read+0
0x1644	0x00FC2000  	_UART_Rd_Ptr+0
0x1648	0xFFFFFFFF  	_UART2_Data_Ready+0
0x164C	0x01002000  	_UART_Rdy_Ptr+0
0x1650	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1654	0x01042000  	_UART_Tx_Idle_Ptr+0
0x1658	0x29080000  	__GPIO_MODULE_UART2_D45_AHB+0
0x165C	0xC30843FC  	SYSCTL_RCGCUART+0
0x1660	0x0614421C  	UART2_CTL+0
0x1664	0xE0244000  	UART2_IBRD+0
0x1668	0xE0284000  	UART2_FBRD+0
0x166C	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x1290	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x1292	0x2100    MOVS	R1, #0
0x1294	0xB249    SXTB	R1, R1
0x1296	0x4804    LDR	R0, [PC, #16]
0x1298	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x129A	0x4804    LDR	R0, [PC, #16]
0x129C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x129E	0x4804    LDR	R0, [PC, #16]
0x12A0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x12A2	0xB001    ADD	SP, SP, #4
0x12A4	0x4770    BX	LR
0x12A6	0xBF00    NOP
0x12A8	0x0600421C  	UART2_CTL+0
0x12AC	0x0620421C  	UART2_CTL+0
0x12B0	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x1250	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x1252	0x2101    MOVS	R1, #1
0x1254	0xB249    SXTB	R1, R1
0x1256	0x4804    LDR	R0, [PC, #16]
0x1258	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x125A	0x4804    LDR	R0, [PC, #16]
0x125C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x125E	0x4804    LDR	R0, [PC, #16]
0x1260	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x1262	0xB001    ADD	SP, SP, #4
0x1264	0x4770    BX	LR
0x1266	0xBF00    NOP
0x1268	0x0600421C  	UART2_CTL+0
0x126C	0x0620421C  	UART2_CTL+0
0x1270	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x21C0	0xB081    SUB	SP, SP, #4
0x21C2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x21C6	0xF7FFFC3B  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x21CA	0x4A04    LDR	R2, [PC, #16]
0x21CC	0x4904    LDR	R1, [PC, #16]
0x21CE	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x21D0	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x21D2	0xF8DDE000  LDR	LR, [SP, #0]
0x21D6	0xB001    ADD	SP, SP, #4
0x21D8	0x4770    BX	LR
0x21DA	0xBF00    NOP
0x21DC	0x17850000  	_UART7_Write+0
0x21E0	0x00A02000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x2494	0xB083    SUB	SP, SP, #12
0x2496	0xF8CDE000  STR	LR, [SP, #0]
0x249A	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x249C	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x249E	0x220D    MOVS	R2, #13
0x24A0	0xF88D2008  STRB	R2, [SP, #8]
0x24A4	0x220A    MOVS	R2, #10
0x24A6	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x24AA	0xE01F    B	L_mikrobus_logWrite100
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite102:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x24AC	0xF7FFFE9A  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x24B0	0xE023    B	L_mikrobus_logWrite101
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite103:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite104:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x24B2	0x7802    LDRB	R2, [R0, #0]
0x24B4	0xB12A    CBZ	R2, L_mikrobus_logWrite105
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x24B6	0x9001    STR	R0, [SP, #4]
0x24B8	0xF7FFFE94  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x24BC	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x24BE	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x24C0	0xE7F7    B	L_mikrobus_logWrite104
L_mikrobus_logWrite105:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x24C2	0xE01A    B	L_mikrobus_logWrite101
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite106:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite107:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x24C4	0x7802    LDRB	R2, [R0, #0]
0x24C6	0xB12A    CBZ	R2, L_mikrobus_logWrite108
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x24C8	0x9001    STR	R0, [SP, #4]
0x24CA	0xF7FFFE8B  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x24CE	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x24D0	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x24D2	0xE7F7    B	L_mikrobus_logWrite107
L_mikrobus_logWrite108:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x24D4	0xAA02    ADD	R2, SP, #8
0x24D6	0x4610    MOV	R0, R2
0x24D8	0xF7FFFE84  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x24DC	0xF10D0209  ADD	R2, SP, #9
0x24E0	0x4610    MOV	R0, R2
0x24E2	0xF7FFFE7F  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x24E6	0xE008    B	L_mikrobus_logWrite101
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite109:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x24E8	0x2006    MOVS	R0, #6
0x24EA	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite100:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x24EC	0x2900    CMP	R1, #0
0x24EE	0xD0DD    BEQ	L_mikrobus_logWrite102
0x24F0	0x2901    CMP	R1, #1
0x24F2	0xD0DE    BEQ	L_mikrobus_logWrite103
0x24F4	0x2902    CMP	R1, #2
0x24F6	0xD0E5    BEQ	L_mikrobus_logWrite106
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x24F8	0xE7F6    B	L_mikrobus_logWrite109
L_mikrobus_logWrite101:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x24FA	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x24FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2500	0xB003    ADD	SP, SP, #12
0x2502	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x21E4	0xB081    SUB	SP, SP, #4
0x21E6	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x21EA	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x21EC	0xB2CC    UXTB	R4, R1
0x21EE	0xB2A0    UXTH	R0, R4
0x21F0	0x4C03    LDR	R4, [PC, #12]
0x21F2	0x6824    LDR	R4, [R4, #0]
0x21F4	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x21F6	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x21F8	0xF8DDE000  LDR	LR, [SP, #0]
0x21FC	0xB001    ADD	SP, SP, #4
0x21FE	0x4770    BX	LR
0x2200	0x00A02000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_SPI0_Write:
;__Lib_SPI_03.c, 53 :: 		
; data_out start address is: 0 (R0)
0x1754	0xB081    SUB	SP, SP, #4
0x1756	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 54 :: 		
; data_out end address is: 0 (R0)
0x175A	0xF7FFF8C3  BL	_SPI0_Read+0
;__Lib_SPI_03.c, 55 :: 		
L_end_SPI0_Write:
0x175E	0xF8DDE000  LDR	LR, [SP, #0]
0x1762	0xB001    ADD	SP, SP, #4
0x1764	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI_03.c, 45 :: 		
; buffer start address is: 0 (R0)
0x08E4	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 46 :: 		
0x08E6	0x4905    LDR	R1, [PC, #20]
0x08E8	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 47 :: 		
L_SPI0_Read0:
0x08EA	0x4905    LDR	R1, [PC, #20]
0x08EC	0x6809    LDR	R1, [R1, #0]
0x08EE	0xB901    CBNZ	R1, L_SPI0_Read1
0x08F0	0xE7FB    B	L_SPI0_Read0
L_SPI0_Read1:
;__Lib_SPI_03.c, 48 :: 		
0x08F2	0x4902    LDR	R1, [PC, #8]
0x08F4	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 49 :: 		
L_end_SPI0_Read:
0x08F6	0xB001    ADD	SP, SP, #4
0x08F8	0x4770    BX	LR
0x08FA	0xBF00    NOP
0x08FC	0x80084000  	SSI0_DR+0
0x0900	0x01884210  	SSI0_SR+0
; end of _SPI0_Read
_SPI1_Write:
;__Lib_SPI_03.c, 147 :: 		
; data_out start address is: 0 (R0)
0x1594	0xB081    SUB	SP, SP, #4
0x1596	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 148 :: 		
; data_out end address is: 0 (R0)
0x159A	0xF7FFF993  BL	_SPI1_Read+0
;__Lib_SPI_03.c, 149 :: 		
L_end_SPI1_Write:
0x159E	0xF8DDE000  LDR	LR, [SP, #0]
0x15A2	0xB001    ADD	SP, SP, #4
0x15A4	0x4770    BX	LR
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_03.c, 139 :: 		
; buffer start address is: 0 (R0)
0x08C4	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 140 :: 		
0x08C6	0x4905    LDR	R1, [PC, #20]
0x08C8	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 141 :: 		
L_SPI1_Read21:
0x08CA	0x4905    LDR	R1, [PC, #20]
0x08CC	0x6809    LDR	R1, [R1, #0]
0x08CE	0xB901    CBNZ	R1, L_SPI1_Read22
0x08D0	0xE7FB    B	L_SPI1_Read21
L_SPI1_Read22:
;__Lib_SPI_03.c, 142 :: 		
0x08D2	0x4902    LDR	R1, [PC, #8]
0x08D4	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 143 :: 		
L_end_SPI1_Read:
0x08D6	0xB001    ADD	SP, SP, #4
0x08D8	0x4770    BX	LR
0x08DA	0xBF00    NOP
0x08DC	0x90084000  	SSI1_DR+0
0x08E0	0x01884212  	SSI1_SR+0
; end of _SPI1_Read
_SPI2_Write:
;__Lib_SPI_03.c, 241 :: 		
; data_out start address is: 0 (R0)
0x19FC	0xB081    SUB	SP, SP, #4
0x19FE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 242 :: 		
; data_out end address is: 0 (R0)
0x1A02	0xF7FEFF4F  BL	_SPI2_Read+0
;__Lib_SPI_03.c, 243 :: 		
L_end_SPI2_Write:
0x1A06	0xF8DDE000  LDR	LR, [SP, #0]
0x1A0A	0xB001    ADD	SP, SP, #4
0x1A0C	0x4770    BX	LR
; end of _SPI2_Write
_SPI2_Read:
;__Lib_SPI_03.c, 233 :: 		
; buffer start address is: 0 (R0)
0x08A4	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 234 :: 		
0x08A6	0x4905    LDR	R1, [PC, #20]
0x08A8	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 235 :: 		
L_SPI2_Read42:
0x08AA	0x4905    LDR	R1, [PC, #20]
0x08AC	0x6809    LDR	R1, [R1, #0]
0x08AE	0xB901    CBNZ	R1, L_SPI2_Read43
0x08B0	0xE7FB    B	L_SPI2_Read42
L_SPI2_Read43:
;__Lib_SPI_03.c, 236 :: 		
0x08B2	0x4902    LDR	R1, [PC, #8]
0x08B4	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 237 :: 		
L_end_SPI2_Read:
0x08B6	0xB001    ADD	SP, SP, #4
0x08B8	0x4770    BX	LR
0x08BA	0xBF00    NOP
0x08BC	0xA0084000  	SSI2_DR+0
0x08C0	0x01884214  	SSI2_SR+0
; end of _SPI2_Read
_SPI3_Write:
;__Lib_SPI_03.c, 335 :: 		
; data_out start address is: 0 (R0)
0x1A10	0xB081    SUB	SP, SP, #4
0x1A12	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 336 :: 		
; data_out end address is: 0 (R0)
0x1A16	0xF7FEFF75  BL	_SPI3_Read+0
;__Lib_SPI_03.c, 337 :: 		
L_end_SPI3_Write:
0x1A1A	0xF8DDE000  LDR	LR, [SP, #0]
0x1A1E	0xB001    ADD	SP, SP, #4
0x1A20	0x4770    BX	LR
; end of _SPI3_Write
_SPI3_Read:
;__Lib_SPI_03.c, 327 :: 		
; buffer start address is: 0 (R0)
0x0904	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 328 :: 		
0x0906	0x4905    LDR	R1, [PC, #20]
0x0908	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 329 :: 		
L_SPI3_Read63:
0x090A	0x4905    LDR	R1, [PC, #20]
0x090C	0x6809    LDR	R1, [R1, #0]
0x090E	0xB901    CBNZ	R1, L_SPI3_Read64
0x0910	0xE7FB    B	L_SPI3_Read63
L_SPI3_Read64:
;__Lib_SPI_03.c, 330 :: 		
0x0912	0x4902    LDR	R1, [PC, #8]
0x0914	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 331 :: 		
L_end_SPI3_Read:
0x0916	0xB001    ADD	SP, SP, #4
0x0918	0x4770    BX	LR
0x091A	0xBF00    NOP
0x091C	0xB0084000  	SSI3_DR+0
0x0920	0x01884216  	SSI3_SR+0
; end of _SPI3_Read
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x1B08	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x1B0A	0x4904    LDR	R1, [PC, #16]
0x1B0C	0x6809    LDR	R1, [R1, #0]
0x1B0E	0xB101    CBZ	R1, L_UART0_Write1
0x1B10	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x1B12	0x4903    LDR	R1, [PC, #12]
0x1B14	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x1B16	0xB001    ADD	SP, SP, #4
0x1B18	0x4770    BX	LR
0x1B1A	0xBF00    NOP
0x1B1C	0x03144218  	UART0_FR+0
0x1B20	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x1A24	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x1A26	0x4904    LDR	R1, [PC, #16]
0x1A28	0x6809    LDR	R1, [R1, #0]
0x1A2A	0xB101    CBZ	R1, L_UART1_Write19
0x1A2C	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x1A2E	0x4903    LDR	R1, [PC, #12]
0x1A30	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x1A32	0xB001    ADD	SP, SP, #4
0x1A34	0x4770    BX	LR
0x1A36	0xBF00    NOP
0x1A38	0x0314421A  	UART1_FR+0
0x1A3C	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x1918	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x191A	0x4904    LDR	R1, [PC, #16]
0x191C	0x6809    LDR	R1, [R1, #0]
0x191E	0xB101    CBZ	R1, L_UART2_Write37
0x1920	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x1922	0x4903    LDR	R1, [PC, #12]
0x1924	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x1926	0xB001    ADD	SP, SP, #4
0x1928	0x4770    BX	LR
0x192A	0xBF00    NOP
0x192C	0x0314421C  	UART2_FR+0
0x1930	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x18C4	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x18C6	0x4904    LDR	R1, [PC, #16]
0x18C8	0x6809    LDR	R1, [R1, #0]
0x18CA	0xB101    CBZ	R1, L_UART3_Write55
0x18CC	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x18CE	0x4903    LDR	R1, [PC, #12]
0x18D0	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x18D2	0xB001    ADD	SP, SP, #4
0x18D4	0x4770    BX	LR
0x18D6	0xBF00    NOP
0x18D8	0x0314421E  	UART3_FR+0
0x18DC	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x18E0	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x18E2	0x4904    LDR	R1, [PC, #16]
0x18E4	0x6809    LDR	R1, [R1, #0]
0x18E6	0xB101    CBZ	R1, L_UART4_Write73
0x18E8	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x18EA	0x4903    LDR	R1, [PC, #12]
0x18EC	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x18EE	0xB001    ADD	SP, SP, #4
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0x03144220  	UART4_FR+0
0x18F8	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x18FC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x18FE	0x4904    LDR	R1, [PC, #16]
0x1900	0x6809    LDR	R1, [R1, #0]
0x1902	0xB101    CBZ	R1, L_UART5_Write91
0x1904	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x1906	0x4903    LDR	R1, [PC, #12]
0x1908	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x190A	0xB001    ADD	SP, SP, #4
0x190C	0x4770    BX	LR
0x190E	0xBF00    NOP
0x1910	0x03144222  	UART5_FR+0
0x1914	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x1768	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x176A	0x4904    LDR	R1, [PC, #16]
0x176C	0x6809    LDR	R1, [R1, #0]
0x176E	0xB101    CBZ	R1, L_UART6_Write109
0x1770	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x1772	0x4903    LDR	R1, [PC, #12]
0x1774	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x1776	0xB001    ADD	SP, SP, #4
0x1778	0x4770    BX	LR
0x177A	0xBF00    NOP
0x177C	0x03144224  	UART6_FR+0
0x1780	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x1784	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x1786	0x4904    LDR	R1, [PC, #16]
0x1788	0x6809    LDR	R1, [R1, #0]
0x178A	0xB101    CBZ	R1, L_UART7_Write127
0x178C	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x178E	0x4903    LDR	R1, [PC, #12]
0x1790	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x1792	0xB001    ADD	SP, SP, #4
0x1794	0x4770    BX	LR
0x1796	0xBF00    NOP
0x1798	0x03144226  	UART7_FR+0
0x179C	0x30004001  	UART7_DR+0
; end of _UART7_Write
_applicationInit:
;Click_3DHALL5_TIVA.c, 46 :: 		void applicationInit()
0x2748	0xB081    SUB	SP, SP, #4
0x274A	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_TIVA.c, 48 :: 		c3dhall5_spiDriverInit( (T_C3DHALL5_P)&_MIKROBUS1_GPIO, (T_C3DHALL5_P)&_MIKROBUS1_SPI );
0x274E	0x4905    LDR	R1, [PC, #20]
0x2750	0x4805    LDR	R0, [PC, #20]
0x2752	0xF7FFFED7  BL	_c3dhall5_spiDriverInit+0
;Click_3DHALL5_TIVA.c, 49 :: 		c3dhall5_init();
0x2756	0xF7FFFDF5  BL	_c3dhall5_init+0
;Click_3DHALL5_TIVA.c, 50 :: 		}
L_end_applicationInit:
0x275A	0xF8DDE000  LDR	LR, [SP, #0]
0x275E	0xB001    ADD	SP, SP, #4
0x2760	0x4770    BX	LR
0x2762	0xBF00    NOP
0x2764	0x2D880000  	__MIKROBUS1_SPI+0
0x2768	0x2CE80000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_c3dhall5_spiDriverInit:
;__c3dhall5_driver.c, 162 :: 		void c3dhall5_spiDriverInit(T_C3DHALL5_P gpioObj, T_C3DHALL5_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x2504	0xB081    SUB	SP, SP, #4
0x2506	0xF8CDE000  STR	LR, [SP, #0]
0x250A	0x4604    MOV	R4, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; spiObj start address is: 4 (R1)
;__c3dhall5_driver.c, 164 :: 		_comunication = _SPI_COMUNICATION;
0x250C	0x2301    MOVS	R3, #1
0x250E	0x4A08    LDR	R2, [PC, #32]
0x2510	0x7013    STRB	R3, [R2, #0]
;__c3dhall5_driver.c, 165 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x2512	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x2514	0xF7FFFEBC  BL	__c3dhall5_driver_hal_spiMap+0
;__c3dhall5_driver.c, 166 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x2518	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x251A	0xF7FFFEA3  BL	__c3dhall5_driver_hal_gpioMap+0
;__c3dhall5_driver.c, 168 :: 		hal_gpio_csSet( 1 );
0x251E	0x2001    MOVS	R0, #1
0x2520	0x4C04    LDR	R4, [PC, #16]
0x2522	0x6824    LDR	R4, [R4, #0]
0x2524	0x47A0    BLX	R4
;__c3dhall5_driver.c, 169 :: 		}
L_end_c3dhall5_spiDriverInit:
0x2526	0xF8DDE000  LDR	LR, [SP, #0]
0x252A	0xB001    ADD	SP, SP, #4
0x252C	0x4770    BX	LR
0x252E	0xBF00    NOP
0x2530	0x006F2000  	__c3dhall5_driver__comunication+0
0x2534	0x00A42000  	__c3dhall5_driver_hal_gpio_csSet+0
; end of _c3dhall5_spiDriverInit
easymx_v7_TM4C129XNCZAD__setAN_1:
;__em_c129_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD4	0x4901    LDR	R1, [PC, #4]
0x1DD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x1DD8	0x4770    BX	LR
0x1DDA	0xBF00    NOP
0x1DDC	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_1
easymx_v7_TM4C129XNCZAD__setRST_1:
;__em_c129_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DE0	0x4901    LDR	R1, [PC, #4]
0x1DE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x1DE4	0x4770    BX	LR
0x1DE6	0xBF00    NOP
0x1DE8	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_1
easymx_v7_TM4C129XNCZAD__setCS_1:
;__em_c129_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DBC	0x4901    LDR	R1, [PC, #4]
0x1DBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_1
easymx_v7_TM4C129XNCZAD__setSCK_1:
;__em_c129_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC8	0x4901    LDR	R1, [PC, #4]
0x1DCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x1DCC	0x4770    BX	LR
0x1DCE	0xBF00    NOP
0x1DD0	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_1
easymx_v7_TM4C129XNCZAD__setMISO_1:
;__em_c129_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DEC	0x4901    LDR	R1, [PC, #4]
0x1DEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1DF0	0x4770    BX	LR
0x1DF2	0xBF00    NOP
0x1DF4	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_1
easymx_v7_TM4C129XNCZAD__setMOSI_1:
;__em_c129_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E10	0x4901    LDR	R1, [PC, #4]
0x1E12	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1E14	0x4770    BX	LR
0x1E16	0xBF00    NOP
0x1E18	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_1
easymx_v7_TM4C129XNCZAD__setPWM_1:
;__em_c129_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PORTD_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E1C	0x4901    LDR	R1, [PC, #4]
0x1E1E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1E20	0x4770    BX	LR
0x1E22	0xBF00    NOP
0x1E24	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_1
easymx_v7_TM4C129XNCZAD__setINT_1:
;__em_c129_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PORTF_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF8	0x4901    LDR	R1, [PC, #4]
0x1DFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_1
easymx_v7_TM4C129XNCZAD__setRX_1:
;__em_c129_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E04	0x4901    LDR	R1, [PC, #4]
0x1E06	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_1
easymx_v7_TM4C129XNCZAD__setTX_1:
;__em_c129_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22FC	0x4901    LDR	R1, [PC, #4]
0x22FE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x2300	0x4770    BX	LR
0x2302	0xBF00    NOP
0x2304	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_1
easymx_v7_TM4C129XNCZAD__setSCL_1:
;__em_c129_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2308	0x4901    LDR	R1, [PC, #4]
0x230A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x230C	0x4770    BX	LR
0x230E	0xBF00    NOP
0x2310	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_1
easymx_v7_TM4C129XNCZAD__setSDA_1:
;__em_c129_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22E4	0x4901    LDR	R1, [PC, #4]
0x22E6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x22E8	0x4770    BX	LR
0x22EA	0xBF00    NOP
0x22EC	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_1
easymx_v7_TM4C129XNCZAD__setAN_2:
;__em_c129_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PORTE_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22F0	0x4901    LDR	R1, [PC, #4]
0x22F2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x22F4	0x4770    BX	LR
0x22F6	0xBF00    NOP
0x22F8	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_2
easymx_v7_TM4C129XNCZAD__setRST_2:
;__em_c129_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PORTE_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x232C	0x4901    LDR	R1, [PC, #4]
0x232E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x2330	0x4770    BX	LR
0x2332	0xBF00    NOP
0x2334	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_2
easymx_v7_TM4C129XNCZAD__setCS_2:
;__em_c129_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PORTB_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2338	0x4901    LDR	R1, [PC, #4]
0x233A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x233C	0x4770    BX	LR
0x233E	0xBF00    NOP
0x2340	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_2
easymx_v7_TM4C129XNCZAD__setSCK_2:
;__em_c129_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2314	0x4901    LDR	R1, [PC, #4]
0x2316	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x2318	0x4770    BX	LR
0x231A	0xBF00    NOP
0x231C	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_2
easymx_v7_TM4C129XNCZAD__setMISO_2:
;__em_c129_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2320	0x4901    LDR	R1, [PC, #4]
0x2322	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x2324	0x4770    BX	LR
0x2326	0xBF00    NOP
0x2328	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_2
easymx_v7_TM4C129XNCZAD__setMOSI_2:
;__em_c129_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22D8	0x4901    LDR	R1, [PC, #4]
0x22DA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x22DC	0x4770    BX	LR
0x22DE	0xBF00    NOP
0x22E0	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_2
easymx_v7_TM4C129XNCZAD__setPWM_2:
;__em_c129_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x224C	0x4901    LDR	R1, [PC, #4]
0x224E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x2250	0x4770    BX	LR
0x2252	0xBF00    NOP
0x2254	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_2
easymx_v7_TM4C129XNCZAD__setINT_2:
;__em_c129_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22C0	0x4901    LDR	R1, [PC, #4]
0x22C2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x22C4	0x4770    BX	LR
0x22C6	0xBF00    NOP
0x22C8	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_2
easymx_v7_TM4C129XNCZAD__setRX_2:
;__em_c129_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22CC	0x4901    LDR	R1, [PC, #4]
0x22CE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x22D0	0x4770    BX	LR
0x22D2	0xBF00    NOP
0x22D4	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_2
easymx_v7_TM4C129XNCZAD__setTX_2:
;__em_c129_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22A8	0x4901    LDR	R1, [PC, #4]
0x22AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x22AC	0x4770    BX	LR
0x22AE	0xBF00    NOP
0x22B0	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_2
easymx_v7_TM4C129XNCZAD__setSCL_2:
;__em_c129_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x22B4	0x4901    LDR	R1, [PC, #4]
0x22B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x22B8	0x4770    BX	LR
0x22BA	0xBF00    NOP
0x22BC	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_2
easymx_v7_TM4C129XNCZAD__setSDA_2:
;__em_c129_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2258	0x4901    LDR	R1, [PC, #4]
0x225A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x225C	0x4770    BX	LR
0x225E	0xBF00    NOP
0x2260	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_2
__c3dhall5_driver_hal_spiMap:
;__hal_tiva.c, 35 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_tiva.c, 39 :: 		fp_spiWrite = tmp->spiWrite;
0x2290	0x6802    LDR	R2, [R0, #0]
0x2292	0x4903    LDR	R1, [PC, #12]
0x2294	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 40 :: 		fp_spiRead  = tmp->spiRead;
0x2296	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x2298	0x680A    LDR	R2, [R1, #0]
0x229A	0x4902    LDR	R1, [PC, #8]
0x229C	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 41 :: 		}
L_end_hal_spiMap:
0x229E	0x4770    BX	LR
0x22A0	0x00BC2000  	__c3dhall5_driver_fp_spiWrite+0
0x22A4	0x00B42000  	__c3dhall5_driver_fp_spiRead+0
; end of __c3dhall5_driver_hal_spiMap
__c3dhall5_driver_hal_gpioMap:
;__c3dhall5_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall5_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x2264	0xF2000130  ADDW	R1, R0, #48
0x2268	0x311C    ADDS	R1, #28
0x226A	0x680A    LDR	R2, [R1, #0]
0x226C	0x4905    LDR	R1, [PC, #20]
0x226E	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x2270	0xF2000108  ADDW	R1, R0, #8
0x2274	0x680A    LDR	R2, [R1, #0]
0x2276	0x4904    LDR	R1, [PC, #16]
0x2278	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x227A	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x227C	0x680A    LDR	R2, [R1, #0]
0x227E	0x4903    LDR	R1, [PC, #12]
0x2280	0x600A    STR	R2, [R1, #0]
;__c3dhall5_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x2282	0x4770    BX	LR
0x2284	0x00C02000  	__c3dhall5_driver_hal_gpio_intGet+0
0x2288	0x00A42000  	__c3dhall5_driver_hal_gpio_csSet+0
0x228C	0x00A82000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of __c3dhall5_driver_hal_gpioMap
_c3dhall5_init:
;__c3dhall5_driver.c, 285 :: 		uint8_t c3dhall5_init()
0x2344	0xB081    SUB	SP, SP, #4
0x2346	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall5_driver.c, 289 :: 		deviceID =  c3dhall5_readByte(_C3DHALL5_REG_WHO_AM_I);
0x234A	0x204F    MOVS	R0, #79
0x234C	0xF7FFFBEA  BL	_c3dhall5_readByte+0
;__c3dhall5_driver.c, 290 :: 		if (deviceID != _C3DHALL5_I_AM)
0x2350	0x2840    CMP	R0, #64
0x2352	0xD002    BEQ	L_c3dhall5_init32
;__c3dhall5_driver.c, 292 :: 		return DEVICE_ERROR;
0x2354	0x4808    LDR	R0, [PC, #32]
0x2356	0x7800    LDRB	R0, [R0, #0]
0x2358	0xE009    B	L_end_c3dhall5_init
;__c3dhall5_driver.c, 293 :: 		}
L_c3dhall5_init32:
;__c3dhall5_driver.c, 295 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_A, _C3DHALL5_CFG_A_COMP_TEMP_ENABLE);
0x235A	0x2180    MOVS	R1, #128
0x235C	0x2060    MOVS	R0, #96
0x235E	0xF7FFFC57  BL	_c3dhall5_writeByte+0
;__c3dhall5_driver.c, 296 :: 		c3dhall5_writeByte(_C3DHALL5_REG_CONFIG_C, _C3DHALL5_CFG_C_DRDY_ON_PIN);
0x2362	0x2101    MOVS	R1, #1
0x2364	0x2062    MOVS	R0, #98
0x2366	0xF7FFFC53  BL	_c3dhall5_writeByte+0
;__c3dhall5_driver.c, 298 :: 		return DEVICE_OK;
0x236A	0x4804    LDR	R0, [PC, #16]
0x236C	0x7800    LDRB	R0, [R0, #0]
;__c3dhall5_driver.c, 299 :: 		}
L_end_c3dhall5_init:
0x236E	0xF8DDE000  LDR	LR, [SP, #0]
0x2372	0xB001    ADD	SP, SP, #4
0x2374	0x4770    BX	LR
0x2376	0xBF00    NOP
0x2378	0x006D2000  	__c3dhall5_driver_DEVICE_ERROR+0
0x237C	0x006E2000  	__c3dhall5_driver_DEVICE_OK+0
; end of _c3dhall5_init
_c3dhall5_readByte:
;__c3dhall5_driver.c, 218 :: 		uint8_t c3dhall5_readByte(uint8_t reg)
; reg start address is: 0 (R0)
0x1B24	0xB082    SUB	SP, SP, #8
0x1B26	0xF8CDE000  STR	LR, [SP, #0]
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
;__c3dhall5_driver.c, 223 :: 		writeReg[ 0 ] = reg;
0x1B2A	0xA901    ADD	R1, SP, #4
0x1B2C	0x7008    STRB	R0, [R1, #0]
;__c3dhall5_driver.c, 225 :: 		if (_comunication == _I2C_COMUNICATION)
0x1B2E	0x4920    LDR	R1, [PC, #128]
0x1B30	0x7809    LDRB	R1, [R1, #0]
0x1B32	0x2902    CMP	R1, #2
0x1B34	0xD115    BNE	L_c3dhall5_readByte28
; reg end address is: 0 (R0)
;__c3dhall5_driver.c, 227 :: 		hal_i2cStart();
0x1B36	0xF7FFFD9B  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 228 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x1B3A	0xAA01    ADD	R2, SP, #4
0x1B3C	0x491D    LDR	R1, [PC, #116]
0x1B3E	0x7809    LDRB	R1, [R1, #0]
0x1B40	0x2301    MOVS	R3, #1
0x1B42	0xB2C8    UXTB	R0, R1
0x1B44	0x4611    MOV	R1, R2
0x1B46	0x2201    MOVS	R2, #1
0x1B48	0xF7FFFC8C  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 229 :: 		hal_i2cRead(_slaveAddress, readReg, 1, END_MODE_STOP);
0x1B4C	0xF10D0205  ADD	R2, SP, #5
0x1B50	0x4918    LDR	R1, [PC, #96]
0x1B52	0x7809    LDRB	R1, [R1, #0]
0x1B54	0x2300    MOVS	R3, #0
0x1B56	0xB2C8    UXTB	R0, R1
0x1B58	0x4611    MOV	R1, R2
0x1B5A	0x2201    MOVS	R2, #1
0x1B5C	0xF7FFFE20  BL	__c3dhall5_driver_hal_i2cRead+0
;__c3dhall5_driver.c, 230 :: 		}
0x1B60	0xE01E    B	L_c3dhall5_readByte29
L_c3dhall5_readByte28:
;__c3dhall5_driver.c, 233 :: 		writeReg[ 0 ] = reg | 0x80;
; reg start address is: 0 (R0)
0x1B62	0xAA01    ADD	R2, SP, #4
0x1B64	0xF0400180  ORR	R1, R0, #128
; reg end address is: 0 (R0)
0x1B68	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 234 :: 		hal_gpio_csSet(0);
0x1B6A	0x2000    MOVS	R0, #0
0x1B6C	0x4C12    LDR	R4, [PC, #72]
0x1B6E	0x6824    LDR	R4, [R4, #0]
0x1B70	0x47A0    BLX	R4
;__c3dhall5_driver.c, 235 :: 		hal_gpio_rstSet(1);
0x1B72	0x2001    MOVS	R0, #1
0x1B74	0x4C11    LDR	R4, [PC, #68]
0x1B76	0x6824    LDR	R4, [R4, #0]
0x1B78	0x47A0    BLX	R4
;__c3dhall5_driver.c, 236 :: 		hal_spiWrite(writeReg, 1);
0x1B7A	0xA901    ADD	R1, SP, #4
0x1B7C	0x4608    MOV	R0, R1
0x1B7E	0x2101    MOVS	R1, #1
0x1B80	0xF7FFFDAC  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 237 :: 		hal_gpio_rstSet(0);
0x1B84	0x2000    MOVS	R0, #0
0x1B86	0x4C0D    LDR	R4, [PC, #52]
0x1B88	0x6824    LDR	R4, [R4, #0]
0x1B8A	0x47A0    BLX	R4
;__c3dhall5_driver.c, 238 :: 		hal_spiRead(readReg, 1);
0x1B8C	0xF10D0105  ADD	R1, SP, #5
0x1B90	0x4608    MOV	R0, R1
0x1B92	0x2101    MOVS	R1, #1
0x1B94	0xF7FFFDC0  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 239 :: 		hal_gpio_csSet(1);
0x1B98	0x2001    MOVS	R0, #1
0x1B9A	0x4C07    LDR	R4, [PC, #28]
0x1B9C	0x6824    LDR	R4, [R4, #0]
0x1B9E	0x47A0    BLX	R4
;__c3dhall5_driver.c, 240 :: 		}
L_c3dhall5_readByte29:
;__c3dhall5_driver.c, 242 :: 		return readReg[ 0 ];
0x1BA0	0xF10D0105  ADD	R1, SP, #5
0x1BA4	0x7809    LDRB	R1, [R1, #0]
0x1BA6	0xB2C8    UXTB	R0, R1
;__c3dhall5_driver.c, 243 :: 		}
L_end_c3dhall5_readByte:
0x1BA8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BAC	0xB002    ADD	SP, SP, #8
0x1BAE	0x4770    BX	LR
0x1BB0	0x006F2000  	__c3dhall5_driver__comunication+0
0x1BB4	0x009E2000  	__c3dhall5_driver__slaveAddress+0
0x1BB8	0x00A42000  	__c3dhall5_driver_hal_gpio_csSet+0
0x1BBC	0x00A82000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of _c3dhall5_readByte
__c3dhall5_driver_hal_i2cStart:
;__hal_tiva.c, 99 :: 		static int hal_i2cStart()
;__hal_tiva.c, 101 :: 		int res = 0;
; res start address is: 8 (R2)
0x1670	0xF2400200  MOVW	R2, #0
0x1674	0xB212    SXTH	R2, R2
;__hal_tiva.c, 102 :: 		startF = 1;
0x1676	0x2101    MOVS	R1, #1
0x1678	0x4801    LDR	R0, [PC, #4]
0x167A	0x7001    STRB	R1, [R0, #0]
;__hal_tiva.c, 103 :: 		return res;
0x167C	0xB210    SXTH	R0, R2
; res end address is: 8 (R2)
;__hal_tiva.c, 104 :: 		}
L_end_hal_i2cStart:
0x167E	0x4770    BX	LR
0x1680	0x006C2000  	__c3dhall5_driver_startF+0
; end of __c3dhall5_driver_hal_i2cStart
__c3dhall5_driver_hal_i2cWrite:
;__hal_tiva.c, 106 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x1464	0xB085    SUB	SP, SP, #20
0x1466	0xF8CDE000  STR	LR, [SP, #0]
0x146A	0xF8AD200C  STRH	R2, [SP, #12]
0x146E	0x460A    MOV	R2, R1
0x1470	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 108 :: 		int res = 0;
0x1474	0xF2400400  MOVW	R4, #0
0x1478	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 109 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x147C	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 111 :: 		if( startF ) {
0x147E	0x4C42    LDR	R4, [PC, #264]
0x1480	0x7824    LDRB	R4, [R4, #0]
0x1482	0xB154    CBZ	R4, L___c3dhall5_driver_hal_i2cWrite6
;__hal_tiva.c, 112 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_TRANSMIT);
0x1484	0x9101    STR	R1, [SP, #4]
0x1486	0x2100    MOVS	R1, #0
; slaveAddress end address is: 0 (R0)
0x1488	0x4C40    LDR	R4, [PC, #256]
0x148A	0x6824    LDR	R4, [R4, #0]
0x148C	0x47A0    BLX	R4
0x148E	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 113 :: 		Delay_1ms();
0x1490	0xF7FFFA66  BL	_Delay_1ms+0
;__hal_tiva.c, 114 :: 		startF = 0;
0x1494	0x2500    MOVS	R5, #0
0x1496	0x4C3C    LDR	R4, [PC, #240]
0x1498	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 115 :: 		}
L___c3dhall5_driver_hal_i2cWrite6:
;__hal_tiva.c, 116 :: 		if(nBytes == 1) {
0x149A	0xF8BD400C  LDRH	R4, [SP, #12]
0x149E	0x2C01    CMP	R4, #1
0x14A0	0xD10D    BNE	L___c3dhall5_driver_hal_i2cWrite7
;__hal_tiva.c, 117 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_SINGLE_SEND );
0x14A2	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x14A4	0x2107    MOVS	R1, #7
0x14A6	0xB2E0    UXTB	R0, R4
0x14A8	0x4C39    LDR	R4, [PC, #228]
0x14AA	0x6824    LDR	R4, [R4, #0]
0x14AC	0x47A0    BLX	R4
0x14AE	0xF9BD4008  LDRSH	R4, [SP, #8]
0x14B2	0x4304    ORRS	R4, R0
0x14B4	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 118 :: 		Delay_1ms();
0x14B8	0xF7FFFA52  BL	_Delay_1ms+0
;__hal_tiva.c, 119 :: 		} else if(nBytes == 2) {
0x14BC	0xE057    B	L___c3dhall5_driver_hal_i2cWrite8
L___c3dhall5_driver_hal_i2cWrite7:
; ptr start address is: 4 (R1)
0x14BE	0xF8BD400C  LDRH	R4, [SP, #12]
0x14C2	0x2C02    CMP	R4, #2
0x14C4	0xD11C    BNE	L___c3dhall5_driver_hal_i2cWrite9
;__hal_tiva.c, 120 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
0x14C6	0x780C    LDRB	R4, [R1, #0]
0x14C8	0x9101    STR	R1, [SP, #4]
0x14CA	0x2103    MOVS	R1, #3
0x14CC	0xB2E0    UXTB	R0, R4
0x14CE	0x4C30    LDR	R4, [PC, #192]
0x14D0	0x6824    LDR	R4, [R4, #0]
0x14D2	0x47A0    BLX	R4
0x14D4	0x9901    LDR	R1, [SP, #4]
0x14D6	0xF9BD4008  LDRSH	R4, [SP, #8]
0x14DA	0x4304    ORRS	R4, R0
0x14DC	0xF8AD4008  STRH	R4, [SP, #8]
0x14E0	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x14E2	0x4620    MOV	R0, R4
;__hal_tiva.c, 121 :: 		Delay_1ms();
0x14E4	0xF7FFFA3C  BL	_Delay_1ms+0
;__hal_tiva.c, 122 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
0x14E8	0x7804    LDRB	R4, [R0, #0]
; ptr end address is: 0 (R0)
0x14EA	0x2105    MOVS	R1, #5
0x14EC	0xB2E0    UXTB	R0, R4
0x14EE	0x4C28    LDR	R4, [PC, #160]
0x14F0	0x6824    LDR	R4, [R4, #0]
0x14F2	0x47A0    BLX	R4
0x14F4	0xF9BD4008  LDRSH	R4, [SP, #8]
0x14F8	0x4304    ORRS	R4, R0
0x14FA	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 123 :: 		} else {
0x14FE	0xE036    B	L___c3dhall5_driver_hal_i2cWrite10
L___c3dhall5_driver_hal_i2cWrite9:
;__hal_tiva.c, 124 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_START );
; ptr start address is: 4 (R1)
0x1500	0x780C    LDRB	R4, [R1, #0]
0x1502	0x9101    STR	R1, [SP, #4]
0x1504	0x2103    MOVS	R1, #3
0x1506	0xB2E0    UXTB	R0, R4
0x1508	0x4C21    LDR	R4, [PC, #132]
0x150A	0x6824    LDR	R4, [R4, #0]
0x150C	0x47A0    BLX	R4
0x150E	0x9901    LDR	R1, [SP, #4]
0x1510	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1514	0x4304    ORRS	R4, R0
0x1516	0xF8AD4008  STRH	R4, [SP, #8]
0x151A	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 125 :: 		Delay_1ms();
0x151C	0xF7FFFA20  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x1520	0x4619    MOV	R1, R3
;__hal_tiva.c, 126 :: 		while(--nBytes > 1) {
L___c3dhall5_driver_hal_i2cWrite11:
; ptr start address is: 4 (R1)
0x1522	0xF8BD400C  LDRH	R4, [SP, #12]
0x1526	0x1E64    SUBS	R4, R4, #1
0x1528	0xB2A4    UXTH	R4, R4
0x152A	0xF8AD400C  STRH	R4, [SP, #12]
0x152E	0x2C01    CMP	R4, #1
0x1530	0xD912    BLS	L___c3dhall5_driver_hal_i2cWrite12
;__hal_tiva.c, 127 :: 		res |= fp_i2cWrite( *ptr++, _I2C_MASTER_MODE_BURST_SEND_CONT );
0x1532	0x780C    LDRB	R4, [R1, #0]
0x1534	0x9101    STR	R1, [SP, #4]
0x1536	0x2101    MOVS	R1, #1
0x1538	0xB2E0    UXTB	R0, R4
0x153A	0x4C15    LDR	R4, [PC, #84]
0x153C	0x6824    LDR	R4, [R4, #0]
0x153E	0x47A0    BLX	R4
0x1540	0x9901    LDR	R1, [SP, #4]
0x1542	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1546	0x4304    ORRS	R4, R0
0x1548	0xF8AD4008  STRH	R4, [SP, #8]
0x154C	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x154E	0x4623    MOV	R3, R4
;__hal_tiva.c, 128 :: 		Delay_1ms();
0x1550	0xF7FFFA06  BL	_Delay_1ms+0
;__hal_tiva.c, 129 :: 		}
0x1554	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x1556	0xE7E4    B	L___c3dhall5_driver_hal_i2cWrite11
L___c3dhall5_driver_hal_i2cWrite12:
;__hal_tiva.c, 130 :: 		res |= fp_i2cWrite( *ptr, _I2C_MASTER_MODE_BURST_SEND_FINISH );
; ptr start address is: 4 (R1)
0x1558	0x780C    LDRB	R4, [R1, #0]
; ptr end address is: 4 (R1)
0x155A	0x2105    MOVS	R1, #5
0x155C	0xB2E0    UXTB	R0, R4
0x155E	0x4C0C    LDR	R4, [PC, #48]
0x1560	0x6824    LDR	R4, [R4, #0]
0x1562	0x47A0    BLX	R4
0x1564	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1568	0x4304    ORRS	R4, R0
0x156A	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 131 :: 		}
L___c3dhall5_driver_hal_i2cWrite10:
L___c3dhall5_driver_hal_i2cWrite8:
;__hal_tiva.c, 132 :: 		if( endMode == END_MODE_RESTART ){
0x156E	0xF89D4010  LDRB	R4, [SP, #16]
0x1572	0x2C01    CMP	R4, #1
0x1574	0xD102    BNE	L___c3dhall5_driver_hal_i2cWrite13
;__hal_tiva.c, 133 :: 		startF = 1;
0x1576	0x2501    MOVS	R5, #1
0x1578	0x4C03    LDR	R4, [PC, #12]
0x157A	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 134 :: 		}
L___c3dhall5_driver_hal_i2cWrite13:
;__hal_tiva.c, 135 :: 		return res;
0x157C	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 136 :: 		}
L_end_hal_i2cWrite:
0x1580	0xF8DDE000  LDR	LR, [SP, #0]
0x1584	0xB005    ADD	SP, SP, #20
0x1586	0x4770    BX	LR
0x1588	0x006C2000  	__c3dhall5_driver_startF+0
0x158C	0x00AC2000  	__c3dhall5_driver_fp_i2cStart+0
0x1590	0x00B82000  	__c3dhall5_driver_fp_i2cWrite+0
; end of __c3dhall5_driver_hal_i2cWrite
_I2C0_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 653 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09E8	0xB081    SUB	SP, SP, #4
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 654 :: 		
0x09EE	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09F0	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09F2	0x4803    LDR	R0, [PC, #12]
0x09F4	0xF7FFFF08  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 655 :: 		
L_end_I2C0_Master_Slave_Addr_Set:
0x09F8	0xF8DDE000  LDR	LR, [SP, #0]
0x09FC	0xB001    ADD	SP, SP, #4
0x09FE	0x4770    BX	LR
0x0A00	0x00004002  	I2C0_MSA+0
; end of _I2C0_Master_Slave_Addr_Set
__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 313 :: 		
; dir start address is: 8 (R2)
; slave_addr start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x0808	0xB081    SUB	SP, SP, #4
; dir end address is: 8 (R2)
; slave_addr end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; slave_addr start address is: 4 (R1)
; dir start address is: 8 (R2)
;__Lib_I2C_09.c, 314 :: 		
0x080A	0x004B    LSLS	R3, R1, #1
0x080C	0xB29B    UXTH	R3, R3
; slave_addr end address is: 4 (R1)
0x080E	0x4313    ORRS	R3, R2
0x0810	0xB29B    UXTH	R3, R3
; dir end address is: 8 (R2)
0x0812	0x6003    STR	R3, [R0, #0]
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 315 :: 		
L_end_I2Cx_Master_Slave_Addr_Set:
0x0814	0xB001    ADD	SP, SP, #4
0x0816	0x4770    BX	LR
; end of __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
_I2C1_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 712 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
0x0A06	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 713 :: 		
0x0A0A	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A0C	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A0E	0x4803    LDR	R0, [PC, #12]
0x0A10	0xF7FFFEFA  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 714 :: 		
L_end_I2C1_Master_Slave_Addr_Set:
0x0A14	0xF8DDE000  LDR	LR, [SP, #0]
0x0A18	0xB001    ADD	SP, SP, #4
0x0A1A	0x4770    BX	LR
0x0A1C	0x10004002  	I2C1_MSA+0
; end of _I2C1_Master_Slave_Addr_Set
_I2C2_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 771 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A20	0xB081    SUB	SP, SP, #4
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 772 :: 		
0x0A26	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A28	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A2A	0x4803    LDR	R0, [PC, #12]
0x0A2C	0xF7FFFEEC  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 773 :: 		
L_end_I2C2_Master_Slave_Addr_Set:
0x0A30	0xF8DDE000  LDR	LR, [SP, #0]
0x0A34	0xB001    ADD	SP, SP, #4
0x0A36	0x4770    BX	LR
0x0A38	0x20004002  	I2C2_MSA+0
; end of _I2C2_Master_Slave_Addr_Set
_I2C3_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 829 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0994	0xB081    SUB	SP, SP, #4
0x0996	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 830 :: 		
0x099A	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x099C	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x099E	0x4803    LDR	R0, [PC, #12]
0x09A0	0xF7FFFF32  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 831 :: 		
L_end_I2C3_Master_Slave_Addr_Set:
0x09A4	0xF8DDE000  LDR	LR, [SP, #0]
0x09A8	0xB001    ADD	SP, SP, #4
0x09AA	0x4770    BX	LR
0x09AC	0x30004002  	I2C3_MSA+0
; end of _I2C3_Master_Slave_Addr_Set
_I2C4_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 888 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09B0	0xB081    SUB	SP, SP, #4
0x09B2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 889 :: 		
0x09B6	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09B8	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09BA	0x4803    LDR	R0, [PC, #12]
0x09BC	0xF7FFFF24  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 890 :: 		
L_end_I2C4_Master_Slave_Addr_Set:
0x09C0	0xF8DDE000  LDR	LR, [SP, #0]
0x09C4	0xB001    ADD	SP, SP, #4
0x09C6	0x4770    BX	LR
0x09C8	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Master_Slave_Addr_Set
_I2C5_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 947 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x09CC	0xB081    SUB	SP, SP, #4
0x09CE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 948 :: 		
0x09D2	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x09D4	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x09D6	0x4803    LDR	R0, [PC, #12]
0x09D8	0xF7FFFF16  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 949 :: 		
L_end_I2C5_Master_Slave_Addr_Set:
0x09DC	0xF8DDE000  LDR	LR, [SP, #0]
0x09E0	0xB001    ADD	SP, SP, #4
0x09E2	0x4770    BX	LR
0x09E4	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Master_Slave_Addr_Set
_I2C6_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1006 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0A3C	0xB081    SUB	SP, SP, #4
0x0A3E	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1007 :: 		
0x0A42	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0A44	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0A46	0x4803    LDR	R0, [PC, #12]
0x0A48	0xF7FFFEDE  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1008 :: 		
L_end_I2C6_Master_Slave_Addr_Set:
0x0A4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A50	0xB001    ADD	SP, SP, #4
0x0A52	0x4770    BX	LR
0x0A54	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Master_Slave_Addr_Set
_I2C7_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1065 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0AAC	0xB081    SUB	SP, SP, #4
0x0AAE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1066 :: 		
0x0AB2	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0AB4	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0AB6	0x4803    LDR	R0, [PC, #12]
0x0AB8	0xF7FFFEA6  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1067 :: 		
L_end_I2C7_Master_Slave_Addr_Set:
0x0ABC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC0	0xB001    ADD	SP, SP, #4
0x0AC2	0x4770    BX	LR
0x0AC4	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Master_Slave_Addr_Set
_I2C8_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1124 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0AC8	0xB081    SUB	SP, SP, #4
0x0ACA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1125 :: 		
0x0ACE	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0AD0	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0AD2	0x4803    LDR	R0, [PC, #12]
0x0AD4	0xF7FFFE98  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1126 :: 		
L_end_I2C8_Master_Slave_Addr_Set:
0x0AD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADC	0xB001    ADD	SP, SP, #4
0x0ADE	0x4770    BX	LR
0x0AE0	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Master_Slave_Addr_Set
_I2C9_Master_Slave_Addr_Set:
;__Lib_I2C_09.c, 1183 :: 		
; dir start address is: 4 (R1)
; slave_addr start address is: 0 (R0)
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; slave_addr end address is: 0 (R0)
; slave_addr start address is: 0 (R0)
; dir start address is: 4 (R1)
;__Lib_I2C_09.c, 1184 :: 		
0x0AEA	0xB2CA    UXTB	R2, R1
; dir end address is: 4 (R1)
0x0AEC	0xB2C1    UXTB	R1, R0
; slave_addr end address is: 0 (R0)
0x0AEE	0x4803    LDR	R0, [PC, #12]
0x0AF0	0xF7FFFE8A  BL	__Lib_I2C_09_I2Cx_Master_Slave_Addr_Set+0
;__Lib_I2C_09.c, 1185 :: 		
L_end_I2C9_Master_Slave_Addr_Set:
0x0AF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF8	0xB001    ADD	SP, SP, #4
0x0AFA	0x4770    BX	LR
0x0AFC	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Master_Slave_Addr_Set
_I2C0_Write:
;__Lib_I2C_09.c, 671 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A58	0xB081    SUB	SP, SP, #4
0x0A5A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 672 :: 		
0x0A5E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A60	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A62	0x4803    LDR	R0, [PC, #12]
0x0A64	0xF7FFFCD2  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 673 :: 		
L_end_I2C0_Write:
0x0A68	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6C	0xB001    ADD	SP, SP, #4
0x0A6E	0x4770    BX	LR
0x0A70	0x00004002  	I2C0_MSA+0
; end of _I2C0_Write
__Lib_I2C_09_I2Cx_Write:
;__Lib_I2C_09.c, 331 :: 		
; mode start address is: 8 (R2)
; dat start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x040C	0xB082    SUB	SP, SP, #8
0x040E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 8 (R2)
; dat end address is: 4 (R1)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 0 (R0)
; dat start address is: 4 (R1)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 332 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0412	0xF04F0400  MOV	R4, #0
;__Lib_I2C_09.c, 336 :: 		
0x0416	0x4B5D    LDR	R3, [PC, #372]
0x0418	0x4298    CMP	R0, R3
0x041A	0xD105    BNE	L___Lib_I2C_09_I2Cx_Write0
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 337 :: 		
0x041C	0x4B5C    LDR	R3, [PC, #368]
; I2Cx_TIMEOUT start address is: 20 (R5)
0x041E	0x681D    LDR	R5, [R3, #0]
;__Lib_I2C_09.c, 338 :: 		
0x0420	0x4B5C    LDR	R3, [PC, #368]
0x0422	0x681B    LDR	R3, [R3, #0]
0x0424	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 339 :: 		
; I2Cx_TIMEOUT end address is: 20 (R5)
0x0426	0xE05B    B	L___Lib_I2C_09_I2Cx_Write1
L___Lib_I2C_09_I2Cx_Write0:
;__Lib_I2C_09.c, 340 :: 		
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0428	0x4B5B    LDR	R3, [PC, #364]
0x042A	0x4298    CMP	R0, R3
0x042C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write2
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 341 :: 		
0x042E	0x4B5B    LDR	R3, [PC, #364]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0430	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 342 :: 		
0x0432	0x4B5B    LDR	R3, [PC, #364]
0x0434	0x681B    LDR	R3, [R3, #0]
0x0436	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 343 :: 		
0x0438	0x4625    MOV	R5, R4
0x043A	0xE051    B	L___Lib_I2C_09_I2Cx_Write3
L___Lib_I2C_09_I2Cx_Write2:
;__Lib_I2C_09.c, 344 :: 		
0x043C	0x4B59    LDR	R3, [PC, #356]
0x043E	0x4298    CMP	R0, R3
0x0440	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write4
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 345 :: 		
0x0442	0x4B59    LDR	R3, [PC, #356]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0444	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 346 :: 		
0x0446	0x4B59    LDR	R3, [PC, #356]
0x0448	0x681B    LDR	R3, [R3, #0]
0x044A	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 347 :: 		
0x044C	0x4623    MOV	R3, R4
0x044E	0xE046    B	L___Lib_I2C_09_I2Cx_Write5
L___Lib_I2C_09_I2Cx_Write4:
;__Lib_I2C_09.c, 348 :: 		
0x0450	0x4B57    LDR	R3, [PC, #348]
0x0452	0x4298    CMP	R0, R3
0x0454	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write6
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 349 :: 		
0x0456	0x4B57    LDR	R3, [PC, #348]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0458	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 350 :: 		
0x045A	0x4B57    LDR	R3, [PC, #348]
0x045C	0x681B    LDR	R3, [R3, #0]
0x045E	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 351 :: 		
0x0460	0x4623    MOV	R3, R4
0x0462	0xE03C    B	L___Lib_I2C_09_I2Cx_Write7
L___Lib_I2C_09_I2Cx_Write6:
;__Lib_I2C_09.c, 352 :: 		
0x0464	0x4B55    LDR	R3, [PC, #340]
0x0466	0x4298    CMP	R0, R3
0x0468	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write8
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 353 :: 		
0x046A	0x4B55    LDR	R3, [PC, #340]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x046C	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 354 :: 		
0x046E	0x4B55    LDR	R3, [PC, #340]
0x0470	0x681B    LDR	R3, [R3, #0]
0x0472	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 355 :: 		
0x0474	0x4623    MOV	R3, R4
0x0476	0xE032    B	L___Lib_I2C_09_I2Cx_Write9
L___Lib_I2C_09_I2Cx_Write8:
;__Lib_I2C_09.c, 356 :: 		
0x0478	0x4B53    LDR	R3, [PC, #332]
0x047A	0x4298    CMP	R0, R3
0x047C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write10
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 357 :: 		
0x047E	0x4B53    LDR	R3, [PC, #332]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0480	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 358 :: 		
0x0482	0x4B53    LDR	R3, [PC, #332]
0x0484	0x681B    LDR	R3, [R3, #0]
0x0486	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 359 :: 		
0x0488	0x4623    MOV	R3, R4
0x048A	0xE028    B	L___Lib_I2C_09_I2Cx_Write11
L___Lib_I2C_09_I2Cx_Write10:
;__Lib_I2C_09.c, 360 :: 		
0x048C	0x4B51    LDR	R3, [PC, #324]
0x048E	0x4298    CMP	R0, R3
0x0490	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write12
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 361 :: 		
0x0492	0x4B51    LDR	R3, [PC, #324]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x0494	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 362 :: 		
0x0496	0x4B51    LDR	R3, [PC, #324]
0x0498	0x681B    LDR	R3, [R3, #0]
0x049A	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 363 :: 		
0x049C	0x4623    MOV	R3, R4
0x049E	0xE01E    B	L___Lib_I2C_09_I2Cx_Write13
L___Lib_I2C_09_I2Cx_Write12:
;__Lib_I2C_09.c, 364 :: 		
0x04A0	0x4B4F    LDR	R3, [PC, #316]
0x04A2	0x4298    CMP	R0, R3
0x04A4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write14
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 365 :: 		
0x04A6	0x4B4F    LDR	R3, [PC, #316]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04A8	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 366 :: 		
0x04AA	0x4B4F    LDR	R3, [PC, #316]
0x04AC	0x681B    LDR	R3, [R3, #0]
0x04AE	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 367 :: 		
0x04B0	0x4623    MOV	R3, R4
0x04B2	0xE014    B	L___Lib_I2C_09_I2Cx_Write15
L___Lib_I2C_09_I2Cx_Write14:
;__Lib_I2C_09.c, 368 :: 		
0x04B4	0x4B4D    LDR	R3, [PC, #308]
0x04B6	0x4298    CMP	R0, R3
0x04B8	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write16
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 369 :: 		
0x04BA	0x4B4D    LDR	R3, [PC, #308]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04BC	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 370 :: 		
0x04BE	0x4B4D    LDR	R3, [PC, #308]
0x04C0	0x681B    LDR	R3, [R3, #0]
0x04C2	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 371 :: 		
0x04C4	0x4623    MOV	R3, R4
0x04C6	0xE00A    B	L___Lib_I2C_09_I2Cx_Write17
L___Lib_I2C_09_I2Cx_Write16:
;__Lib_I2C_09.c, 372 :: 		
0x04C8	0x4B4B    LDR	R3, [PC, #300]
0x04CA	0x4298    CMP	R0, R3
0x04CC	0xD106    BNE	L___Lib_I2C_09_I2Cx_Write101
; I2Cx_TIMEOUT end address is: 16 (R4)
;__Lib_I2C_09.c, 373 :: 		
0x04CE	0x4B4B    LDR	R3, [PC, #300]
; I2Cx_TIMEOUT start address is: 16 (R4)
0x04D0	0x681C    LDR	R4, [R3, #0]
;__Lib_I2C_09.c, 374 :: 		
0x04D2	0x4B4B    LDR	R3, [PC, #300]
0x04D4	0x681B    LDR	R3, [R3, #0]
0x04D6	0x9301    STR	R3, [SP, #4]
; I2Cx_TIMEOUT end address is: 16 (R4)
0x04D8	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
0x04DA	0xE000    B	L___Lib_I2C_09_I2Cx_Write18
L___Lib_I2C_09_I2Cx_Write101:
;__Lib_I2C_09.c, 372 :: 		
0x04DC	0x4623    MOV	R3, R4
;__Lib_I2C_09.c, 375 :: 		
L___Lib_I2C_09_I2Cx_Write18:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write17:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write15:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write13:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write11:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write9:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write7:
; I2Cx_TIMEOUT start address is: 12 (R3)
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write5:
; I2Cx_TIMEOUT start address is: 12 (R3)
0x04DE	0x461D    MOV	R5, R3
; I2Cx_TIMEOUT end address is: 12 (R3)
L___Lib_I2C_09_I2Cx_Write3:
; I2Cx_TIMEOUT start address is: 20 (R5)
; I2Cx_TIMEOUT end address is: 20 (R5)
L___Lib_I2C_09_I2Cx_Write1:
;__Lib_I2C_09.c, 377 :: 		
; I2Cx_TIMEOUT start address is: 20 (R5)
0x04E0	0xF2000308  ADDW	R3, R0, #8
0x04E4	0x6019    STR	R1, [R3, #0]
; dat end address is: 4 (R1)
;__Lib_I2C_09.c, 378 :: 		
0x04E6	0x2A07    CMP	R2, #7
0x04E8	0xD005    BEQ	L___Lib_I2C_09_I2Cx_Write98
0x04EA	0x2A03    CMP	R2, #3
0x04EC	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Write97
0x04EE	0x4604    MOV	R4, R0
0x04F0	0x4628    MOV	R0, R5
0x04F2	0xB2D1    UXTB	R1, R2
0x04F4	0xE015    B	L___Lib_I2C_09_I2Cx_Write21
L___Lib_I2C_09_I2Cx_Write98:
L___Lib_I2C_09_I2Cx_Write97:
;__Lib_I2C_09.c, 380 :: 		
; timeout start address is: 24 (R6)
0x04F6	0x462E    MOV	R6, R5
; i2cBase end address is: 0 (R0)
; mode end address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 20 (R5)
; timeout end address is: 24 (R6)
0x04F8	0xB2D1    UXTB	R1, R2
0x04FA	0x4602    MOV	R2, R0
0x04FC	0x4628    MOV	R0, R5
;__Lib_I2C_09.c, 381 :: 		
L___Lib_I2C_09_I2Cx_Write22:
; timeout start address is: 24 (R6)
; I2Cx_TIMEOUT start address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 8 (R2)
0x04FE	0x1D13    ADDS	R3, R2, #4
0x0500	0x681C    LDR	R4, [R3, #0]
0x0502	0xF3C41380  UBFX	R3, R4, #6, #1
0x0506	0xB15B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write23
;__Lib_I2C_09.c, 383 :: 		
0x0508	0xB148    CBZ	R0, L___Lib_I2C_09_I2Cx_Write102
;__Lib_I2C_09.c, 384 :: 		
0x050A	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Write25
; i2cBase end address is: 8 (R2)
; timeout end address is: 24 (R6)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 385 :: 		
0x050C	0x2004    MOVS	R0, #4
0x050E	0x9C01    LDR	R4, [SP, #4]
0x0510	0x47A0    BLX	R4
;__Lib_I2C_09.c, 386 :: 		
0x0512	0x2001    MOVS	R0, #1
0x0514	0xE036    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 387 :: 		
L___Lib_I2C_09_I2Cx_Write25:
;__Lib_I2C_09.c, 388 :: 		
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
; timeout start address is: 24 (R6)
; i2cBase start address is: 8 (R2)
0x0516	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 16 (R4)
0x0518	0x461C    MOV	R4, R3
; timeout end address is: 16 (R4)
0x051A	0x4626    MOV	R6, R4
;__Lib_I2C_09.c, 389 :: 		
0x051C	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write24
L___Lib_I2C_09_I2Cx_Write102:
;__Lib_I2C_09.c, 383 :: 		
;__Lib_I2C_09.c, 389 :: 		
L___Lib_I2C_09_I2Cx_Write24:
;__Lib_I2C_09.c, 390 :: 		
; timeout start address is: 24 (R6)
; timeout end address is: 24 (R6)
0x051E	0xE7EE    B	L___Lib_I2C_09_I2Cx_Write22
L___Lib_I2C_09_I2Cx_Write23:
;__Lib_I2C_09.c, 391 :: 		
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
0x0520	0x4614    MOV	R4, R2
L___Lib_I2C_09_I2Cx_Write21:
; i2cBase end address is: 8 (R2)
;__Lib_I2C_09.c, 393 :: 		
; i2cBase start address is: 16 (R4)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0522	0x1D23    ADDS	R3, R4, #4
0x0524	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_09.c, 394 :: 		
0x0526	0xF7FFFE6F  BL	_Delay_1us+0
;__Lib_I2C_09.c, 395 :: 		
0x052A	0xF7FFFE6D  BL	_Delay_1us+0
;__Lib_I2C_09.c, 396 :: 		
0x052E	0xF7FFFE6B  BL	_Delay_1us+0
;__Lib_I2C_09.c, 398 :: 		
; timeout start address is: 8 (R2)
0x0532	0x4602    MOV	R2, R0
; i2cBase end address is: 16 (R4)
; mode end address is: 4 (R1)
; timeout end address is: 8 (R2)
0x0534	0x4625    MOV	R5, R4
;__Lib_I2C_09.c, 399 :: 		
L___Lib_I2C_09_I2Cx_Write26:
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT start address is: 0 (R0)
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode start address is: 4 (R1)
; i2cBase start address is: 20 (R5)
0x0536	0x1D2B    ADDS	R3, R5, #4
0x0538	0x681C    LDR	R4, [R3, #0]
0x053A	0xF3C40300  UBFX	R3, R4, #0, #1
0x053E	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write27
; I2Cx_TIMEOUT end address is: 0 (R0)
;__Lib_I2C_09.c, 401 :: 		
; I2Cx_TIMEOUT start address is: 0 (R0)
0x0540	0xB138    CBZ	R0, L___Lib_I2C_09_I2Cx_Write103
;__Lib_I2C_09.c, 402 :: 		
0x0542	0xB922    CBNZ	R2, L___Lib_I2C_09_I2Cx_Write29
; I2Cx_TIMEOUT end address is: 0 (R0)
; mode end address is: 4 (R1)
; i2cBase end address is: 20 (R5)
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 403 :: 		
0x0544	0x2004    MOVS	R0, #4
0x0546	0x9C01    LDR	R4, [SP, #4]
0x0548	0x47A0    BLX	R4
;__Lib_I2C_09.c, 404 :: 		
0x054A	0x2001    MOVS	R0, #1
0x054C	0xE01A    B	L_end_I2Cx_Write
;__Lib_I2C_09.c, 405 :: 		
L___Lib_I2C_09_I2Cx_Write29:
;__Lib_I2C_09.c, 406 :: 		
; timeout start address is: 8 (R2)
; i2cBase start address is: 20 (R5)
; mode start address is: 4 (R1)
; I2Cx_TIMEOUT start address is: 0 (R0)
0x054E	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_09.c, 407 :: 		
0x0550	0xE7FF    B	L___Lib_I2C_09_I2Cx_Write28
L___Lib_I2C_09_I2Cx_Write103:
;__Lib_I2C_09.c, 401 :: 		
;__Lib_I2C_09.c, 407 :: 		
L___Lib_I2C_09_I2Cx_Write28:
;__Lib_I2C_09.c, 408 :: 		
; timeout start address is: 8 (R2)
; I2Cx_TIMEOUT end address is: 0 (R0)
; timeout end address is: 8 (R2)
0x0552	0xE7F0    B	L___Lib_I2C_09_I2Cx_Write26
L___Lib_I2C_09_I2Cx_Write27:
;__Lib_I2C_09.c, 410 :: 		
0x0554	0x1D2B    ADDS	R3, R5, #4
0x0556	0x681C    LDR	R4, [R3, #0]
0x0558	0xF3C40340  UBFX	R3, R4, #1, #1
0x055C	0xB16B    CBZ	R3, L___Lib_I2C_09_I2Cx_Write30
;__Lib_I2C_09.c, 411 :: 		
0x055E	0x2901    CMP	R1, #1
0x0560	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Write100
0x0562	0x2903    CMP	R1, #3
0x0564	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Write99
; mode end address is: 4 (R1)
0x0566	0xE008    B	L___Lib_I2C_09_I2Cx_Write33
L___Lib_I2C_09_I2Cx_Write100:
L___Lib_I2C_09_I2Cx_Write99:
;__Lib_I2C_09.c, 412 :: 		
0x0568	0x1D2B    ADDS	R3, R5, #4
0x056A	0x681C    LDR	R4, [R3, #0]
0x056C	0xF3C41300  UBFX	R3, R4, #4, #1
0x0570	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Write34
;__Lib_I2C_09.c, 413 :: 		
0x0572	0x1D2C    ADDS	R4, R5, #4
0x0574	0xF2400304  MOVW	R3, #4
0x0578	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Write34:
;__Lib_I2C_09.c, 414 :: 		
L___Lib_I2C_09_I2Cx_Write33:
;__Lib_I2C_09.c, 415 :: 		
L___Lib_I2C_09_I2Cx_Write30:
;__Lib_I2C_09.c, 417 :: 		
0x057A	0x1D2B    ADDS	R3, R5, #4
; i2cBase end address is: 20 (R5)
0x057C	0x681C    LDR	R4, [R3, #0]
0x057E	0xF3C40340  UBFX	R3, R4, #1, #1
0x0582	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 418 :: 		
L_end_I2Cx_Write:
0x0584	0xF8DDE000  LDR	LR, [SP, #0]
0x0588	0xB002    ADD	SP, SP, #8
0x058A	0x4770    BX	LR
0x058C	0x00004002  	I2C0_MSA+0
0x0590	0x00702000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x0594	0x00C82000  	_I2C0_Timeout_Ptr+0
0x0598	0x10004002  	I2C1_MSA+0
0x059C	0x00742000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x05A0	0x00CC2000  	_I2C1_Timeout_Ptr+0
0x05A4	0x20004002  	I2C2_MSA+0
0x05A8	0x00782000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x05AC	0x00D02000  	_I2C2_Timeout_Ptr+0
0x05B0	0x30004002  	I2C3_MSA+0
0x05B4	0x007C2000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x05B8	0x00D42000  	_I2C3_Timeout_Ptr+0
0x05BC	0x0000400C  	I2C4_MSA+0
0x05C0	0x00802000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x05C4	0x00D82000  	_I2C4_Timeout_Ptr+0
0x05C8	0x1000400C  	I2C5_MSA+0
0x05CC	0x00842000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x05D0	0x00DC2000  	_I2C5_Timeout_Ptr+0
0x05D4	0x2000400C  	I2C6_MSA+0
0x05D8	0x00882000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x05DC	0x00E02000  	_I2C6_Timeout_Ptr+0
0x05E0	0x3000400C  	I2C7_MSA+0
0x05E4	0x008C2000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x05E8	0x00E42000  	_I2C7_Timeout_Ptr+0
0x05EC	0x8000400B  	I2C8_MSA+0
0x05F0	0x00902000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x05F4	0x00E82000  	_I2C8_Timeout_Ptr+0
0x05F8	0x9000400B  	I2C9_MSA+0
0x05FC	0x00942000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x0600	0x00EC2000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Write
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0208	0xF2400726  MOVW	R7, #38
0x020C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0210	0x1E7F    SUBS	R7, R7, #1
0x0212	0xD1FD    BNE	L_Delay_1us0
0x0214	0xBF00    NOP
0x0216	0xBF00    NOP
0x0218	0xBF00    NOP
0x021A	0xBF00    NOP
0x021C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x021E	0x4770    BX	LR
; end of _Delay_1us
_I2C1_Write:
;__Lib_I2C_09.c, 730 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A74	0xB081    SUB	SP, SP, #4
0x0A76	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 731 :: 		
0x0A7A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A7C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A7E	0x4803    LDR	R0, [PC, #12]
0x0A80	0xF7FFFCC4  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 732 :: 		
L_end_I2C1_Write:
0x0A84	0xF8DDE000  LDR	LR, [SP, #0]
0x0A88	0xB001    ADD	SP, SP, #4
0x0A8A	0x4770    BX	LR
0x0A8C	0x10004002  	I2C1_MSA+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_09.c, 789 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0A90	0xB081    SUB	SP, SP, #4
0x0A92	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 790 :: 		
0x0A96	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0A98	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0A9A	0x4803    LDR	R0, [PC, #12]
0x0A9C	0xF7FFFCB6  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 791 :: 		
L_end_I2C2_Write:
0x0AA0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA4	0xB001    ADD	SP, SP, #4
0x0AA6	0x4770    BX	LR
0x0AA8	0x20004002  	I2C2_MSA+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_09.c, 847 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0978	0xB081    SUB	SP, SP, #4
0x097A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 848 :: 		
0x097E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0980	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0982	0x4803    LDR	R0, [PC, #12]
0x0984	0xF7FFFD42  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 849 :: 		
L_end_I2C3_Write:
0x0988	0xF8DDE000  LDR	LR, [SP, #0]
0x098C	0xB001    ADD	SP, SP, #4
0x098E	0x4770    BX	LR
0x0990	0x30004002  	I2C3_MSA+0
; end of _I2C3_Write
_I2C4_Write:
;__Lib_I2C_09.c, 906 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0888	0xB081    SUB	SP, SP, #4
0x088A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 907 :: 		
0x088E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0890	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0892	0x4803    LDR	R0, [PC, #12]
0x0894	0xF7FFFDBA  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 908 :: 		
L_end_I2C4_Write:
0x0898	0xF8DDE000  LDR	LR, [SP, #0]
0x089C	0xB001    ADD	SP, SP, #4
0x089E	0x4770    BX	LR
0x08A0	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Write
_I2C5_Write:
;__Lib_I2C_09.c, 965 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x086C	0xB081    SUB	SP, SP, #4
0x086E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 966 :: 		
0x0872	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0874	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0876	0x4803    LDR	R0, [PC, #12]
0x0878	0xF7FFFDC8  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 967 :: 		
L_end_I2C5_Write:
0x087C	0xF8DDE000  LDR	LR, [SP, #0]
0x0880	0xB001    ADD	SP, SP, #4
0x0882	0x4770    BX	LR
0x0884	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Write
_I2C6_Write:
;__Lib_I2C_09.c, 1024 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0850	0xB081    SUB	SP, SP, #4
0x0852	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1025 :: 		
0x0856	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0858	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x085A	0x4803    LDR	R0, [PC, #12]
0x085C	0xF7FFFDD6  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1026 :: 		
L_end_I2C6_Write:
0x0860	0xF8DDE000  LDR	LR, [SP, #0]
0x0864	0xB001    ADD	SP, SP, #4
0x0866	0x4770    BX	LR
0x0868	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Write
_I2C7_Write:
;__Lib_I2C_09.c, 1083 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0818	0xB081    SUB	SP, SP, #4
0x081A	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1084 :: 		
0x081E	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0820	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x0822	0x4803    LDR	R0, [PC, #12]
0x0824	0xF7FFFDF2  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1085 :: 		
L_end_I2C7_Write:
0x0828	0xF8DDE000  LDR	LR, [SP, #0]
0x082C	0xB001    ADD	SP, SP, #4
0x082E	0x4770    BX	LR
0x0830	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Write
_I2C8_Write:
;__Lib_I2C_09.c, 1142 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0834	0xB081    SUB	SP, SP, #4
0x0836	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1143 :: 		
0x083A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x083C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x083E	0x4803    LDR	R0, [PC, #12]
0x0840	0xF7FFFDE4  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1144 :: 		
L_end_I2C8_Write:
0x0844	0xF8DDE000  LDR	LR, [SP, #0]
0x0848	0xB001    ADD	SP, SP, #4
0x084A	0x4770    BX	LR
0x084C	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Write
_I2C9_Write:
;__Lib_I2C_09.c, 1201 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0924	0xB081    SUB	SP, SP, #4
0x0926	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1202 :: 		
0x092A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x092C	0xB2C1    UXTB	R1, R0
; dat end address is: 0 (R0)
0x092E	0x4803    LDR	R0, [PC, #12]
0x0930	0xF7FFFD6C  BL	__Lib_I2C_09_I2Cx_Write+0
;__Lib_I2C_09.c, 1203 :: 		
L_end_I2C9_Write:
0x0934	0xF8DDE000  LDR	LR, [SP, #0]
0x0938	0xB001    ADD	SP, SP, #4
0x093A	0x4770    BX	LR
0x093C	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Write
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0960	0xF649473E  MOVW	R7, #39998
0x0964	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0968	0x1E7F    SUBS	R7, R7, #1
0x096A	0xD1FD    BNE	L_Delay_1ms14
0x096C	0xBF00    NOP
0x096E	0xBF00    NOP
0x0970	0xBF00    NOP
0x0972	0xBF00    NOP
0x0974	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0976	0x4770    BX	LR
; end of _Delay_1ms
__c3dhall5_driver_hal_i2cRead:
;__hal_tiva.c, 138 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x17A0	0xB085    SUB	SP, SP, #20
0x17A2	0xF8CDE000  STR	LR, [SP, #0]
0x17A6	0xF8AD200C  STRH	R2, [SP, #12]
0x17AA	0x460A    MOV	R2, R1
0x17AC	0xF88D3010  STRB	R3, [SP, #16]
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 8 (R2)
;__hal_tiva.c, 140 :: 		int res = 0;
0x17B0	0xF2400400  MOVW	R4, #0
0x17B4	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 141 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x17B8	0x4611    MOV	R1, R2
; pBuf end address is: 8 (R2)
;__hal_tiva.c, 143 :: 		if( startF ) {
0x17BA	0x4C3F    LDR	R4, [PC, #252]
0x17BC	0x7824    LDRB	R4, [R4, #0]
0x17BE	0xB154    CBZ	R4, L___c3dhall5_driver_hal_i2cRead14
;__hal_tiva.c, 144 :: 		fp_i2cStart(slaveAddress, _I2C_DIR_MASTER_RECEIVE);
0x17C0	0x9101    STR	R1, [SP, #4]
0x17C2	0x2101    MOVS	R1, #1
; slaveAddress end address is: 0 (R0)
0x17C4	0x4C3D    LDR	R4, [PC, #244]
0x17C6	0x6824    LDR	R4, [R4, #0]
0x17C8	0x47A0    BLX	R4
0x17CA	0x9901    LDR	R1, [SP, #4]
;__hal_tiva.c, 145 :: 		Delay_1ms();
0x17CC	0xF7FFF8C8  BL	_Delay_1ms+0
;__hal_tiva.c, 146 :: 		startF = 0;
0x17D0	0x2500    MOVS	R5, #0
0x17D2	0x4C39    LDR	R4, [PC, #228]
0x17D4	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 147 :: 		}
L___c3dhall5_driver_hal_i2cRead14:
;__hal_tiva.c, 148 :: 		if(nBytes == 1) {
0x17D6	0xF8BD400C  LDRH	R4, [SP, #12]
0x17DA	0x2C01    CMP	R4, #1
0x17DC	0xD10C    BNE	L___c3dhall5_driver_hal_i2cRead15
;__hal_tiva.c, 149 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_SINGLE_RECEIVE);
0x17DE	0x4608    MOV	R0, R1
0x17E0	0x2107    MOVS	R1, #7
; ptr end address is: 4 (R1)
0x17E2	0x4C37    LDR	R4, [PC, #220]
0x17E4	0x6824    LDR	R4, [R4, #0]
0x17E6	0x47A0    BLX	R4
0x17E8	0xF9BD4008  LDRSH	R4, [SP, #8]
0x17EC	0x4304    ORRS	R4, R0
0x17EE	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 150 :: 		Delay_1ms();
0x17F2	0xF7FFF8B5  BL	_Delay_1ms+0
;__hal_tiva.c, 151 :: 		} else if(nBytes == 2) {
0x17F6	0xE051    B	L___c3dhall5_driver_hal_i2cRead16
L___c3dhall5_driver_hal_i2cRead15:
; ptr start address is: 4 (R1)
0x17F8	0xF8BD400C  LDRH	R4, [SP, #12]
0x17FC	0x2C02    CMP	R4, #2
0x17FE	0xD119    BNE	L___c3dhall5_driver_hal_i2cRead17
;__hal_tiva.c, 152 :: 		res |= fp_i2cRead(ptr++, _I2C_MASTER_MODE_BURST_RECEIVE_START);
0x1800	0x9101    STR	R1, [SP, #4]
0x1802	0x4608    MOV	R0, R1
0x1804	0x210B    MOVS	R1, #11
0x1806	0x4C2E    LDR	R4, [PC, #184]
0x1808	0x6824    LDR	R4, [R4, #0]
0x180A	0x47A0    BLX	R4
0x180C	0x9901    LDR	R1, [SP, #4]
0x180E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1812	0x4304    ORRS	R4, R0
0x1814	0xF8AD4008  STRH	R4, [SP, #8]
0x1818	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 0 (R0)
0x181A	0x4620    MOV	R0, R4
;__hal_tiva.c, 153 :: 		Delay_1ms();
0x181C	0xF7FFF8A0  BL	_Delay_1ms+0
;__hal_tiva.c, 154 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
0x1820	0x2105    MOVS	R1, #5
; ptr end address is: 0 (R0)
0x1822	0x4C27    LDR	R4, [PC, #156]
0x1824	0x6824    LDR	R4, [R4, #0]
0x1826	0x47A0    BLX	R4
0x1828	0xF9BD4008  LDRSH	R4, [SP, #8]
0x182C	0x4304    ORRS	R4, R0
0x182E	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 155 :: 		} else {
0x1832	0xE033    B	L___c3dhall5_driver_hal_i2cRead18
L___c3dhall5_driver_hal_i2cRead17:
;__hal_tiva.c, 156 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_START);
; ptr start address is: 4 (R1)
0x1834	0x9101    STR	R1, [SP, #4]
0x1836	0x4608    MOV	R0, R1
0x1838	0x210B    MOVS	R1, #11
0x183A	0x4C21    LDR	R4, [PC, #132]
0x183C	0x6824    LDR	R4, [R4, #0]
0x183E	0x47A0    BLX	R4
0x1840	0x9901    LDR	R1, [SP, #4]
0x1842	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1846	0x4304    ORRS	R4, R0
0x1848	0xF8AD4008  STRH	R4, [SP, #8]
0x184C	0x1C4B    ADDS	R3, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
;__hal_tiva.c, 157 :: 		Delay_1ms();
0x184E	0xF7FFF887  BL	_Delay_1ms+0
; ptr end address is: 12 (R3)
0x1852	0x4619    MOV	R1, R3
;__hal_tiva.c, 158 :: 		while(--nBytes > 1) {
L___c3dhall5_driver_hal_i2cRead19:
; ptr start address is: 4 (R1)
0x1854	0xF8BD400C  LDRH	R4, [SP, #12]
0x1858	0x1E64    SUBS	R4, R4, #1
0x185A	0xB2A4    UXTH	R4, R4
0x185C	0xF8AD400C  STRH	R4, [SP, #12]
0x1860	0x2C01    CMP	R4, #1
0x1862	0xD911    BLS	L___c3dhall5_driver_hal_i2cRead20
;__hal_tiva.c, 159 :: 		res |= fp_i2cRead(ptr++ , _I2C_MASTER_MODE_BURST_RECEIVE_CONT);
0x1864	0x9101    STR	R1, [SP, #4]
0x1866	0x4608    MOV	R0, R1
0x1868	0x2109    MOVS	R1, #9
0x186A	0x4C15    LDR	R4, [PC, #84]
0x186C	0x6824    LDR	R4, [R4, #0]
0x186E	0x47A0    BLX	R4
0x1870	0x9901    LDR	R1, [SP, #4]
0x1872	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1876	0x4304    ORRS	R4, R0
0x1878	0xF8AD4008  STRH	R4, [SP, #8]
0x187C	0x1C4C    ADDS	R4, R1, #1
; ptr end address is: 4 (R1)
; ptr start address is: 12 (R3)
0x187E	0x4623    MOV	R3, R4
;__hal_tiva.c, 160 :: 		Delay_1ms();
0x1880	0xF7FFF86E  BL	_Delay_1ms+0
;__hal_tiva.c, 161 :: 		}
0x1884	0x4619    MOV	R1, R3
; ptr end address is: 12 (R3)
0x1886	0xE7E5    B	L___c3dhall5_driver_hal_i2cRead19
L___c3dhall5_driver_hal_i2cRead20:
;__hal_tiva.c, 162 :: 		res |= fp_i2cRead(ptr, _I2C_MASTER_MODE_BURST_RECEIVE_FINISH);
; ptr start address is: 4 (R1)
0x1888	0x4608    MOV	R0, R1
0x188A	0x2105    MOVS	R1, #5
; ptr end address is: 4 (R1)
0x188C	0x4C0C    LDR	R4, [PC, #48]
0x188E	0x6824    LDR	R4, [R4, #0]
0x1890	0x47A0    BLX	R4
0x1892	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1896	0x4304    ORRS	R4, R0
0x1898	0xF8AD4008  STRH	R4, [SP, #8]
;__hal_tiva.c, 163 :: 		}
L___c3dhall5_driver_hal_i2cRead18:
L___c3dhall5_driver_hal_i2cRead16:
;__hal_tiva.c, 164 :: 		if( endMode == END_MODE_RESTART ) {
0x189C	0xF89D4010  LDRB	R4, [SP, #16]
0x18A0	0x2C01    CMP	R4, #1
0x18A2	0xD102    BNE	L___c3dhall5_driver_hal_i2cRead21
;__hal_tiva.c, 165 :: 		startF = 1;
0x18A4	0x2501    MOVS	R5, #1
0x18A6	0x4C04    LDR	R4, [PC, #16]
0x18A8	0x7025    STRB	R5, [R4, #0]
;__hal_tiva.c, 166 :: 		}
L___c3dhall5_driver_hal_i2cRead21:
;__hal_tiva.c, 167 :: 		return res;
0x18AA	0xF9BD0008  LDRSH	R0, [SP, #8]
;__hal_tiva.c, 168 :: 		}
L_end_hal_i2cRead:
0x18AE	0xF8DDE000  LDR	LR, [SP, #0]
0x18B2	0xB005    ADD	SP, SP, #20
0x18B4	0x4770    BX	LR
0x18B6	0xBF00    NOP
0x18B8	0x006C2000  	__c3dhall5_driver_startF+0
0x18BC	0x00AC2000  	__c3dhall5_driver_fp_i2cStart+0
0x18C0	0x00B02000  	__c3dhall5_driver_fp_i2cRead+0
; end of __c3dhall5_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_09.c, 677 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0940	0xB081    SUB	SP, SP, #4
0x0942	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 678 :: 		
0x0946	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0948	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x094A	0x4803    LDR	R0, [PC, #12]
0x094C	0xF7FFFE5A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 679 :: 		
L_end_I2C0_Read:
0x0950	0xF8DDE000  LDR	LR, [SP, #0]
0x0954	0xB001    ADD	SP, SP, #4
0x0956	0x4770    BX	LR
0x0958	0x00004002  	I2C0_MSA+0
; end of _I2C0_Read
__Lib_I2C_09_I2Cx_Read:
;__Lib_I2C_09.c, 422 :: 		
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x0604	0xB084    SUB	SP, SP, #16
0x0606	0xF8CDE000  STR	LR, [SP, #0]
0x060A	0x4604    MOV	R4, R0
0x060C	0x9103    STR	R1, [SP, #12]
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
; i2cBase start address is: 16 (R4)
; mode start address is: 8 (R2)
;__Lib_I2C_09.c, 423 :: 		
0x060E	0xF04F0300  MOV	R3, #0
0x0612	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 427 :: 		
0x0614	0x4B5E    LDR	R3, [PC, #376]
0x0616	0x429C    CMP	R4, R3
0x0618	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read35
;__Lib_I2C_09.c, 428 :: 		
0x061A	0x4B5E    LDR	R3, [PC, #376]
0x061C	0x681B    LDR	R3, [R3, #0]
0x061E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 429 :: 		
0x0620	0x4B5D    LDR	R3, [PC, #372]
0x0622	0x681B    LDR	R3, [R3, #0]
0x0624	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 430 :: 		
0x0626	0xE058    B	L___Lib_I2C_09_I2Cx_Read36
L___Lib_I2C_09_I2Cx_Read35:
;__Lib_I2C_09.c, 431 :: 		
0x0628	0x4B5C    LDR	R3, [PC, #368]
0x062A	0x429C    CMP	R4, R3
0x062C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read37
;__Lib_I2C_09.c, 432 :: 		
0x062E	0x4B5C    LDR	R3, [PC, #368]
0x0630	0x681B    LDR	R3, [R3, #0]
0x0632	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 433 :: 		
0x0634	0x4B5B    LDR	R3, [PC, #364]
0x0636	0x681B    LDR	R3, [R3, #0]
0x0638	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 434 :: 		
0x063A	0xE04E    B	L___Lib_I2C_09_I2Cx_Read38
L___Lib_I2C_09_I2Cx_Read37:
;__Lib_I2C_09.c, 435 :: 		
0x063C	0x4B5A    LDR	R3, [PC, #360]
0x063E	0x429C    CMP	R4, R3
0x0640	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read39
;__Lib_I2C_09.c, 436 :: 		
0x0642	0x4B5A    LDR	R3, [PC, #360]
0x0644	0x681B    LDR	R3, [R3, #0]
0x0646	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 437 :: 		
0x0648	0x4B59    LDR	R3, [PC, #356]
0x064A	0x681B    LDR	R3, [R3, #0]
0x064C	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 438 :: 		
0x064E	0xE044    B	L___Lib_I2C_09_I2Cx_Read40
L___Lib_I2C_09_I2Cx_Read39:
;__Lib_I2C_09.c, 439 :: 		
0x0650	0x4B58    LDR	R3, [PC, #352]
0x0652	0x429C    CMP	R4, R3
0x0654	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read41
;__Lib_I2C_09.c, 440 :: 		
0x0656	0x4B58    LDR	R3, [PC, #352]
0x0658	0x681B    LDR	R3, [R3, #0]
0x065A	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 441 :: 		
0x065C	0x4B57    LDR	R3, [PC, #348]
0x065E	0x681B    LDR	R3, [R3, #0]
0x0660	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 442 :: 		
0x0662	0xE03A    B	L___Lib_I2C_09_I2Cx_Read42
L___Lib_I2C_09_I2Cx_Read41:
;__Lib_I2C_09.c, 443 :: 		
0x0664	0x4B56    LDR	R3, [PC, #344]
0x0666	0x429C    CMP	R4, R3
0x0668	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read43
;__Lib_I2C_09.c, 444 :: 		
0x066A	0x4B56    LDR	R3, [PC, #344]
0x066C	0x681B    LDR	R3, [R3, #0]
0x066E	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 445 :: 		
0x0670	0x4B55    LDR	R3, [PC, #340]
0x0672	0x681B    LDR	R3, [R3, #0]
0x0674	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 446 :: 		
0x0676	0xE030    B	L___Lib_I2C_09_I2Cx_Read44
L___Lib_I2C_09_I2Cx_Read43:
;__Lib_I2C_09.c, 447 :: 		
0x0678	0x4B54    LDR	R3, [PC, #336]
0x067A	0x429C    CMP	R4, R3
0x067C	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read45
;__Lib_I2C_09.c, 448 :: 		
0x067E	0x4B54    LDR	R3, [PC, #336]
0x0680	0x681B    LDR	R3, [R3, #0]
0x0682	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 449 :: 		
0x0684	0x4B53    LDR	R3, [PC, #332]
0x0686	0x681B    LDR	R3, [R3, #0]
0x0688	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 450 :: 		
0x068A	0xE026    B	L___Lib_I2C_09_I2Cx_Read46
L___Lib_I2C_09_I2Cx_Read45:
;__Lib_I2C_09.c, 451 :: 		
0x068C	0x4B52    LDR	R3, [PC, #328]
0x068E	0x429C    CMP	R4, R3
0x0690	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read47
;__Lib_I2C_09.c, 452 :: 		
0x0692	0x4B52    LDR	R3, [PC, #328]
0x0694	0x681B    LDR	R3, [R3, #0]
0x0696	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 453 :: 		
0x0698	0x4B51    LDR	R3, [PC, #324]
0x069A	0x681B    LDR	R3, [R3, #0]
0x069C	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 454 :: 		
0x069E	0xE01C    B	L___Lib_I2C_09_I2Cx_Read48
L___Lib_I2C_09_I2Cx_Read47:
;__Lib_I2C_09.c, 455 :: 		
0x06A0	0x4B50    LDR	R3, [PC, #320]
0x06A2	0x429C    CMP	R4, R3
0x06A4	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read49
;__Lib_I2C_09.c, 456 :: 		
0x06A6	0x4B50    LDR	R3, [PC, #320]
0x06A8	0x681B    LDR	R3, [R3, #0]
0x06AA	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 457 :: 		
0x06AC	0x4B4F    LDR	R3, [PC, #316]
0x06AE	0x681B    LDR	R3, [R3, #0]
0x06B0	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 458 :: 		
0x06B2	0xE012    B	L___Lib_I2C_09_I2Cx_Read50
L___Lib_I2C_09_I2Cx_Read49:
;__Lib_I2C_09.c, 459 :: 		
0x06B4	0x4B4E    LDR	R3, [PC, #312]
0x06B6	0x429C    CMP	R4, R3
0x06B8	0xD106    BNE	L___Lib_I2C_09_I2Cx_Read51
;__Lib_I2C_09.c, 460 :: 		
0x06BA	0x4B4E    LDR	R3, [PC, #312]
0x06BC	0x681B    LDR	R3, [R3, #0]
0x06BE	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 461 :: 		
0x06C0	0x4B4D    LDR	R3, [PC, #308]
0x06C2	0x681B    LDR	R3, [R3, #0]
0x06C4	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 462 :: 		
0x06C6	0xE008    B	L___Lib_I2C_09_I2Cx_Read52
L___Lib_I2C_09_I2Cx_Read51:
;__Lib_I2C_09.c, 463 :: 		
0x06C8	0x4B4C    LDR	R3, [PC, #304]
0x06CA	0x429C    CMP	R4, R3
0x06CC	0xD105    BNE	L___Lib_I2C_09_I2Cx_Read53
;__Lib_I2C_09.c, 464 :: 		
0x06CE	0x4B4C    LDR	R3, [PC, #304]
0x06D0	0x681B    LDR	R3, [R3, #0]
0x06D2	0x9302    STR	R3, [SP, #8]
;__Lib_I2C_09.c, 465 :: 		
0x06D4	0x4B4B    LDR	R3, [PC, #300]
0x06D6	0x681B    LDR	R3, [R3, #0]
0x06D8	0x9301    STR	R3, [SP, #4]
;__Lib_I2C_09.c, 466 :: 		
L___Lib_I2C_09_I2Cx_Read53:
L___Lib_I2C_09_I2Cx_Read52:
L___Lib_I2C_09_I2Cx_Read50:
L___Lib_I2C_09_I2Cx_Read48:
L___Lib_I2C_09_I2Cx_Read46:
L___Lib_I2C_09_I2Cx_Read44:
L___Lib_I2C_09_I2Cx_Read42:
L___Lib_I2C_09_I2Cx_Read40:
L___Lib_I2C_09_I2Cx_Read38:
L___Lib_I2C_09_I2Cx_Read36:
;__Lib_I2C_09.c, 468 :: 		
0x06DA	0x2A07    CMP	R2, #7
0x06DC	0xD003    BEQ	L___Lib_I2C_09_I2Cx_Read107
0x06DE	0x2A0B    CMP	R2, #11
0x06E0	0xD001    BEQ	L___Lib_I2C_09_I2Cx_Read106
0x06E2	0x4620    MOV	R0, R4
0x06E4	0xE017    B	L___Lib_I2C_09_I2Cx_Read56
L___Lib_I2C_09_I2Cx_Read107:
L___Lib_I2C_09_I2Cx_Read106:
;__Lib_I2C_09.c, 470 :: 		
; timeout start address is: 24 (R6)
0x06E6	0x9E02    LDR	R6, [SP, #8]
; i2cBase end address is: 16 (R4)
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
0x06E8	0x4620    MOV	R0, R4
0x06EA	0xB2D1    UXTB	R1, R2
;__Lib_I2C_09.c, 471 :: 		
L___Lib_I2C_09_I2Cx_Read57:
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
; i2cBase start address is: 0 (R0)
0x06EC	0x1D03    ADDS	R3, R0, #4
0x06EE	0x681C    LDR	R4, [R3, #0]
0x06F0	0xF3C41380  UBFX	R3, R4, #6, #1
0x06F4	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read58
;__Lib_I2C_09.c, 473 :: 		
0x06F6	0x9B02    LDR	R3, [SP, #8]
0x06F8	0xB14B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read110
;__Lib_I2C_09.c, 474 :: 		
0x06FA	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read60
; mode end address is: 4 (R1)
; timeout end address is: 24 (R6)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 475 :: 		
0x06FC	0x2003    MOVS	R0, #3
0x06FE	0x9C01    LDR	R4, [SP, #4]
0x0700	0x47A0    BLX	R4
;__Lib_I2C_09.c, 476 :: 		
0x0702	0x2001    MOVS	R0, #1
0x0704	0xE040    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 477 :: 		
L___Lib_I2C_09_I2Cx_Read60:
;__Lib_I2C_09.c, 478 :: 		
; i2cBase start address is: 0 (R0)
; timeout start address is: 24 (R6)
; mode start address is: 4 (R1)
0x0706	0x1E73    SUBS	R3, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 8 (R2)
0x0708	0x461A    MOV	R2, R3
; timeout end address is: 8 (R2)
0x070A	0x4613    MOV	R3, R2
;__Lib_I2C_09.c, 479 :: 		
0x070C	0xE000    B	L___Lib_I2C_09_I2Cx_Read59
L___Lib_I2C_09_I2Cx_Read110:
;__Lib_I2C_09.c, 473 :: 		
0x070E	0x4633    MOV	R3, R6
;__Lib_I2C_09.c, 479 :: 		
L___Lib_I2C_09_I2Cx_Read59:
;__Lib_I2C_09.c, 480 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0710	0x461E    MOV	R6, R3
0x0712	0xE7EB    B	L___Lib_I2C_09_I2Cx_Read57
L___Lib_I2C_09_I2Cx_Read58:
;__Lib_I2C_09.c, 481 :: 		
0x0714	0xB2CA    UXTB	R2, R1
; i2cBase end address is: 0 (R0)
L___Lib_I2C_09_I2Cx_Read56:
; mode end address is: 4 (R1)
;__Lib_I2C_09.c, 483 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
0x0716	0x1D03    ADDS	R3, R0, #4
0x0718	0x601A    STR	R2, [R3, #0]
;__Lib_I2C_09.c, 484 :: 		
0x071A	0xF7FFFD75  BL	_Delay_1us+0
;__Lib_I2C_09.c, 485 :: 		
0x071E	0xF7FFFD73  BL	_Delay_1us+0
;__Lib_I2C_09.c, 486 :: 		
0x0722	0xF7FFFD71  BL	_Delay_1us+0
;__Lib_I2C_09.c, 488 :: 		
; timeout start address is: 24 (R6)
0x0726	0x9E02    LDR	R6, [SP, #8]
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 489 :: 		
L___Lib_I2C_09_I2Cx_Read61:
; timeout start address is: 24 (R6)
; mode start address is: 8 (R2)
; i2cBase start address is: 0 (R0)
0x0728	0x1D03    ADDS	R3, R0, #4
0x072A	0x681C    LDR	R4, [R3, #0]
0x072C	0xF3C40300  UBFX	R3, R4, #0, #1
0x0730	0xB163    CBZ	R3, L___Lib_I2C_09_I2Cx_Read62
;__Lib_I2C_09.c, 491 :: 		
0x0732	0x9B02    LDR	R3, [SP, #8]
0x0734	0xB13B    CBZ	R3, L___Lib_I2C_09_I2Cx_Read111
;__Lib_I2C_09.c, 492 :: 		
0x0736	0xB926    CBNZ	R6, L___Lib_I2C_09_I2Cx_Read64
; timeout end address is: 24 (R6)
; mode end address is: 8 (R2)
; i2cBase end address is: 0 (R0)
;__Lib_I2C_09.c, 493 :: 		
0x0738	0x2003    MOVS	R0, #3
0x073A	0x9C01    LDR	R4, [SP, #4]
0x073C	0x47A0    BLX	R4
;__Lib_I2C_09.c, 494 :: 		
0x073E	0x2001    MOVS	R0, #1
0x0740	0xE022    B	L_end_I2Cx_Read
;__Lib_I2C_09.c, 495 :: 		
L___Lib_I2C_09_I2Cx_Read64:
;__Lib_I2C_09.c, 496 :: 		
; i2cBase start address is: 0 (R0)
; mode start address is: 8 (R2)
; timeout start address is: 24 (R6)
0x0742	0x1E71    SUBS	R1, R6, #1
; timeout end address is: 24 (R6)
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
;__Lib_I2C_09.c, 497 :: 		
0x0744	0xE000    B	L___Lib_I2C_09_I2Cx_Read63
L___Lib_I2C_09_I2Cx_Read111:
;__Lib_I2C_09.c, 491 :: 		
0x0746	0x4631    MOV	R1, R6
;__Lib_I2C_09.c, 497 :: 		
L___Lib_I2C_09_I2Cx_Read63:
;__Lib_I2C_09.c, 498 :: 		
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
0x0748	0x460E    MOV	R6, R1
0x074A	0xE7ED    B	L___Lib_I2C_09_I2Cx_Read61
L___Lib_I2C_09_I2Cx_Read62:
;__Lib_I2C_09.c, 500 :: 		
0x074C	0x1D03    ADDS	R3, R0, #4
0x074E	0x681C    LDR	R4, [R3, #0]
0x0750	0xF3C40340  UBFX	R3, R4, #1, #1
0x0754	0xB173    CBZ	R3, L___Lib_I2C_09_I2Cx_Read65
;__Lib_I2C_09.c, 501 :: 		
0x0756	0x2A09    CMP	R2, #9
0x0758	0xD002    BEQ	L___Lib_I2C_09_I2Cx_Read109
0x075A	0x2A0B    CMP	R2, #11
0x075C	0xD000    BEQ	L___Lib_I2C_09_I2Cx_Read108
; mode end address is: 8 (R2)
0x075E	0xE008    B	L___Lib_I2C_09_I2Cx_Read68
L___Lib_I2C_09_I2Cx_Read109:
L___Lib_I2C_09_I2Cx_Read108:
;__Lib_I2C_09.c, 502 :: 		
0x0760	0x1D03    ADDS	R3, R0, #4
0x0762	0x681C    LDR	R4, [R3, #0]
0x0764	0xF3C41300  UBFX	R3, R4, #4, #1
0x0768	0xB91B    CBNZ	R3, L___Lib_I2C_09_I2Cx_Read69
;__Lib_I2C_09.c, 503 :: 		
0x076A	0x1D04    ADDS	R4, R0, #4
0x076C	0xF2400304  MOVW	R3, #4
0x0770	0x6023    STR	R3, [R4, #0]
L___Lib_I2C_09_I2Cx_Read69:
;__Lib_I2C_09.c, 504 :: 		
L___Lib_I2C_09_I2Cx_Read68:
;__Lib_I2C_09.c, 505 :: 		
0x0772	0xE004    B	L___Lib_I2C_09_I2Cx_Read70
L___Lib_I2C_09_I2Cx_Read65:
;__Lib_I2C_09.c, 507 :: 		
0x0774	0xF2000308  ADDW	R3, R0, #8
0x0778	0x681C    LDR	R4, [R3, #0]
0x077A	0x9B03    LDR	R3, [SP, #12]
0x077C	0x701C    STRB	R4, [R3, #0]
L___Lib_I2C_09_I2Cx_Read70:
;__Lib_I2C_09.c, 509 :: 		
0x077E	0x1D03    ADDS	R3, R0, #4
; i2cBase end address is: 0 (R0)
0x0780	0x681C    LDR	R4, [R3, #0]
0x0782	0xF3C40340  UBFX	R3, R4, #1, #1
0x0786	0xB2D8    UXTB	R0, R3
;__Lib_I2C_09.c, 510 :: 		
L_end_I2Cx_Read:
0x0788	0xF8DDE000  LDR	LR, [SP, #0]
0x078C	0xB004    ADD	SP, SP, #16
0x078E	0x4770    BX	LR
0x0790	0x00004002  	I2C0_MSA+0
0x0794	0x00702000  	__Lib_I2C_09__I2C0_TIMEOUT+0
0x0798	0x00C82000  	_I2C0_Timeout_Ptr+0
0x079C	0x10004002  	I2C1_MSA+0
0x07A0	0x00742000  	__Lib_I2C_09__I2C1_TIMEOUT+0
0x07A4	0x00CC2000  	_I2C1_Timeout_Ptr+0
0x07A8	0x20004002  	I2C2_MSA+0
0x07AC	0x00782000  	__Lib_I2C_09__I2C2_TIMEOUT+0
0x07B0	0x00D02000  	_I2C2_Timeout_Ptr+0
0x07B4	0x30004002  	I2C3_MSA+0
0x07B8	0x007C2000  	__Lib_I2C_09__I2C3_TIMEOUT+0
0x07BC	0x00D42000  	_I2C3_Timeout_Ptr+0
0x07C0	0x0000400C  	I2C4_MSA+0
0x07C4	0x00802000  	__Lib_I2C_09__I2C4_TIMEOUT+0
0x07C8	0x00D82000  	_I2C4_Timeout_Ptr+0
0x07CC	0x1000400C  	I2C5_MSA+0
0x07D0	0x00842000  	__Lib_I2C_09__I2C5_TIMEOUT+0
0x07D4	0x00DC2000  	_I2C5_Timeout_Ptr+0
0x07D8	0x2000400C  	I2C6_MSA+0
0x07DC	0x00882000  	__Lib_I2C_09__I2C6_TIMEOUT+0
0x07E0	0x00E02000  	_I2C6_Timeout_Ptr+0
0x07E4	0x3000400C  	I2C7_MSA+0
0x07E8	0x008C2000  	__Lib_I2C_09__I2C7_TIMEOUT+0
0x07EC	0x00E42000  	_I2C7_Timeout_Ptr+0
0x07F0	0x8000400B  	I2C8_MSA+0
0x07F4	0x00902000  	__Lib_I2C_09__I2C8_TIMEOUT+0
0x07F8	0x00E82000  	_I2C8_Timeout_Ptr+0
0x07FC	0x9000400B  	I2C9_MSA+0
0x0800	0x00942000  	__Lib_I2C_09__I2C9_TIMEOUT+0
0x0804	0x00EC2000  	_I2C9_Timeout_Ptr+0
; end of __Lib_I2C_09_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_09.c, 736 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x1274	0xB081    SUB	SP, SP, #4
0x1276	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 737 :: 		
0x127A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x127C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x127E	0x4803    LDR	R0, [PC, #12]
0x1280	0xF7FFF9C0  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 738 :: 		
L_end_I2C1_Read:
0x1284	0xF8DDE000  LDR	LR, [SP, #0]
0x1288	0xB001    ADD	SP, SP, #4
0x128A	0x4770    BX	LR
0x128C	0x10004002  	I2C1_MSA+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_09.c, 795 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x12B4	0xB081    SUB	SP, SP, #4
0x12B6	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 796 :: 		
0x12BA	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x12BC	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x12BE	0x4803    LDR	R0, [PC, #12]
0x12C0	0xF7FFF9A0  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 797 :: 		
L_end_I2C2_Read:
0x12C4	0xF8DDE000  LDR	LR, [SP, #0]
0x12C8	0xB001    ADD	SP, SP, #4
0x12CA	0x4770    BX	LR
0x12CC	0x20004002  	I2C2_MSA+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_09.c, 853 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B80	0xB081    SUB	SP, SP, #4
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 854 :: 		
0x0B86	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B88	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B8A	0x4803    LDR	R0, [PC, #12]
0x0B8C	0xF7FFFD3A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 855 :: 		
L_end_I2C3_Read:
0x0B90	0xF8DDE000  LDR	LR, [SP, #0]
0x0B94	0xB001    ADD	SP, SP, #4
0x0B96	0x4770    BX	LR
0x0B98	0x30004002  	I2C3_MSA+0
; end of _I2C3_Read
_I2C4_Read:
;__Lib_I2C_09.c, 912 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B24	0xB081    SUB	SP, SP, #4
0x0B26	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 913 :: 		
0x0B2A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B2C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B2E	0x4803    LDR	R0, [PC, #12]
0x0B30	0xF7FFFD68  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 914 :: 		
L_end_I2C4_Read:
0x0B34	0xF8DDE000  LDR	LR, [SP, #0]
0x0B38	0xB001    ADD	SP, SP, #4
0x0B3A	0x4770    BX	LR
0x0B3C	0x0000400C  	I2C4_MSA+0
; end of _I2C4_Read
_I2C5_Read:
;__Lib_I2C_09.c, 971 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0B40	0xB081    SUB	SP, SP, #4
0x0B42	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 972 :: 		
0x0B46	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0B48	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0B4A	0x4803    LDR	R0, [PC, #12]
0x0B4C	0xF7FFFD5A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 973 :: 		
L_end_I2C5_Read:
0x0B50	0xF8DDE000  LDR	LR, [SP, #0]
0x0B54	0xB001    ADD	SP, SP, #4
0x0B56	0x4770    BX	LR
0x0B58	0x1000400C  	I2C5_MSA+0
; end of _I2C5_Read
_I2C6_Read:
;__Lib_I2C_09.c, 1030 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BC0	0xB081    SUB	SP, SP, #4
0x0BC2	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1031 :: 		
0x0BC6	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0BC8	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0BCA	0x4803    LDR	R0, [PC, #12]
0x0BCC	0xF7FFFD1A  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1032 :: 		
L_end_I2C6_Read:
0x0BD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD4	0xB001    ADD	SP, SP, #4
0x0BD6	0x4770    BX	LR
0x0BD8	0x2000400C  	I2C6_MSA+0
; end of _I2C6_Read
_I2C7_Read:
;__Lib_I2C_09.c, 1089 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x1234	0xB081    SUB	SP, SP, #4
0x1236	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1090 :: 		
0x123A	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x123C	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x123E	0x4803    LDR	R0, [PC, #12]
0x1240	0xF7FFF9E0  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1091 :: 		
L_end_I2C7_Read:
0x1244	0xF8DDE000  LDR	LR, [SP, #0]
0x1248	0xB001    ADD	SP, SP, #4
0x124A	0x4770    BX	LR
0x124C	0x3000400C  	I2C7_MSA+0
; end of _I2C7_Read
_I2C8_Read:
;__Lib_I2C_09.c, 1148 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BDC	0xB081    SUB	SP, SP, #4
0x0BDE	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1149 :: 		
0x0BE2	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0BE4	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0BE6	0x4803    LDR	R0, [PC, #12]
0x0BE8	0xF7FFFD0C  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1150 :: 		
L_end_I2C8_Read:
0x0BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF0	0xB001    ADD	SP, SP, #4
0x0BF2	0x4770    BX	LR
0x0BF4	0x8000400B  	I2C8_MSA+0
; end of _I2C8_Read
_I2C9_Read:
;__Lib_I2C_09.c, 1207 :: 		
; mode start address is: 4 (R1)
; dat start address is: 0 (R0)
0x0BF8	0xB081    SUB	SP, SP, #4
0x0BFA	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
; mode start address is: 4 (R1)
;__Lib_I2C_09.c, 1208 :: 		
0x0BFE	0xB2CA    UXTB	R2, R1
; mode end address is: 4 (R1)
0x0C00	0x4601    MOV	R1, R0
; dat end address is: 0 (R0)
0x0C02	0x4803    LDR	R0, [PC, #12]
0x0C04	0xF7FFFCFE  BL	__Lib_I2C_09_I2Cx_Read+0
;__Lib_I2C_09.c, 1209 :: 		
L_end_I2C9_Read:
0x0C08	0xF8DDE000  LDR	LR, [SP, #0]
0x0C0C	0xB001    ADD	SP, SP, #4
0x0C0E	0x4770    BX	LR
0x0C10	0x9000400B  	I2C9_MSA+0
; end of _I2C9_Read
__c3dhall5_driver_hal_spiWrite:
;__hal_tiva.c, 43 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x16DC	0xB083    SUB	SP, SP, #12
0x16DE	0xF8CDE000  STR	LR, [SP, #0]
0x16E2	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_tiva.c, 45 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x16E4	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x16E6	0xB290    UXTH	R0, R2
;__hal_tiva.c, 46 :: 		while( nBytes-- )
L___c3dhall5_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x16E8	0xB283    UXTH	R3, R0
0x16EA	0x1E42    SUBS	R2, R0, #1
0x16EC	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x16EE	0xB16B    CBZ	R3, L___c3dhall5_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_tiva.c, 47 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x16F0	0x780A    LDRB	R2, [R1, #0]
0x16F2	0xB2D4    UXTB	R4, R2
0x16F4	0xF8AD0004  STRH	R0, [SP, #4]
0x16F8	0x9102    STR	R1, [SP, #8]
0x16FA	0xB2A0    UXTH	R0, R4
0x16FC	0x4C05    LDR	R4, [PC, #20]
0x16FE	0x6824    LDR	R4, [R4, #0]
0x1700	0x47A0    BLX	R4
0x1702	0x9902    LDR	R1, [SP, #8]
0x1704	0xF8BD0004  LDRH	R0, [SP, #4]
0x1708	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x170A	0xE7ED    B	L___c3dhall5_driver_hal_spiWrite0
L___c3dhall5_driver_hal_spiWrite1:
;__hal_tiva.c, 48 :: 		}
L_end_hal_spiWrite:
0x170C	0xF8DDE000  LDR	LR, [SP, #0]
0x1710	0xB003    ADD	SP, SP, #12
0x1712	0x4770    BX	LR
0x1714	0x00BC2000  	__c3dhall5_driver_fp_spiWrite+0
; end of __c3dhall5_driver_hal_spiWrite
__c3dhall5_driver_hal_spiRead:
;__hal_tiva.c, 50 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0x1718	0xB083    SUB	SP, SP, #12
0x171A	0xF8CDE000  STR	LR, [SP, #0]
0x171E	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_tiva.c, 52 :: 		uint8_t *ptr = pBuf;
0x1722	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_tiva.c, 53 :: 		while( nBytes-- )
L___c3dhall5_driver_hal_spiRead2:
0x1724	0xF8BD3008  LDRH	R3, [SP, #8]
0x1728	0xF8BD2008  LDRH	R2, [SP, #8]
0x172C	0x1E52    SUBS	R2, R2, #1
0x172E	0xF8AD2008  STRH	R2, [SP, #8]
0x1732	0xB14B    CBZ	R3, L___c3dhall5_driver_hal_spiRead3
;__hal_tiva.c, 54 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0x1734	0x2000    MOVS	R0, #0
0x1736	0x4C06    LDR	R4, [PC, #24]
0x1738	0x6824    LDR	R4, [R4, #0]
0x173A	0x47A0    BLX	R4
0x173C	0x9A01    LDR	R2, [SP, #4]
0x173E	0x7010    STRB	R0, [R2, #0]
0x1740	0x9A01    LDR	R2, [SP, #4]
0x1742	0x1C52    ADDS	R2, R2, #1
0x1744	0x9201    STR	R2, [SP, #4]
0x1746	0xE7ED    B	L___c3dhall5_driver_hal_spiRead2
L___c3dhall5_driver_hal_spiRead3:
;__hal_tiva.c, 55 :: 		}
L_end_hal_spiRead:
0x1748	0xF8DDE000  LDR	LR, [SP, #0]
0x174C	0xB003    ADD	SP, SP, #12
0x174E	0x4770    BX	LR
0x1750	0x00B42000  	__c3dhall5_driver_fp_spiRead+0
; end of __c3dhall5_driver_hal_spiRead
_c3dhall5_writeByte:
;__c3dhall5_driver.c, 197 :: 		void c3dhall5_writeByte(uint8_t reg, uint8_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x1C10	0xB082    SUB	SP, SP, #8
0x1C12	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__c3dhall5_driver.c, 201 :: 		writeReg[ 0 ] = reg;
0x1C16	0xAA01    ADD	R2, SP, #4
0x1C18	0x7010    STRB	R0, [R2, #0]
; reg end address is: 0 (R0)
;__c3dhall5_driver.c, 202 :: 		writeReg[ 1 ] = _data;
0x1C1A	0x1C52    ADDS	R2, R2, #1
0x1C1C	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;__c3dhall5_driver.c, 204 :: 		if (_comunication == _I2C_COMUNICATION)
0x1C1E	0x4A12    LDR	R2, [PC, #72]
0x1C20	0x7812    LDRB	R2, [R2, #0]
0x1C22	0x2A02    CMP	R2, #2
0x1C24	0xD10B    BNE	L_c3dhall5_writeByte26
;__c3dhall5_driver.c, 206 :: 		hal_i2cStart();
0x1C26	0xF7FFFD23  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 207 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_STOP);
0x1C2A	0xAB01    ADD	R3, SP, #4
0x1C2C	0x4A0F    LDR	R2, [PC, #60]
0x1C2E	0x7812    LDRB	R2, [R2, #0]
0x1C30	0x4619    MOV	R1, R3
0x1C32	0x2300    MOVS	R3, #0
0x1C34	0xB2D0    UXTB	R0, R2
0x1C36	0x2202    MOVS	R2, #2
0x1C38	0xF7FFFC14  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 208 :: 		}
0x1C3C	0xE010    B	L_c3dhall5_writeByte27
L_c3dhall5_writeByte26:
;__c3dhall5_driver.c, 211 :: 		hal_gpio_rstSet(1);
0x1C3E	0x2001    MOVS	R0, #1
0x1C40	0x4C0B    LDR	R4, [PC, #44]
0x1C42	0x6824    LDR	R4, [R4, #0]
0x1C44	0x47A0    BLX	R4
;__c3dhall5_driver.c, 212 :: 		hal_gpio_csSet(0);
0x1C46	0x2000    MOVS	R0, #0
0x1C48	0x4C0A    LDR	R4, [PC, #40]
0x1C4A	0x6824    LDR	R4, [R4, #0]
0x1C4C	0x47A0    BLX	R4
;__c3dhall5_driver.c, 213 :: 		hal_spiWrite(writeReg, 2);
0x1C4E	0xAA01    ADD	R2, SP, #4
0x1C50	0x2102    MOVS	R1, #2
0x1C52	0x4610    MOV	R0, R2
0x1C54	0xF7FFFD42  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 214 :: 		hal_gpio_csSet(1);
0x1C58	0x2001    MOVS	R0, #1
0x1C5A	0x4C06    LDR	R4, [PC, #24]
0x1C5C	0x6824    LDR	R4, [R4, #0]
0x1C5E	0x47A0    BLX	R4
;__c3dhall5_driver.c, 215 :: 		}
L_c3dhall5_writeByte27:
;__c3dhall5_driver.c, 216 :: 		}
L_end_c3dhall5_writeByte:
0x1C60	0xF8DDE000  LDR	LR, [SP, #0]
0x1C64	0xB002    ADD	SP, SP, #8
0x1C66	0x4770    BX	LR
0x1C68	0x006F2000  	__c3dhall5_driver__comunication+0
0x1C6C	0x009E2000  	__c3dhall5_driver__slaveAddress+0
0x1C70	0x00A82000  	__c3dhall5_driver_hal_gpio_rstSet+0
0x1C74	0x00A42000  	__c3dhall5_driver_hal_gpio_csSet+0
; end of _c3dhall5_writeByte
_applicationTask:
;Click_3DHALL5_TIVA.c, 52 :: 		void applicationTask()
0x2688	0xB081    SUB	SP, SP, #4
0x268A	0xF8CDE000  STR	LR, [SP, #0]
;Click_3DHALL5_TIVA.c, 54 :: 		axis_X = c3dhall5_getAxis(_C3DHALL5_AXIS_X);
0x268E	0x2068    MOVS	R0, __C3DHALL5_AXIS_X
0x2690	0xF7FFFEAE  BL	_c3dhall5_getAxis+0
0x2694	0x4924    LDR	R1, [PC, #144]
0x2696	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_TIVA.c, 55 :: 		mikrobus_logWrite(" X axis : ", _LOG_TEXT);
0x2698	0x4824    LDR	R0, [PC, #144]
0x269A	0x2101    MOVS	R1, #1
0x269C	0xF7FFFEFA  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 56 :: 		IntToStr(axis_X, demoText);
0x26A0	0x4821    LDR	R0, [PC, #132]
0x26A2	0xF9B00000  LDRSH	R0, [R0, #0]
0x26A6	0x4922    LDR	R1, [PC, #136]
0x26A8	0xF7FFFE6A  BL	_IntToStr+0
;Click_3DHALL5_TIVA.c, 57 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x26AC	0x2102    MOVS	R1, #2
0x26AE	0x4820    LDR	R0, [PC, #128]
0x26B0	0xF7FFFEF0  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 59 :: 		axis_Y = c3dhall5_getAxis(_C3DHALL5_AXIS_Y);
0x26B4	0x206A    MOVS	R0, __C3DHALL5_AXIS_Y
0x26B6	0xF7FFFE9B  BL	_c3dhall5_getAxis+0
0x26BA	0x491E    LDR	R1, [PC, #120]
0x26BC	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_TIVA.c, 60 :: 		mikrobus_logWrite(" Y axis : ", _LOG_TEXT);
0x26BE	0x481E    LDR	R0, [PC, #120]
0x26C0	0x2101    MOVS	R1, #1
0x26C2	0xF7FFFEE7  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 61 :: 		IntToStr(axis_Y, demoText);
0x26C6	0x481B    LDR	R0, [PC, #108]
0x26C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x26CC	0x4918    LDR	R1, [PC, #96]
0x26CE	0xF7FFFE57  BL	_IntToStr+0
;Click_3DHALL5_TIVA.c, 62 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x26D2	0x2102    MOVS	R1, #2
0x26D4	0x4816    LDR	R0, [PC, #88]
0x26D6	0xF7FFFEDD  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 64 :: 		axis_Z = c3dhall5_getAxis(_C3DHALL5_AXIS_Z);
0x26DA	0x206C    MOVS	R0, __C3DHALL5_AXIS_Z
0x26DC	0xF7FFFE88  BL	_c3dhall5_getAxis+0
0x26E0	0x4916    LDR	R1, [PC, #88]
0x26E2	0x8008    STRH	R0, [R1, #0]
;Click_3DHALL5_TIVA.c, 65 :: 		mikrobus_logWrite(" Z axis : ", _LOG_TEXT);
0x26E4	0x4816    LDR	R0, [PC, #88]
0x26E6	0x2101    MOVS	R1, #1
0x26E8	0xF7FFFED4  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 66 :: 		IntToStr(axis_Z, demoText);
0x26EC	0x4813    LDR	R0, [PC, #76]
0x26EE	0xF9B00000  LDRSH	R0, [R0, #0]
0x26F2	0x490F    LDR	R1, [PC, #60]
0x26F4	0xF7FFFE44  BL	_IntToStr+0
;Click_3DHALL5_TIVA.c, 67 :: 		mikrobus_logWrite(demoText, _LOG_LINE);
0x26F8	0x2102    MOVS	R1, #2
0x26FA	0x480D    LDR	R0, [PC, #52]
0x26FC	0xF7FFFECA  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 69 :: 		mikrobus_logWrite("  ", _LOG_LINE);
0x2700	0x4810    LDR	R0, [PC, #64]
0x2702	0x2102    MOVS	R1, #2
0x2704	0xF7FFFEC6  BL	_mikrobus_logWrite+0
;Click_3DHALL5_TIVA.c, 70 :: 		Delay_ms( 1000 );
0x2708	0xF64517FE  MOVW	R7, #23038
0x270C	0xF2C02762  MOVT	R7, #610
L_applicationTask2:
0x2710	0x1E7F    SUBS	R7, R7, #1
0x2712	0xD1FD    BNE	L_applicationTask2
0x2714	0xBF00    NOP
0x2716	0xBF00    NOP
0x2718	0xBF00    NOP
0x271A	0xBF00    NOP
0x271C	0xBF00    NOP
;Click_3DHALL5_TIVA.c, 71 :: 		}
L_end_applicationTask:
0x271E	0xF8DDE000  LDR	LR, [SP, #0]
0x2722	0xB001    ADD	SP, SP, #4
0x2724	0x4770    BX	LR
0x2726	0xBF00    NOP
0x2728	0x00982000  	_axis_X+0
0x272C	0x00162000  	?lstr2_Click_3DHALL5_TIVA+0
0x2730	0x00212000  	_demoText+0
0x2734	0x009A2000  	_axis_Y+0
0x2738	0x00532000  	?lstr3_Click_3DHALL5_TIVA+0
0x273C	0x009C2000  	_axis_Z+0
0x2740	0x005E2000  	?lstr4_Click_3DHALL5_TIVA+0
0x2744	0x00692000  	?lstr5_Click_3DHALL5_TIVA+0
; end of _applicationTask
_c3dhall5_getAxis:
;__c3dhall5_driver.c, 330 :: 		int16_t c3dhall5_getAxis(uint8_t axis)
0x23F0	0xB083    SUB	SP, SP, #12
0x23F2	0xF8CDE000  STR	LR, [SP, #0]
0x23F6	0xF88D0008  STRB	R0, [SP, #8]
;__c3dhall5_driver.c, 335 :: 		if( axis == _C3DHALL5_AXIS_X)
0x23FA	0xF89D1008  LDRB	R1, [SP, #8]
0x23FE	0x2968    CMP	R1, #104
0x2400	0xD105    BNE	L_c3dhall5_getAxis33
;__c3dhall5_driver.c, 337 :: 		status = _waitStatus(_C3DHALL5_STATUS_X_NEW_DATA);
0x2402	0x2001    MOVS	R0, #1
0x2404	0xF7FFFC38  BL	__c3dhall5_driver__waitStatus+0
0x2408	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 338 :: 		}
0x240C	0xE012    B	L_c3dhall5_getAxis34
L_c3dhall5_getAxis33:
;__c3dhall5_driver.c, 339 :: 		else if ( axis == _C3DHALL5_AXIS_Y)
0x240E	0xF89D1008  LDRB	R1, [SP, #8]
0x2412	0x296A    CMP	R1, #106
0x2414	0xD105    BNE	L_c3dhall5_getAxis35
;__c3dhall5_driver.c, 341 :: 		status = _waitStatus(_C3DHALL5_STATUS_Y_NEW_DATA);
0x2416	0x2002    MOVS	R0, #2
0x2418	0xF7FFFC2E  BL	__c3dhall5_driver__waitStatus+0
0x241C	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 342 :: 		}
0x2420	0xE008    B	L_c3dhall5_getAxis36
L_c3dhall5_getAxis35:
;__c3dhall5_driver.c, 343 :: 		else if ( axis == _C3DHALL5_AXIS_Z)
0x2422	0xF89D1008  LDRB	R1, [SP, #8]
0x2426	0x296C    CMP	R1, #108
0x2428	0xD104    BNE	L_c3dhall5_getAxis37
;__c3dhall5_driver.c, 345 :: 		status = _waitStatus(_C3DHALL5_STATUS_Z_NEW_DATA);
0x242A	0x2004    MOVS	R0, #4
0x242C	0xF7FFFC24  BL	__c3dhall5_driver__waitStatus+0
0x2430	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 346 :: 		}
L_c3dhall5_getAxis37:
L_c3dhall5_getAxis36:
L_c3dhall5_getAxis34:
;__c3dhall5_driver.c, 348 :: 		if (status == 0)
0x2434	0xF89D1004  LDRB	R1, [SP, #4]
0x2438	0xB921    CBNZ	R1, L_c3dhall5_getAxis38
;__c3dhall5_driver.c, 350 :: 		axisData = c3dhall5_readData( axis );
0x243A	0xF89D0008  LDRB	R0, [SP, #8]
0x243E	0xF7FFFC3D  BL	_c3dhall5_readData+0
;__c3dhall5_driver.c, 352 :: 		return axisData;
0x2442	0xE001    B	L_end_c3dhall5_getAxis
;__c3dhall5_driver.c, 353 :: 		}
L_c3dhall5_getAxis38:
;__c3dhall5_driver.c, 356 :: 		return 1;
0x2444	0x2001    MOVS	R0, #1
0x2446	0xB200    SXTH	R0, R0
;__c3dhall5_driver.c, 358 :: 		}
L_end_c3dhall5_getAxis:
0x2448	0xF8DDE000  LDR	LR, [SP, #0]
0x244C	0xB003    ADD	SP, SP, #12
0x244E	0x4770    BX	LR
; end of _c3dhall5_getAxis
__c3dhall5_driver__waitStatus:
;__c3dhall5_driver.c, 141 :: 		static uint8_t _waitStatus(uint8_t status)
0x1C78	0xB082    SUB	SP, SP, #8
0x1C7A	0xF8CDE000  STR	LR, [SP, #0]
0x1C7E	0xF88D0004  STRB	R0, [SP, #4]
;__c3dhall5_driver.c, 144 :: 		uint8_t cnt = 0;
;__c3dhall5_driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x1C82	0x2100    MOVS	R1, #0
0x1C84	0xF88D1005  STRB	R1, [SP, #5]
L___c3dhall5_driver__waitStatus22:
0x1C88	0xF89D1005  LDRB	R1, [SP, #5]
0x1C8C	0x290A    CMP	R1, #10
0x1C8E	0xD210    BCS	L___c3dhall5_driver__waitStatus23
;__c3dhall5_driver.c, 148 :: 		readData = c3dhall5_readByte( _C3DHALL5_REG_STATUS );
0x1C90	0x2067    MOVS	R0, #103
0x1C92	0xF7FFFF47  BL	_c3dhall5_readByte+0
;__c3dhall5_driver.c, 150 :: 		if ((readData & status) != 0)
0x1C96	0xF89D1004  LDRB	R1, [SP, #4]
0x1C9A	0xEA000101  AND	R1, R0, R1, LSL #0
0x1C9E	0xB2C9    UXTB	R1, R1
0x1CA0	0xB109    CBZ	R1, L___c3dhall5_driver__waitStatus25
;__c3dhall5_driver.c, 152 :: 		return 0;
0x1CA2	0x2000    MOVS	R0, #0
0x1CA4	0xE006    B	L_end__waitStatus
;__c3dhall5_driver.c, 153 :: 		}
L___c3dhall5_driver__waitStatus25:
;__c3dhall5_driver.c, 146 :: 		for(cnt = 0; cnt < 10; cnt++ )
0x1CA6	0xF89D1005  LDRB	R1, [SP, #5]
0x1CAA	0x1C49    ADDS	R1, R1, #1
0x1CAC	0xF88D1005  STRB	R1, [SP, #5]
;__c3dhall5_driver.c, 154 :: 		}
0x1CB0	0xE7EA    B	L___c3dhall5_driver__waitStatus22
L___c3dhall5_driver__waitStatus23:
;__c3dhall5_driver.c, 155 :: 		return 1;
0x1CB2	0x2001    MOVS	R0, #1
;__c3dhall5_driver.c, 156 :: 		}
L_end__waitStatus:
0x1CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CB8	0xB002    ADD	SP, SP, #8
0x1CBA	0x4770    BX	LR
; end of __c3dhall5_driver__waitStatus
_c3dhall5_readData:
;__c3dhall5_driver.c, 245 :: 		int16_t c3dhall5_readData(uint8_t reg)
0x1CBC	0xB083    SUB	SP, SP, #12
0x1CBE	0xF8CDE000  STR	LR, [SP, #0]
0x1CC2	0xF88D0008  STRB	R0, [SP, #8]
;__c3dhall5_driver.c, 251 :: 		writeReg[ 0 ] = reg;
0x1CC6	0xAA01    ADD	R2, SP, #4
0x1CC8	0xF89D1008  LDRB	R1, [SP, #8]
0x1CCC	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 253 :: 		if (_comunication == _I2C_COMUNICATION)
0x1CCE	0x4937    LDR	R1, [PC, #220]
0x1CD0	0x7809    LDRB	R1, [R1, #0]
0x1CD2	0x2902    CMP	R1, #2
0x1CD4	0xD115    BNE	L_c3dhall5_readData30
;__c3dhall5_driver.c, 255 :: 		hal_i2cStart();
0x1CD6	0xF7FFFCCB  BL	__c3dhall5_driver_hal_i2cStart+0
;__c3dhall5_driver.c, 256 :: 		hal_i2cWrite(_slaveAddress, writeReg, 1, END_MODE_RESTART);
0x1CDA	0xAA01    ADD	R2, SP, #4
0x1CDC	0x4934    LDR	R1, [PC, #208]
0x1CDE	0x7809    LDRB	R1, [R1, #0]
0x1CE0	0x2301    MOVS	R3, #1
0x1CE2	0xB2C8    UXTB	R0, R1
0x1CE4	0x4611    MOV	R1, R2
0x1CE6	0x2201    MOVS	R2, #1
0x1CE8	0xF7FFFBBC  BL	__c3dhall5_driver_hal_i2cWrite+0
;__c3dhall5_driver.c, 257 :: 		hal_i2cRead(_slaveAddress, readReg, 2, END_MODE_STOP);
0x1CEC	0xF10D0205  ADD	R2, SP, #5
0x1CF0	0x492F    LDR	R1, [PC, #188]
0x1CF2	0x7809    LDRB	R1, [R1, #0]
0x1CF4	0x2300    MOVS	R3, #0
0x1CF6	0xB2C8    UXTB	R0, R1
0x1CF8	0x4611    MOV	R1, R2
0x1CFA	0x2202    MOVS	R2, #2
0x1CFC	0xF7FFFD50  BL	__c3dhall5_driver_hal_i2cRead+0
;__c3dhall5_driver.c, 258 :: 		}
0x1D00	0xE044    B	L_c3dhall5_readData31
L_c3dhall5_readData30:
;__c3dhall5_driver.c, 261 :: 		writeReg[ 0 ] = reg | 0x80;
0x1D02	0xAA01    ADD	R2, SP, #4
0x1D04	0xF89D1008  LDRB	R1, [SP, #8]
0x1D08	0xF0410180  ORR	R1, R1, #128
0x1D0C	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 262 :: 		hal_gpio_csSet(0);
0x1D0E	0x2000    MOVS	R0, #0
0x1D10	0x4C28    LDR	R4, [PC, #160]
0x1D12	0x6824    LDR	R4, [R4, #0]
0x1D14	0x47A0    BLX	R4
;__c3dhall5_driver.c, 263 :: 		hal_gpio_rstSet(1);
0x1D16	0x2001    MOVS	R0, #1
0x1D18	0x4C27    LDR	R4, [PC, #156]
0x1D1A	0x6824    LDR	R4, [R4, #0]
0x1D1C	0x47A0    BLX	R4
;__c3dhall5_driver.c, 264 :: 		hal_spiWrite(writeReg, 1);
0x1D1E	0xA901    ADD	R1, SP, #4
0x1D20	0x4608    MOV	R0, R1
0x1D22	0x2101    MOVS	R1, #1
0x1D24	0xF7FFFCDA  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 265 :: 		hal_gpio_rstSet(0);
0x1D28	0x2000    MOVS	R0, #0
0x1D2A	0x4C23    LDR	R4, [PC, #140]
0x1D2C	0x6824    LDR	R4, [R4, #0]
0x1D2E	0x47A0    BLX	R4
;__c3dhall5_driver.c, 266 :: 		hal_spiRead(&readReg[0], 1);
0x1D30	0xF10D0105  ADD	R1, SP, #5
0x1D34	0x4608    MOV	R0, R1
0x1D36	0x2101    MOVS	R1, #1
0x1D38	0xF7FFFCEE  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 267 :: 		hal_gpio_csSet(1);
0x1D3C	0x2001    MOVS	R0, #1
0x1D3E	0x4C1D    LDR	R4, [PC, #116]
0x1D40	0x6824    LDR	R4, [R4, #0]
0x1D42	0x47A0    BLX	R4
;__c3dhall5_driver.c, 269 :: 		writeReg[ 0 ] = (reg + 1) | 0x80;
0x1D44	0xAA01    ADD	R2, SP, #4
0x1D46	0xF89D1008  LDRB	R1, [SP, #8]
0x1D4A	0x1C49    ADDS	R1, R1, #1
0x1D4C	0xB209    SXTH	R1, R1
0x1D4E	0xF0410180  ORR	R1, R1, #128
0x1D52	0x7011    STRB	R1, [R2, #0]
;__c3dhall5_driver.c, 270 :: 		hal_gpio_csSet(0);
0x1D54	0x2000    MOVS	R0, #0
0x1D56	0x4C17    LDR	R4, [PC, #92]
0x1D58	0x6824    LDR	R4, [R4, #0]
0x1D5A	0x47A0    BLX	R4
;__c3dhall5_driver.c, 271 :: 		hal_gpio_rstSet(1);
0x1D5C	0x2001    MOVS	R0, #1
0x1D5E	0x4C16    LDR	R4, [PC, #88]
0x1D60	0x6824    LDR	R4, [R4, #0]
0x1D62	0x47A0    BLX	R4
;__c3dhall5_driver.c, 272 :: 		hal_spiWrite(writeReg, 1);
0x1D64	0xA901    ADD	R1, SP, #4
0x1D66	0x4608    MOV	R0, R1
0x1D68	0x2101    MOVS	R1, #1
0x1D6A	0xF7FFFCB7  BL	__c3dhall5_driver_hal_spiWrite+0
;__c3dhall5_driver.c, 273 :: 		hal_gpio_rstSet(0);
0x1D6E	0x2000    MOVS	R0, #0
0x1D70	0x4C11    LDR	R4, [PC, #68]
0x1D72	0x6824    LDR	R4, [R4, #0]
0x1D74	0x47A0    BLX	R4
;__c3dhall5_driver.c, 274 :: 		hal_spiRead(&readReg[1], 1);
0x1D76	0xF10D0105  ADD	R1, SP, #5
0x1D7A	0x1C49    ADDS	R1, R1, #1
0x1D7C	0x4608    MOV	R0, R1
0x1D7E	0x2101    MOVS	R1, #1
0x1D80	0xF7FFFCCA  BL	__c3dhall5_driver_hal_spiRead+0
;__c3dhall5_driver.c, 275 :: 		hal_gpio_csSet(1);
0x1D84	0x2001    MOVS	R0, #1
0x1D86	0x4C0B    LDR	R4, [PC, #44]
0x1D88	0x6824    LDR	R4, [R4, #0]
0x1D8A	0x47A0    BLX	R4
;__c3dhall5_driver.c, 276 :: 		}
L_c3dhall5_readData31:
;__c3dhall5_driver.c, 278 :: 		readData = readReg[ 1 ];
0x1D8C	0xF10D0305  ADD	R3, SP, #5
0x1D90	0x1C59    ADDS	R1, R3, #1
0x1D92	0x7809    LDRB	R1, [R1, #0]
; readData start address is: 0 (R0)
0x1D94	0xB2C8    UXTB	R0, R1
;__c3dhall5_driver.c, 279 :: 		readData = readData << 8;
0x1D96	0x0202    LSLS	R2, R0, #8
0x1D98	0xB212    SXTH	R2, R2
; readData end address is: 0 (R0)
;__c3dhall5_driver.c, 280 :: 		readData = readData | readReg[ 0 ];
0x1D9A	0x7819    LDRB	R1, [R3, #0]
0x1D9C	0xEA420101  ORR	R1, R2, R1, LSL #0
;__c3dhall5_driver.c, 282 :: 		return readData;
0x1DA0	0xB208    SXTH	R0, R1
;__c3dhall5_driver.c, 283 :: 		}
L_end_c3dhall5_readData:
0x1DA2	0xF8DDE000  LDR	LR, [SP, #0]
0x1DA6	0xB003    ADD	SP, SP, #12
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x006F2000  	__c3dhall5_driver__comunication+0
0x1DB0	0x009E2000  	__c3dhall5_driver__slaveAddress+0
0x1DB4	0x00A42000  	__c3dhall5_driver_hal_gpio_csSet+0
0x1DB8	0x00A82000  	__c3dhall5_driver_hal_gpio_rstSet+0
; end of _c3dhall5_readData
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2380	0xB081    SUB	SP, SP, #4
0x2382	0xF8CDE000  STR	LR, [SP, #0]
0x2386	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x2388	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x238A	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x238C	0x2800    CMP	R0, #0
0x238E	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x2390	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x2392	0x4240    RSBS	R0, R0, #0
0x2394	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x2396	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x2398	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x239A	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x239C	0xB298    UXTH	R0, R3
0x239E	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x23A0	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x23A2	0xF7FFFC0D  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x23A6	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x23A8	0x4634    MOV	R4, R6
0x23AA	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x23AC	0x2900    CMP	R1, #0
0x23AE	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x23B0	0x1863    ADDS	R3, R4, R1
0x23B2	0x1E4A    SUBS	R2, R1, #1
0x23B4	0xB292    UXTH	R2, R2
0x23B6	0x18A2    ADDS	R2, R4, R2
0x23B8	0x7812    LDRB	R2, [R2, #0]
0x23BA	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x23BC	0x1E49    SUBS	R1, R1, #1
0x23BE	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x23C0	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x23C2	0x2220    MOVS	R2, #32
0x23C4	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x23C6	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x23C8	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x23CA	0xB281    UXTH	R1, R0
0x23CC	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x23CE	0x1842    ADDS	R2, R0, R1
0x23D0	0x7812    LDRB	R2, [R2, #0]
0x23D2	0x2A20    CMP	R2, #32
0x23D4	0xD102    BNE	L_IntToStr42
0x23D6	0x1C49    ADDS	R1, R1, #1
0x23D8	0xB289    UXTH	R1, R1
0x23DA	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x23DC	0x1E4A    SUBS	R2, R1, #1
0x23DE	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x23E0	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x23E2	0x222D    MOVS	R2, #45
0x23E4	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x23E6	0xF8DDE000  LDR	LR, [SP, #0]
0x23EA	0xB001    ADD	SP, SP, #4
0x23EC	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1BC0	0xB081    SUB	SP, SP, #4
0x1BC2	0x460A    MOV	R2, R1
0x1BC4	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1BC6	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1BC8	0xB28D    UXTH	R5, R1
0x1BCA	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1BCC	0x2805    CMP	R0, #5
0x1BCE	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1BD0	0x180B    ADDS	R3, R1, R0
0x1BD2	0x2220    MOVS	R2, #32
0x1BD4	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1BD6	0x1C40    ADDS	R0, R0, #1
0x1BD8	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1BDA	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1BDC	0x180B    ADDS	R3, R1, R0
0x1BDE	0x2200    MOVS	R2, #0
0x1BE0	0x701A    STRB	R2, [R3, #0]
0x1BE2	0x1E40    SUBS	R0, R0, #1
0x1BE4	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1BE6	0x180C    ADDS	R4, R1, R0
0x1BE8	0x230A    MOVS	R3, #10
0x1BEA	0xFBB5F2F3  UDIV	R2, R5, R3
0x1BEE	0xFB035212  MLS	R2, R3, R2, R5
0x1BF2	0xB292    UXTH	R2, R2
0x1BF4	0x3230    ADDS	R2, #48
0x1BF6	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1BF8	0x220A    MOVS	R2, #10
0x1BFA	0xFBB5F2F2  UDIV	R2, R5, R2
0x1BFE	0xB292    UXTH	R2, R2
0x1C00	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1C02	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1C04	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1C06	0x1E40    SUBS	R0, R0, #1
0x1C08	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1C0A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1C0C	0xB001    ADD	SP, SP, #4
0x1C0E	0x4770    BX	LR
; end of _WordToStr
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x27D8	0xB081    SUB	SP, SP, #4
0x27DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x27DE	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x27E0	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x27E2	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x27E4	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x27E6	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x27E8	0xF04F1130  MOV	R1, #3145776
0x27EC	0x4835    LDR	R0, [PC, #212]
0x27EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x27F0	0x2100    MOVS	R1, #0
0x27F2	0x4835    LDR	R0, [PC, #212]
0x27F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x27F6	0xF06F0001  MVN	R0, #1
0x27FA	0xEA030100  AND	R1, R3, R0, LSL #0
0x27FE	0x4833    LDR	R0, [PC, #204]
0x2800	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x2802	0xF3C300C0  UBFX	R0, R3, #3, #1
0x2806	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x2808	0xF7FFFEDE  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x280C	0xF7FFFEDC  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x2810	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x2814	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x2816	0x2101    MOVS	R1, #1
0x2818	0xB249    SXTB	R1, R1
0x281A	0x482D    LDR	R0, [PC, #180]
0x281C	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x281E	0x482D    LDR	R0, [PC, #180]
0x2820	0x4286    CMP	R6, R0
0x2822	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x2824	0x492C    LDR	R1, [PC, #176]
0x2826	0x4827    LDR	R0, [PC, #156]
0x2828	0x6001    STR	R1, [R0, #0]
0x282A	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x282C	0x482B    LDR	R0, [PC, #172]
0x282E	0x4286    CMP	R6, R0
0x2830	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x2832	0x492B    LDR	R1, [PC, #172]
0x2834	0x4823    LDR	R0, [PC, #140]
0x2836	0x6001    STR	R1, [R0, #0]
0x2838	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x283A	0xF24C3050  MOVW	R0, #50000
0x283E	0x4286    CMP	R6, R0
0x2840	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x2842	0x4928    LDR	R1, [PC, #160]
0x2844	0x481F    LDR	R0, [PC, #124]
0x2846	0x6001    STR	R1, [R0, #0]
0x2848	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x284A	0xF2475030  MOVW	R0, #30000
0x284E	0x4286    CMP	R6, R0
0x2850	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x2852	0x4925    LDR	R1, [PC, #148]
0x2854	0x481B    LDR	R0, [PC, #108]
0x2856	0x6001    STR	R1, [R0, #0]
0x2858	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x285A	0xF5B65F7A  CMP	R6, #16000
0x285E	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x2860	0x4922    LDR	R1, [PC, #136]
0x2862	0x4818    LDR	R0, [PC, #96]
0x2864	0x6001    STR	R1, [R0, #0]
0x2866	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x2868	0xF04F1130  MOV	R1, #3145776
0x286C	0x4815    LDR	R0, [PC, #84]
0x286E	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x2870	0x481F    LDR	R0, [PC, #124]
0x2872	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x2874	0x481F    LDR	R0, [PC, #124]
0x2876	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x2878	0xF06F5080  MVN	R0, #268435456
0x287C	0xEA020100  AND	R1, R2, R0, LSL #0
0x2880	0x4811    LDR	R0, [PC, #68]
0x2882	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x2884	0x2101    MOVS	R1, #1
0x2886	0xB249    SXTB	R1, R1
0x2888	0x481B    LDR	R0, [PC, #108]
0x288A	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x288C	0x481B    LDR	R0, [PC, #108]
0x288E	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x2890	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x2894	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x2896	0x481A    LDR	R0, [PC, #104]
0x2898	0x6800    LDR	R0, [R0, #0]
0x289A	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x289C	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x289E	0x2101    MOVS	R1, #1
0x28A0	0xB249    SXTB	R1, R1
0x28A2	0x4818    LDR	R0, [PC, #96]
0x28A4	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x28A6	0xF8DDE000  LDR	LR, [SP, #0]
0x28AA	0xB001    ADD	SP, SP, #4
0x28AC	0x4770    BX	LR
0x28AE	0xBF00    NOP
0x28B0	0x00043330  	#858783748
0x28B4	0x00110000  	#17
0x28B8	0x00180080  	#8388632
0x28BC	0x00000000  	#0
0x28C0	0xD4C00001  	#120000
0x28C4	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x28C8	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x28CC	0xE07C400F  	SYSCTL_MOSCCTL+0
0x28D0	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x28D4	0x86A00001  	#100000
0x28D8	0x01960030  	#3146134
0x28DC	0x38800001  	#80000
0x28E0	0x01550030  	#3146069
0x28E4	0x00D30030  	#3145939
0x28E8	0x00B20030  	#3145906
0x28EC	0x00710030  	#3145841
0x28F0	0xE160400F  	SYSCTL_PLLFREQ0+0
0x28F4	0xE164400F  	SYSCTL_PLLFREQ1+0
0x28F8	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x28FC	0x167843FC  	SYSCTL_RSCLKCFG+0
0x2900	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x2904	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x25C8	0xF641277E  MOVW	R7, #6782
0x25CC	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x25D0	0x1E7F    SUBS	R7, R7, #1
0x25D2	0xD1FD    BNE	L_Delay_10ms22
0x25D4	0xBF00    NOP
0x25D6	0xBF00    NOP
0x25D8	0xBF00    NOP
0x25DA	0xBF00    NOP
0x25DC	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x25DE	0x4770    BX	LR
; end of _Delay_10ms
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x27A0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x27A2	0x4902    LDR	R1, [PC, #8]
0x27A4	0x4802    LDR	R0, [PC, #8]
0x27A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x27A8	0xB001    ADD	SP, SP, #4
0x27AA	0x4770    BX	LR
0x27AC	0xD4C00001  	#120000
0x27B0	0x00C42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x276C	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x276E	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x2770	0xB001    ADD	SP, SP, #4
0x2772	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x2774	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x2776	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x277A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x277E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x2780	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x2784	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x2786	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x2788	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x278A	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x278C	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x278E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x2792	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x2796	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x279A	0xB001    ADD	SP, SP, #4
0x279C	0x4770    BX	LR
; end of ___EnableFPU
0x2D90	0xB500    PUSH	(R14)
0x2D92	0xF8DFB024  LDR	R11, [PC, #36]
0x2D96	0xF8DFA024  LDR	R10, [PC, #36]
0x2D9A	0xF8DFC024  LDR	R12, [PC, #36]
0x2D9E	0xF7FFFC07  BL	9648
0x2DA2	0xF8DFB020  LDR	R11, [PC, #32]
0x2DA6	0xF8DFA020  LDR	R10, [PC, #32]
0x2DAA	0xF8DFC020  LDR	R12, [PC, #32]
0x2DAE	0xF7FFFBFF  BL	9648
0x2DB2	0xBD00    POP	(R15)
0x2DB4	0x4770    BX	LR
0x2DB6	0xBF00    NOP
0x2DB8	0x00002000  	#536870912
0x2DBC	0x006F2000  	#536871023
0x2DC0	0x2C780000  	#11384
0x2DC4	0x00702000  	#536871024
0x2DC8	0x00982000  	#536871064
0x2DCC	0x2D480000  	#11592
0x2E2C	0xB500    PUSH	(R14)
0x2E2E	0xF8DFB010  LDR	R11, [PC, #16]
0x2E32	0xF8DFA010  LDR	R10, [PC, #16]
0x2E36	0xF7FFFBD3  BL	9696
0x2E3A	0xBD00    POP	(R15)
0x2E3C	0x4770    BX	LR
0x2E3E	0xBF00    NOP
0x2E40	0x00002000  	#536870912
0x2E44	0x01082000  	#536871176
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x2908	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x290C	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x2910	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x2914	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x2918	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x291C	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x2920	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x2924	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x2928	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x292C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x2930	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x2934	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x2938	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x293C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x2940	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x2944	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x2948	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x294C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x2950	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x2954	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x2958	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x295C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x2960	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x2964	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x2968	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x296C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x2970	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x2974	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x2978	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x297C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x2980	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x2984	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x2988	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x298C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x2990	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x2994	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x2998	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x299C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x29A0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x29A4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x29A8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x29AC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x29B0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x29B4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x29B8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x29BC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x29C0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x29C4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x29C8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x29CC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x29D0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x29D4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x29D8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x29DC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x29E0	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x29E4	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x29E8	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x29EC	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x29F0	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x29F4	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x29F8	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x29FC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x2A00	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x2A04	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x2A08	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x2A0C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x2A10	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x2A14	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x2A18	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x2A1C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x2A20	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x2A24	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x2A28	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x2A2C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x2A30	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x2A34	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x2A38	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x2A3C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x2A40	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x2A44	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x2A48	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x2A4C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x2A50	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x2A54	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x2A58	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x2A5C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x2A60	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x2A64	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x2A68	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x2A6C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x2A70	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x2A74	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x2A78	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x2A7C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x2A80	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x2A84	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x2A88	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x2A8C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x2A90	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x2A94	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x2A98	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x2A9C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x2AA0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x2AA4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x2AA8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x2AAC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x2AB0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x2AB4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x2AB8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x2ABC	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x2AC0	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x2AC4	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x2AC8	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x2ACC	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x2AD0	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x2AD4	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x2AD8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x2ADC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x2AE0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x2AE4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x2AE8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x2AEC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x2AF0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x2AF4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x2AF8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x2AFC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x2B00	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x2B04	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x2B08	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x2B0C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x2B10	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x2B14	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x2B18	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x2B1C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x2B20	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x2B24	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x2B28	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x2B2C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x2B30	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x2B34	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x2B38	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x2B3C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x2B40	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x2B44	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x2B48	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x2B4C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x2B50	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x2B54	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x2B58	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x2B5C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x2B60	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x2B64	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x2B68	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x2B6C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x2B70	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x2B74	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x2B78	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x2B7C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x2B80	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x2B84	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x2B88	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x2B8C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x2B90	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x2B94	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x2B98	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,103 :: __GPIO_MODULE_SPI0_A245_AHB [220]
0x2B9C	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+0
0x2BA0	0x05400004 ;__GPIO_MODULE_SPI0_A245_AHB+4
0x2BA4	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+8
0x2BA8	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+12
0x2BAC	0x05400010 ;__GPIO_MODULE_SPI0_A245_AHB+16
0x2BB0	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+20
0x2BB4	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+24
0x2BB8	0x05400020 ;__GPIO_MODULE_SPI0_A245_AHB+28
0x2BBC	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+32
0x2BC0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+36
0x2BC4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+40
0x2BC8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+44
0x2BCC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+48
0x2BD0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+52
0x2BD4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+56
0x2BD8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+60
0x2BDC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+64
0x2BE0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+68
0x2BE4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+72
0x2BE8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+76
0x2BEC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+80
0x2BF0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+84
0x2BF4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+88
0x2BF8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+92
0x2BFC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+96
0x2C00	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+100
0x2C04	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+104
0x2C08	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+108
0x2C0C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+112
0x2C10	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+116
0x2C14	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+120
0x2C18	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+124
0x2C1C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+128
0x2C20	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+132
0x2C24	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+136
0x2C28	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+140
0x2C2C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+144
0x2C30	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+148
0x2C34	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+152
0x2C38	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+156
0x2C3C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+160
0x2C40	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+164
0x2C44	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+168
0x2C48	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+172
0x2C4C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+176
0x2C50	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+180
0x2C54	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+184
0x2C58	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+188
0x2C5C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+192
0x2C60	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+196
0x2C64	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+200
0x2C68	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+204
0x2C6C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+208
0x2C70	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+212
0x2C74	0x00000003 ;__GPIO_MODULE_SPI0_A245_AHB+216
; end of __GPIO_MODULE_SPI0_A245_AHB
;Click_3DHALL5_TIVA.c,0 :: ?ICS?lstr1_Click_3DHALL5_TIVA [22]
0x2C78	0x2D2D2D20 ;?ICS?lstr1_Click_3DHALL5_TIVA+0
0x2C7C	0x73795320 ;?ICS?lstr1_Click_3DHALL5_TIVA+4
0x2C80	0x206D6574 ;?ICS?lstr1_Click_3DHALL5_TIVA+8
0x2C84	0x74696E69 ;?ICS?lstr1_Click_3DHALL5_TIVA+12
0x2C88	0x2D2D2D20 ;?ICS?lstr1_Click_3DHALL5_TIVA+16
0x2C8C	0x0020 ;?ICS?lstr1_Click_3DHALL5_TIVA+20
; end of ?ICS?lstr1_Click_3DHALL5_TIVA
;,0 :: _initBlock_5 [72]
; Containing: ?ICS?lstr2_Click_3DHALL5_TIVA [11]
;             ?ICS_demoText [50]
;             ?ICS?lstr3_Click_3DHALL5_TIVA [11]
0x2C8E	0x61205820 ;_initBlock_5+0 : ?ICS?lstr2_Click_3DHALL5_TIVA at 0x2C8E
0x2C92	0x20736978 ;_initBlock_5+4
0x2C96	0x0000203A ;_initBlock_5+8 : ?ICS_demoText at 0x2C99
0x2C9A	0x00000000 ;_initBlock_5+12
0x2C9E	0x00000000 ;_initBlock_5+16
0x2CA2	0x00000000 ;_initBlock_5+20
0x2CA6	0x00000000 ;_initBlock_5+24
0x2CAA	0x00000000 ;_initBlock_5+28
0x2CAE	0x00000000 ;_initBlock_5+32
0x2CB2	0x00000000 ;_initBlock_5+36
0x2CB6	0x00000000 ;_initBlock_5+40
0x2CBA	0x00000000 ;_initBlock_5+44
0x2CBE	0x00000000 ;_initBlock_5+48
0x2CC2	0x00000000 ;_initBlock_5+52
0x2CC6	0x00000000 ;_initBlock_5+56
0x2CCA	0x20592000 ;_initBlock_5+60 : ?ICS?lstr3_Click_3DHALL5_TIVA at 0x2CCB
0x2CCE	0x73697861 ;_initBlock_5+64
0x2CD2	0x00203A20 ;_initBlock_5+68
; end of _initBlock_5
;,0 :: _initBlock_6 [14]
; Containing: ?ICS?lstr4_Click_3DHALL5_TIVA [11]
;             ?ICS?lstr5_Click_3DHALL5_TIVA [3]
0x2CD6	0x61205A20 ;_initBlock_6+0 : ?ICS?lstr4_Click_3DHALL5_TIVA at 0x2CD6
0x2CDA	0x20736978 ;_initBlock_6+4
0x2CDE	0x2000203A ;_initBlock_6+8 : ?ICS?lstr5_Click_3DHALL5_TIVA at 0x2CE1
0x2CE2	0x0020 ;_initBlock_6+12
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__c3dhall5_driver_startF [1]
;             ?ICS__c3dhall5_driver_DEVICE_ERROR [1]
0x2CE4	0x0200 ;_initBlock_7+0 : ?ICS__c3dhall5_driver_startF at 0x2CE4 : ?ICS__c3dhall5_driver_DEVICE_ERROR at 0x2CE5
; end of _initBlock_7
;__c3dhall5_driver.c,0 :: ?ICS__c3dhall5_driver_DEVICE_OK [1]
0x2CE6	0x00 ;?ICS__c3dhall5_driver_DEVICE_OK+0
; end of ?ICS__c3dhall5_driver_DEVICE_OK
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x2CE8	0x00001DD5 ;__MIKROBUS1_GPIO+0
0x2CEC	0x00001DE1 ;__MIKROBUS1_GPIO+4
0x2CF0	0x00001DBD ;__MIKROBUS1_GPIO+8
0x2CF4	0x00001DC9 ;__MIKROBUS1_GPIO+12
0x2CF8	0x00001DED ;__MIKROBUS1_GPIO+16
0x2CFC	0x00001E11 ;__MIKROBUS1_GPIO+20
0x2D00	0x00001E1D ;__MIKROBUS1_GPIO+24
0x2D04	0x00001DF9 ;__MIKROBUS1_GPIO+28
0x2D08	0x00001E05 ;__MIKROBUS1_GPIO+32
0x2D0C	0x000022FD ;__MIKROBUS1_GPIO+36
0x2D10	0x00002309 ;__MIKROBUS1_GPIO+40
0x2D14	0x000022E5 ;__MIKROBUS1_GPIO+44
0x2D18	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x2D1C	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x2D20	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x2D24	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x2D28	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x2D2C	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x2D30	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x2D34	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x2D38	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x2D3C	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x2D40	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x2D44	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C0_TIMEOUT [4]
0x2D48	0x00000000 ;?ICS__Lib_I2C_09__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C0_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C1_TIMEOUT [4]
0x2D4C	0x00000000 ;?ICS__Lib_I2C_09__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C1_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C2_TIMEOUT [4]
0x2D50	0x00000000 ;?ICS__Lib_I2C_09__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C2_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C3_TIMEOUT [4]
0x2D54	0x00000000 ;?ICS__Lib_I2C_09__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C3_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C4_TIMEOUT [4]
0x2D58	0x00000000 ;?ICS__Lib_I2C_09__I2C4_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C4_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C5_TIMEOUT [4]
0x2D5C	0x00000000 ;?ICS__Lib_I2C_09__I2C5_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C5_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C6_TIMEOUT [4]
0x2D60	0x00000000 ;?ICS__Lib_I2C_09__I2C6_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C6_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C7_TIMEOUT [4]
0x2D64	0x00000000 ;?ICS__Lib_I2C_09__I2C7_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C7_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C8_TIMEOUT [4]
0x2D68	0x00000000 ;?ICS__Lib_I2C_09__I2C8_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C8_TIMEOUT
;__Lib_I2C_09.c,0 :: ?ICS__Lib_I2C_09__I2C9_TIMEOUT [4]
0x2D6C	0x00000000 ;?ICS__Lib_I2C_09__I2C9_TIMEOUT+0
; end of ?ICS__Lib_I2C_09__I2C9_TIMEOUT
;Click_3DHALL5_TIVA.c,4 :: __C3DHALL5_SPI_CFG [12]
0x2D70	0x000F4240 ;__C3DHALL5_SPI_CFG+0
0x2D74	0x00000000 ;__C3DHALL5_SPI_CFG+4
0x2D78	0x000000C7 ;__C3DHALL5_SPI_CFG+8
; end of __C3DHALL5_SPI_CFG
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_difference_L0 [4]
0x2D7C	0x7FFFFFFF ;?ICSSPI0_Init_Advanced_difference_L0+0
; end of ?ICSSPI0_Init_Advanced_difference_L0
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_diff0_tmp_L0 [4]
0x2D80	0x00000000 ;?ICSSPI0_Init_Advanced_diff0_tmp_L0+0
; end of ?ICSSPI0_Init_Advanced_diff0_tmp_L0
;,0 :: _initBlock_23 [2]
; Containing: ?ICSSPI0_Init_Advanced__cpsdvsr_L0 [1]
;             ?ICSSPI0_Init_Advanced__scr_L0 [1]
0x2D84	0x0002 ;_initBlock_23+0 : ?ICSSPI0_Init_Advanced__cpsdvsr_L0 at 0x2D84 : ?ICSSPI0_Init_Advanced__scr_L0 at 0x2D85
; end of _initBlock_23
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_break_mark_L0 [1]
0x2D86	0x00 ;?ICSSPI0_Init_Advanced_break_mark_L0+0
; end of ?ICSSPI0_Init_Advanced_break_mark_L0
;easymx_v7_TM4C129XNCZAD.c,15 :: __MIKROBUS1_SPI [8]
0x2D88	0x00001755 ;__MIKROBUS1_SPI+0
0x2D8C	0x000008E5 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208      [24]    _Delay_1us
0x0220     [492]    _GPIO_Clk_Enable
0x040C     [504]    __Lib_I2C_09_I2Cx_Write
0x0604     [516]    __Lib_I2C_09_I2Cx_Read
0x0808      [16]    __Lib_I2C_09_I2Cx_Master_Slave_Addr_Set
0x0818      [28]    _I2C7_Write
0x0834      [28]    _I2C8_Write
0x0850      [28]    _I2C6_Write
0x086C      [28]    _I2C5_Write
0x0888      [28]    _I2C4_Write
0x08A4      [32]    _SPI2_Read
0x08C4      [32]    _SPI1_Read
0x08E4      [32]    _SPI0_Read
0x0904      [32]    _SPI3_Read
0x0924      [28]    _I2C9_Write
0x0940      [28]    _I2C0_Read
0x0960      [24]    _Delay_1ms
0x0978      [28]    _I2C3_Write
0x0994      [28]    _I2C3_Master_Slave_Addr_Set
0x09B0      [28]    _I2C4_Master_Slave_Addr_Set
0x09CC      [28]    _I2C5_Master_Slave_Addr_Set
0x09E8      [28]    _I2C0_Master_Slave_Addr_Set
0x0A04      [28]    _I2C1_Master_Slave_Addr_Set
0x0A20      [28]    _I2C2_Master_Slave_Addr_Set
0x0A3C      [28]    _I2C6_Master_Slave_Addr_Set
0x0A58      [28]    _I2C0_Write
0x0A74      [28]    _I2C1_Write
0x0A90      [28]    _I2C2_Write
0x0AAC      [28]    _I2C7_Master_Slave_Addr_Set
0x0AC8      [28]    _I2C8_Master_Slave_Addr_Set
0x0AE4      [28]    _I2C9_Master_Slave_Addr_Set
0x0B00      [36]    __Lib_UART_07_UART5_Disable
0x0B24      [28]    _I2C4_Read
0x0B40      [28]    _I2C5_Read
0x0B5C      [36]    __Lib_UART_07_UART7_Disable
0x0B80      [28]    _I2C3_Read
0x0B9C      [36]    __Lib_UART_07_UART5_Enable
0x0BC0      [28]    _I2C6_Read
0x0BDC      [28]    _I2C8_Read
0x0BF8      [28]    _I2C9_Read
0x0C14    [1408]    _GPIO_Config
0x1194      [12]    _Get_Fosc_kHz
0x11A0     [146]    _GPIO_Alternate_Function_Enable
0x1234      [28]    _I2C7_Read
0x1250      [36]    __Lib_UART_07_UART2_Enable
0x1274      [28]    _I2C1_Read
0x1290      [36]    __Lib_UART_07_UART2_Disable
0x12B4      [28]    _I2C2_Read
0x12D0      [36]    __Lib_UART_07_UART7_Enable
0x12F4     [368]    _SPI0_Init_Advanced
0x1464     [304]    __c3dhall5_driver_hal_i2cWrite
0x1594      [18]    _SPI1_Write
0x15A8     [200]    _UART2_Init
0x1670      [20]    __c3dhall5_driver_hal_i2cStart
0x1684      [42]    _GPIO_Digital_Output
0x16B0      [42]    _GPIO_Digital_Input
0x16DC      [60]    __c3dhall5_driver_hal_spiWrite
0x1718      [60]    __c3dhall5_driver_hal_spiRead
0x1754      [18]    _SPI0_Write
0x1768      [28]    _UART6_Write
0x1784      [28]    _UART7_Write
0x17A0     [292]    __c3dhall5_driver_hal_i2cRead
0x18C4      [28]    _UART3_Write
0x18E0      [28]    _UART4_Write
0x18FC      [28]    _UART5_Write
0x1918      [28]    _UART2_Write
0x1934     [200]    _UART5_Init
0x19FC      [18]    _SPI2_Write
0x1A10      [18]    _SPI3_Write
0x1A24      [28]    _UART1_Write
0x1A40     [200]    _UART7_Init
0x1B08      [28]    _UART0_Write
0x1B24     [156]    _c3dhall5_readByte
0x1BC0      [80]    _WordToStr
0x1C10     [104]    _c3dhall5_writeByte
0x1C78      [68]    __c3dhall5_driver__waitStatus
0x1CBC     [256]    _c3dhall5_readData
0x1DBC      [12]    easymx_v7_TM4C129XNCZAD__setCS_1
0x1DC8      [12]    easymx_v7_TM4C129XNCZAD__setSCK_1
0x1DD4      [12]    easymx_v7_TM4C129XNCZAD__setAN_1
0x1DE0      [12]    easymx_v7_TM4C129XNCZAD__setRST_1
0x1DEC      [12]    easymx_v7_TM4C129XNCZAD__setMISO_1
0x1DF8      [12]    easymx_v7_TM4C129XNCZAD__setINT_1
0x1E04      [12]    easymx_v7_TM4C129XNCZAD__setRX_1
0x1E10      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_1
0x1E1C      [12]    easymx_v7_TM4C129XNCZAD__setPWM_1
0x1E28      [44]    easymx_v7_TM4C129XNCZAD__spiInit_1
0x1E54      [44]    easymx_v7_TM4C129XNCZAD__spiInit_2
0x1E80     [400]    easymx_v7_TM4C129XNCZAD__gpioInit_1
0x2010     [396]    easymx_v7_TM4C129XNCZAD__gpioInit_2
0x219C      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x21C0      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x21E4      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x2204      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x2228      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x224C      [12]    easymx_v7_TM4C129XNCZAD__setPWM_2
0x2258      [12]    easymx_v7_TM4C129XNCZAD__setSDA_2
0x2264      [44]    __c3dhall5_driver_hal_gpioMap
0x2290      [24]    __c3dhall5_driver_hal_spiMap
0x22A8      [12]    easymx_v7_TM4C129XNCZAD__setTX_2
0x22B4      [12]    easymx_v7_TM4C129XNCZAD__setSCL_2
0x22C0      [12]    easymx_v7_TM4C129XNCZAD__setINT_2
0x22CC      [12]    easymx_v7_TM4C129XNCZAD__setRX_2
0x22D8      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_2
0x22E4      [12]    easymx_v7_TM4C129XNCZAD__setSDA_1
0x22F0      [12]    easymx_v7_TM4C129XNCZAD__setAN_2
0x22FC      [12]    easymx_v7_TM4C129XNCZAD__setTX_1
0x2308      [12]    easymx_v7_TM4C129XNCZAD__setSCL_1
0x2314      [12]    easymx_v7_TM4C129XNCZAD__setSCK_2
0x2320      [12]    easymx_v7_TM4C129XNCZAD__setMISO_2
0x232C      [12]    easymx_v7_TM4C129XNCZAD__setRST_2
0x2338      [12]    easymx_v7_TM4C129XNCZAD__setCS_2
0x2344      [60]    _c3dhall5_init
0x2380     [110]    _IntToStr
0x23F0      [96]    _c3dhall5_getAxis
0x2450      [66]    _mikrobus_gpioInit
0x2494     [112]    _mikrobus_logWrite
0x2504      [52]    _c3dhall5_spiDriverInit
0x2538      [46]    _mikrobus_spiInit
0x2568      [70]    _mikrobus_logInit
0x25B0      [20]    ___CC2DW
0x25C8      [24]    _Delay_10ms
0x25E0      [58]    ___FillZeros
0x2620     [104]    _systemInit
0x2688     [192]    _applicationTask
0x2748      [36]    _applicationInit
0x276C       [8]    ___GenExcept
0x2774      [42]    ___EnableFPU
0x27A0      [20]    __Lib_System_TIVA_InitialSetUpFosc
0x27B4      [36]    _main
0x27D8     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [22]    ?lstr1_Click_3DHALL5_TIVA
0x20000016      [11]    ?lstr2_Click_3DHALL5_TIVA
0x20000021      [50]    _demoText
0x20000053      [11]    ?lstr3_Click_3DHALL5_TIVA
0x2000005E      [11]    ?lstr4_Click_3DHALL5_TIVA
0x20000069       [3]    ?lstr5_Click_3DHALL5_TIVA
0x2000006C       [1]    __c3dhall5_driver_startF
0x2000006D       [1]    __c3dhall5_driver_DEVICE_ERROR
0x2000006E       [1]    __c3dhall5_driver_DEVICE_OK
0x2000006F       [1]    __c3dhall5_driver__comunication
0x20000070       [4]    __Lib_I2C_09__I2C0_TIMEOUT
0x20000074       [4]    __Lib_I2C_09__I2C1_TIMEOUT
0x20000078       [4]    __Lib_I2C_09__I2C2_TIMEOUT
0x2000007C       [4]    __Lib_I2C_09__I2C3_TIMEOUT
0x20000080       [4]    __Lib_I2C_09__I2C4_TIMEOUT
0x20000084       [4]    __Lib_I2C_09__I2C5_TIMEOUT
0x20000088       [4]    __Lib_I2C_09__I2C6_TIMEOUT
0x2000008C       [4]    __Lib_I2C_09__I2C7_TIMEOUT
0x20000090       [4]    __Lib_I2C_09__I2C8_TIMEOUT
0x20000094       [4]    __Lib_I2C_09__I2C9_TIMEOUT
0x20000098       [2]    _axis_X
0x2000009A       [2]    _axis_Y
0x2000009C       [2]    _axis_Z
0x2000009E       [1]    __c3dhall5_driver__slaveAddress
0x200000A0       [4]    _logger
0x200000A4       [4]    __c3dhall5_driver_hal_gpio_csSet
0x200000A8       [4]    __c3dhall5_driver_hal_gpio_rstSet
0x200000AC       [4]    __c3dhall5_driver_fp_i2cStart
0x200000B0       [4]    __c3dhall5_driver_fp_i2cRead
0x200000B4       [4]    __c3dhall5_driver_fp_spiRead
0x200000B8       [4]    __c3dhall5_driver_fp_i2cWrite
0x200000BC       [4]    __c3dhall5_driver_fp_spiWrite
0x200000C0       [4]    __c3dhall5_driver_hal_gpio_intGet
0x200000C4       [4]    ___System_CLOCK_IN_KHZ
0x200000C8       [4]    _I2C0_Timeout_Ptr
0x200000CC       [4]    _I2C1_Timeout_Ptr
0x200000D0       [4]    _I2C2_Timeout_Ptr
0x200000D4       [4]    _I2C3_Timeout_Ptr
0x200000D8       [4]    _I2C4_Timeout_Ptr
0x200000DC       [4]    _I2C5_Timeout_Ptr
0x200000E0       [4]    _I2C6_Timeout_Ptr
0x200000E4       [4]    _I2C7_Timeout_Ptr
0x200000E8       [4]    _I2C8_Timeout_Ptr
0x200000EC       [4]    _I2C9_Timeout_Ptr
0x200000F0       [4]    _SPI_Rd_Ptr
0x200000F4       [4]    _SPI_Wr_Ptr
0x200000F8       [4]    _UART_Wr_Ptr
0x200000FC       [4]    _UART_Rd_Ptr
0x20000100       [4]    _UART_Rdy_Ptr
0x20000104       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2908     [220]    __GPIO_MODULE_UART2_D45_AHB
0x29E4     [220]    __GPIO_MODULE_UART7_C45_AHB
0x2AC0     [220]    __GPIO_MODULE_UART5_H67_AHB
0x2B9C     [220]    __GPIO_MODULE_SPI0_A245_AHB
0x2C78      [22]    ?ICS?lstr1_Click_3DHALL5_TIVA
0x2C8E      [11]    ?ICS?lstr2_Click_3DHALL5_TIVA
0x2C99      [50]    ?ICS_demoText
0x2CCB      [11]    ?ICS?lstr3_Click_3DHALL5_TIVA
0x2CD6      [11]    ?ICS?lstr4_Click_3DHALL5_TIVA
0x2CE1       [3]    ?ICS?lstr5_Click_3DHALL5_TIVA
0x2CE4       [1]    ?ICS__c3dhall5_driver_startF
0x2CE5       [1]    ?ICS__c3dhall5_driver_DEVICE_ERROR
0x2CE6       [1]    ?ICS__c3dhall5_driver_DEVICE_OK
0x2CE8      [96]    __MIKROBUS1_GPIO
0x2D48       [4]    ?ICS__Lib_I2C_09__I2C0_TIMEOUT
0x2D4C       [4]    ?ICS__Lib_I2C_09__I2C1_TIMEOUT
0x2D50       [4]    ?ICS__Lib_I2C_09__I2C2_TIMEOUT
0x2D54       [4]    ?ICS__Lib_I2C_09__I2C3_TIMEOUT
0x2D58       [4]    ?ICS__Lib_I2C_09__I2C4_TIMEOUT
0x2D5C       [4]    ?ICS__Lib_I2C_09__I2C5_TIMEOUT
0x2D60       [4]    ?ICS__Lib_I2C_09__I2C6_TIMEOUT
0x2D64       [4]    ?ICS__Lib_I2C_09__I2C7_TIMEOUT
0x2D68       [4]    ?ICS__Lib_I2C_09__I2C8_TIMEOUT
0x2D6C       [4]    ?ICS__Lib_I2C_09__I2C9_TIMEOUT
0x2D70      [12]    __C3DHALL5_SPI_CFG
0x2D7C       [4]    ?ICSSPI0_Init_Advanced_difference_L0
0x2D80       [4]    ?ICSSPI0_Init_Advanced_diff0_tmp_L0
0x2D84       [1]    ?ICSSPI0_Init_Advanced__cpsdvsr_L0
0x2D85       [1]    ?ICSSPI0_Init_Advanced__scr_L0
0x2D86       [1]    ?ICSSPI0_Init_Advanced_break_mark_L0
0x2D88       [8]    __MIKROBUS1_SPI
