-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sun Jan 23 22:51:23 EST 2022                        

Solution Settings: axi_test.v3
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/axI_test_tb.cpp
    $PROJECT_HOME/src/axi_test.cpp
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /axi_test/core                       7      31         35            1  0          
    Design Total:                        7      31         35            1  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /axi_test/core           
    
  I/O Data Ranges
    Port              Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------- ---- -------- --------- --------- ------- -------- --------
    clk               IN   Unsigned         1                                     
    rst               IN   Unsigned         1                                     
    run:rsc.vld       IN   Unsigned         1                                     
    a:rsc.RVALID      IN   Unsigned         1                                     
    a:rsc.RUSER       IN   Unsigned         1                                     
    a:rsc.RLAST       IN   Unsigned         1                                     
    a:rsc.RRESP       IN   Unsigned         2                                     
    a:rsc.RDATA       IN   Unsigned        32                                     
    a:rsc.RID         IN   Unsigned         1                                     
    a:rsc.ARREADY     IN   Unsigned         1                                     
    a:rsc.BVALID      IN   Unsigned         1                                     
    a:rsc.BUSER       IN   Unsigned         1                                     
    a:rsc.BRESP       IN   Unsigned         2                                     
    a:rsc.BID         IN   Unsigned         1                                     
    a:rsc.WREADY      IN   Unsigned         1                                     
    a:rsc.AWREADY     IN   Unsigned         1                                     
    complete:rsc.rdy  IN   Unsigned         1                                     
    run:rsc.rdy       OUT  Unsigned         1                                     
    a:rsc.m_wstate    OUT  Unsigned         3                                     
    a:rsc.m_wCaughtUp OUT  Unsigned         1                                     
    a:rsc.RREADY      OUT  Unsigned         1                                     
    a:rsc.ARVALID     OUT  Unsigned         1                                     
    a:rsc.ARUSER      OUT  Unsigned         1                                     
    a:rsc.ARREGION    OUT  Unsigned         4                                     
    a:rsc.ARQOS       OUT  Unsigned         4                                     
    a:rsc.ARPROT      OUT  Unsigned         3                                     
    a:rsc.ARCACHE     OUT  Unsigned         4                                     
    a:rsc.ARLOCK      OUT  Unsigned         1                                     
    a:rsc.ARBURST     OUT  Unsigned         2                                     
    a:rsc.ARSIZE      OUT  Unsigned         3                                     
    a:rsc.ARLEN       OUT  Unsigned         8                                     
    a:rsc.ARADDR      OUT  Unsigned        32                                     
    a:rsc.ARID        OUT  Unsigned         1                                     
    a:rsc.BREADY      OUT  Unsigned         1                                     
    a:rsc.WVALID      OUT  Unsigned         1                                     
    a:rsc.WUSER       OUT  Unsigned         1                                     
    a:rsc.WLAST       OUT  Unsigned         1                                     
    a:rsc.WSTRB       OUT  Unsigned         4                                     
    a:rsc.WDATA       OUT  Unsigned        32                                     
    a:rsc.AWVALID     OUT  Unsigned         1                                     
    a:rsc.AWUSER      OUT  Unsigned         1                                     
    a:rsc.AWREGION    OUT  Unsigned         4                                     
    a:rsc.AWQOS       OUT  Unsigned         4                                     
    a:rsc.AWPROT      OUT  Unsigned         3                                     
    a:rsc.AWCACHE     OUT  Unsigned         4                                     
    a:rsc.AWLOCK      OUT  Unsigned         1                                     
    a:rsc.AWBURST     OUT  Unsigned         2                                     
    a:rsc.AWSIZE      OUT  Unsigned         3                                     
    a:rsc.AWLEN       OUT  Unsigned         8                                     
    a:rsc.AWADDR      OUT  Unsigned        32                                     
    a:rsc.AWID        OUT  Unsigned         1                                     
    a:rsc.triosy.lz   OUT  Unsigned         1                                     
    complete:rsc.vld  OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /axi_test/run:rsc
      Memory Component: ccs_sync_in_wait             Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /axi_test/run     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /axi_test/a:rsc
      Memory Component: ccs_axi4_master              Size:         16 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable    Indices Phys Memory Address      
      ----------- ------- ------------------------
      /axi_test/a    0:31 0000000f-00000000 (15-0) 
      
    Resource Name: /axi_test/complete:rsc
      Memory Component: ccs_sync_out_wait            Size:         1 x 1
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable           Indices Phys Memory Address     
      ------------------ ------- -----------------------
      /axi_test/complete     0:0 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /axi_test/core core:rlp           Infinite       1           36  360.00 ns                       
    /axi_test/core  main              Infinite       3           35  350.00 ns                       
    /axi_test/core   ADD_LOOP               16       2           32  320.00 ns                       
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /axi_test/core core:rlp                   1                        2.78               35           
    /axi_test/core  main                      3                        8.33               35           
    /axi_test/core   ADD_LOOP                32                       88.89               32           
    
  End of Report
