# ******************************************************************************

# iCEcube Static Timer

# Version:            2016.02.27810

# Build Date:         Jan 28 2016 17:39:04

# File Generated:     Jun 5 2016 21:32:25

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for uart_top|CLK_i
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_top|CLK_i:R vs. uart_top|CLK_i:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RS232_RX_i
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED_o[0]
			6.2.2::Path details for port: LED_o[1]
			6.2.3::Path details for port: LED_o[2]
			6.2.4::Path details for port: LED_o[3]
			6.2.5::Path details for port: LED_o[4]
			6.2.6::Path details for port: LED_o[5]
			6.2.7::Path details for port: LED_o[6]
			6.2.8::Path details for port: LED_o[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RS232_RX_i
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED_o[0]
			6.5.2::Path details for port: LED_o[1]
			6.5.3::Path details for port: LED_o[2]
			6.5.4::Path details for port: LED_o[3]
			6.5.5::Path details for port: LED_o[4]
			6.5.6::Path details for port: LED_o[5]
			6.5.7::Path details for port: LED_o[6]
			6.5.8::Path details for port: LED_o[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: uart_top|CLK_i  | Frequency: 155.49 MHz  | Target: 102.04 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
uart_top|CLK_i  uart_top|CLK_i  9800             3369        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
RS232_RX_i  CLK_i       3543         uart_top|CLK_i:R       


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED_o[0]   CLK_i       9181          uart_top|CLK_i:R       
LED_o[1]   CLK_i       9594          uart_top|CLK_i:R       
LED_o[2]   CLK_i       9580          uart_top|CLK_i:R       
LED_o[3]   CLK_i       9580          uart_top|CLK_i:R       
LED_o[4]   CLK_i       9433          uart_top|CLK_i:R       
LED_o[5]   CLK_i       9594          uart_top|CLK_i:R       
LED_o[6]   CLK_i       9594          uart_top|CLK_i:R       
LED_o[7]   CLK_i       9889          uart_top|CLK_i:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
RS232_RX_i  CLK_i       -830        uart_top|CLK_i:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED_o[0]   CLK_i       8761                  uart_top|CLK_i:R       
LED_o[1]   CLK_i       9161                  uart_top|CLK_i:R       
LED_o[2]   CLK_i       9168                  uart_top|CLK_i:R       
LED_o[3]   CLK_i       9168                  uart_top|CLK_i:R       
LED_o[4]   CLK_i       9014                  uart_top|CLK_i:R       
LED_o[5]   CLK_i       9161                  uart_top|CLK_i:R       
LED_o[6]   CLK_i       9161                  uart_top|CLK_i:R       
LED_o[7]   CLK_i       9476                  uart_top|CLK_i:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for uart_top|CLK_i
********************************************
Clock: uart_top|CLK_i
Frequency: 155.49 MHz | Target: 102.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_uart.rx_countdown_0_LC_11_26_6/lcout
Path End         : my_uart.rx_bits_remaining_2_LC_12_25_5/ce
Capture Clock    : my_uart.rx_bits_remaining_2_LC_12_25_5/clk
Setup Constraint : 9800p
Path slack       : 3369p

Capture Clock Arrival Time (uart_top|CLK_i:R#2)    9800
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12635

Launch Clock Arrival Time (uart_top|CLK_i:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2835
+ Clock To Q                                      540
+ Data Path Delay                                5892
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9267
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_i                                               uart_top                       0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__609/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__609/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__610/I                                            GlobalMux                      0              2372  RISE       1
I__610/O                                            GlobalMux                    154              2527  RISE       1
I__619/I                                            ClkMux                         0              2527  RISE       1
I__619/O                                            ClkMux                       309              2835  RISE       1
my_uart.rx_countdown_0_LC_11_26_6/clk               LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_uart.rx_countdown_0_LC_11_26_6/lcout                        LogicCell40_SEQ_MODE_1000    540              3375   3369  RISE      14
I__829/I                                                       LocalMux                       0              3375   3369  RISE       1
I__829/O                                                       LocalMux                     330              3705   3369  RISE       1
I__838/I                                                       InMux                          0              3705   3369  RISE       1
I__838/O                                                       InMux                        259              3964   3369  RISE       1
I__852/I                                                       CascadeMux                     0              3964   3369  RISE       1
I__852/O                                                       CascadeMux                     0              3964   3369  RISE       1
my_uart.recv_state_RNO_8_0_LC_11_26_0/in2                      LogicCell40_SEQ_MODE_0000      0              3964   3369  RISE       1
my_uart.recv_state_RNO_8_0_LC_11_26_0/carryout                 LogicCell40_SEQ_MODE_0000    231              4196   3369  RISE       2
my_uart.rx_countdown_3_cry_0_s1_c_RNIE18B_LC_11_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4196   3369  RISE       1
my_uart.rx_countdown_3_cry_0_s1_c_RNIE18B_LC_11_26_1/carryout  LogicCell40_SEQ_MODE_0000    126              4322   3369  RISE       2
I__377/I                                                       InMux                          0              4322   3369  RISE       1
I__377/O                                                       InMux                        259              4582   3369  RISE       1
my_uart.rx_countdown_3_cry_1_s1_c_RNIG7IL_LC_11_26_2/in3       LogicCell40_SEQ_MODE_0000      0              4582   3369  RISE       1
my_uart.rx_countdown_3_cry_1_s1_c_RNIG7IL_LC_11_26_2/lcout     LogicCell40_SEQ_MODE_0000    316              4897   3369  RISE       7
I__682/I                                                       Odrv12                         0              4897   3369  RISE       1
I__682/O                                                       Odrv12                       491              5388   3369  RISE       1
I__689/I                                                       LocalMux                       0              5388   3369  RISE       1
I__689/O                                                       LocalMux                     330              5718   3369  RISE       1
I__695/I                                                       InMux                          0              5718   3369  RISE       1
I__695/O                                                       InMux                        259              5977   3369  RISE       1
my_uart.rx_countdown_RNIH36N1_0_0_LC_11_25_4/in0               LogicCell40_SEQ_MODE_0000      0              5977   3369  RISE       1
my_uart.rx_countdown_RNIH36N1_0_0_LC_11_25_4/ltout             LogicCell40_SEQ_MODE_0000    386              6363   3369  FALL       1
I__387/I                                                       CascadeMux                     0              6363   3369  FALL       1
I__387/O                                                       CascadeMux                     0              6363   3369  FALL       1
my_uart.rx_countdown_RNIRGTL2_0_LC_11_25_5/in2                 LogicCell40_SEQ_MODE_0000      0              6363   3369  FALL       1
my_uart.rx_countdown_RNIRGTL2_0_LC_11_25_5/lcout               LogicCell40_SEQ_MODE_0000    379              6742   3369  RISE       1
I__385/I                                                       LocalMux                       0              6742   3369  RISE       1
I__385/O                                                       LocalMux                     330              7071   3369  RISE       1
I__386/I                                                       InMux                          0              7071   3369  RISE       1
I__386/O                                                       InMux                        259              7331   3369  RISE       1
my_uart.rx_countdown_RNIEMHI6_2_LC_11_25_0/in3                 LogicCell40_SEQ_MODE_0000      0              7331   3369  RISE       1
my_uart.rx_countdown_RNIEMHI6_2_LC_11_25_0/ltout               LogicCell40_SEQ_MODE_0000    274              7604   3369  FALL       1
I__325/I                                                       CascadeMux                     0              7604   3369  FALL       1
I__325/O                                                       CascadeMux                     0              7604   3369  FALL       1
my_uart.recv_state_RNIG81F7_1_LC_11_25_1/in2                   LogicCell40_SEQ_MODE_0000      0              7604   3369  FALL       1
my_uart.recv_state_RNIG81F7_1_LC_11_25_1/lcout                 LogicCell40_SEQ_MODE_0000    379              7983   3369  RISE       3
I__624/I                                                       Odrv4                          0              7983   3369  RISE       1
I__624/O                                                       Odrv4                        351              8334   3369  RISE       1
I__625/I                                                       LocalMux                       0              8334   3369  RISE       1
I__625/O                                                       LocalMux                     330              8663   3369  RISE       1
I__626/I                                                       CEMux                          0              8663   3369  RISE       1
I__626/O                                                       CEMux                        603              9267   3369  RISE       1
my_uart.rx_bits_remaining_2_LC_12_25_5/ce                      LogicCell40_SEQ_MODE_1000      0              9267   3369  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_i                                               uart_top                       0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__609/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__609/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__610/I                                            GlobalMux                      0              2372  RISE       1
I__610/O                                            GlobalMux                    154              2527  RISE       1
I__620/I                                            ClkMux                         0              2527  RISE       1
I__620/O                                            ClkMux                       309              2835  RISE       1
my_uart.rx_bits_remaining_2_LC_12_25_5/clk          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_top|CLK_i:R vs. uart_top|CLK_i:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : my_uart.rx_countdown_0_LC_11_26_6/lcout
Path End         : my_uart.rx_bits_remaining_2_LC_12_25_5/ce
Capture Clock    : my_uart.rx_bits_remaining_2_LC_12_25_5/clk
Setup Constraint : 9800p
Path slack       : 3369p

Capture Clock Arrival Time (uart_top|CLK_i:R#2)    9800
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                    12635

Launch Clock Arrival Time (uart_top|CLK_i:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2835
+ Clock To Q                                      540
+ Data Path Delay                                5892
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    9267
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_i                                               uart_top                       0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__609/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__609/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__610/I                                            GlobalMux                      0              2372  RISE       1
I__610/O                                            GlobalMux                    154              2527  RISE       1
I__619/I                                            ClkMux                         0              2527  RISE       1
I__619/O                                            ClkMux                       309              2835  RISE       1
my_uart.rx_countdown_0_LC_11_26_6/clk               LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
my_uart.rx_countdown_0_LC_11_26_6/lcout                        LogicCell40_SEQ_MODE_1000    540              3375   3369  RISE      14
I__829/I                                                       LocalMux                       0              3375   3369  RISE       1
I__829/O                                                       LocalMux                     330              3705   3369  RISE       1
I__838/I                                                       InMux                          0              3705   3369  RISE       1
I__838/O                                                       InMux                        259              3964   3369  RISE       1
I__852/I                                                       CascadeMux                     0              3964   3369  RISE       1
I__852/O                                                       CascadeMux                     0              3964   3369  RISE       1
my_uart.recv_state_RNO_8_0_LC_11_26_0/in2                      LogicCell40_SEQ_MODE_0000      0              3964   3369  RISE       1
my_uart.recv_state_RNO_8_0_LC_11_26_0/carryout                 LogicCell40_SEQ_MODE_0000    231              4196   3369  RISE       2
my_uart.rx_countdown_3_cry_0_s1_c_RNIE18B_LC_11_26_1/carryin   LogicCell40_SEQ_MODE_0000      0              4196   3369  RISE       1
my_uart.rx_countdown_3_cry_0_s1_c_RNIE18B_LC_11_26_1/carryout  LogicCell40_SEQ_MODE_0000    126              4322   3369  RISE       2
I__377/I                                                       InMux                          0              4322   3369  RISE       1
I__377/O                                                       InMux                        259              4582   3369  RISE       1
my_uart.rx_countdown_3_cry_1_s1_c_RNIG7IL_LC_11_26_2/in3       LogicCell40_SEQ_MODE_0000      0              4582   3369  RISE       1
my_uart.rx_countdown_3_cry_1_s1_c_RNIG7IL_LC_11_26_2/lcout     LogicCell40_SEQ_MODE_0000    316              4897   3369  RISE       7
I__682/I                                                       Odrv12                         0              4897   3369  RISE       1
I__682/O                                                       Odrv12                       491              5388   3369  RISE       1
I__689/I                                                       LocalMux                       0              5388   3369  RISE       1
I__689/O                                                       LocalMux                     330              5718   3369  RISE       1
I__695/I                                                       InMux                          0              5718   3369  RISE       1
I__695/O                                                       InMux                        259              5977   3369  RISE       1
my_uart.rx_countdown_RNIH36N1_0_0_LC_11_25_4/in0               LogicCell40_SEQ_MODE_0000      0              5977   3369  RISE       1
my_uart.rx_countdown_RNIH36N1_0_0_LC_11_25_4/ltout             LogicCell40_SEQ_MODE_0000    386              6363   3369  FALL       1
I__387/I                                                       CascadeMux                     0              6363   3369  FALL       1
I__387/O                                                       CascadeMux                     0              6363   3369  FALL       1
my_uart.rx_countdown_RNIRGTL2_0_LC_11_25_5/in2                 LogicCell40_SEQ_MODE_0000      0              6363   3369  FALL       1
my_uart.rx_countdown_RNIRGTL2_0_LC_11_25_5/lcout               LogicCell40_SEQ_MODE_0000    379              6742   3369  RISE       1
I__385/I                                                       LocalMux                       0              6742   3369  RISE       1
I__385/O                                                       LocalMux                     330              7071   3369  RISE       1
I__386/I                                                       InMux                          0              7071   3369  RISE       1
I__386/O                                                       InMux                        259              7331   3369  RISE       1
my_uart.rx_countdown_RNIEMHI6_2_LC_11_25_0/in3                 LogicCell40_SEQ_MODE_0000      0              7331   3369  RISE       1
my_uart.rx_countdown_RNIEMHI6_2_LC_11_25_0/ltout               LogicCell40_SEQ_MODE_0000    274              7604   3369  FALL       1
I__325/I                                                       CascadeMux                     0              7604   3369  FALL       1
I__325/O                                                       CascadeMux                     0              7604   3369  FALL       1
my_uart.recv_state_RNIG81F7_1_LC_11_25_1/in2                   LogicCell40_SEQ_MODE_0000      0              7604   3369  FALL       1
my_uart.recv_state_RNIG81F7_1_LC_11_25_1/lcout                 LogicCell40_SEQ_MODE_0000    379              7983   3369  RISE       3
I__624/I                                                       Odrv4                          0              7983   3369  RISE       1
I__624/O                                                       Odrv4                        351              8334   3369  RISE       1
I__625/I                                                       LocalMux                       0              8334   3369  RISE       1
I__625/O                                                       LocalMux                     330              8663   3369  RISE       1
I__626/I                                                       CEMux                          0              8663   3369  RISE       1
I__626/O                                                       CEMux                        603              9267   3369  RISE       1
my_uart.rx_bits_remaining_2_LC_12_25_5/ce                      LogicCell40_SEQ_MODE_1000      0              9267   3369  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK_i                                               uart_top                       0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__609/I                                            gio2CtrlBuf                    0              2372  RISE       1
I__609/O                                            gio2CtrlBuf                    0              2372  RISE       1
I__610/I                                            GlobalMux                      0              2372  RISE       1
I__610/O                                            GlobalMux                    154              2527  RISE       1
I__620/I                                            ClkMux                         0              2527  RISE       1
I__620/O                                            ClkMux                       309              2835  RISE       1
my_uart.rx_bits_remaining_2_LC_12_25_5/clk          LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RS232_RX_i
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RS232_RX_i
Clock Port        : CLK_i
Clock Reference   : uart_top|CLK_i:R
Setup Time        : 3543


Data Path Delay                6006
+ Setup Time                    372
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                 3543

Data Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RS232_RX_i                                         uart_top                   0      0                  RISE  1       
RS232_RX_i_ibuf_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
RS232_RX_i_ibuf_iopad/DOUT                         IO_PAD                     760    760                RISE  1       
RS232_RX_i_ibuf_preio/PADIN                        PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RS232_RX_i_ibuf_preio/DIN0                         PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__879/I                                           Odrv12                     0      1377               RISE  1       
I__879/O                                           Odrv12                     491    1868               RISE  1       
I__881/I                                           Span12Mux_h                0      1868               RISE  1       
I__881/O                                           Span12Mux_h                491    2359               RISE  1       
I__883/I                                           Sp12to4                    0      2359               RISE  1       
I__883/O                                           Sp12to4                    428    2787               RISE  1       
I__888/I                                           Span4Mux_h                 0      2787               RISE  1       
I__888/O                                           Span4Mux_h                 302    3088               RISE  1       
I__894/I                                           Span4Mux_v                 0      3088               RISE  1       
I__894/O                                           Span4Mux_v                 351    3439               RISE  1       
I__903/I                                           Span4Mux_v                 0      3439               RISE  1       
I__903/O                                           Span4Mux_v                 351    3790               RISE  1       
I__911/I                                           LocalMux                   0      3790               RISE  1       
I__911/O                                           LocalMux                   330    4119               RISE  1       
I__912/I                                           InMux                      0      4119               RISE  1       
I__912/O                                           InMux                      259    4379               RISE  1       
I__913/I                                           CascadeMux                 0      4379               RISE  1       
I__913/O                                           CascadeMux                 0      4379               RISE  1       
my_uart.rx_bits_remaining_RNO_4_3_LC_7_25_4/in2    LogicCell40_SEQ_MODE_0000  0      4379               RISE  1       
my_uart.rx_bits_remaining_RNO_4_3_LC_7_25_4/lcout  LogicCell40_SEQ_MODE_0000  379    4758               RISE  1       
I__130/I                                           Odrv4                      0      4758               RISE  1       
I__130/O                                           Odrv4                      351    5108               RISE  1       
I__131/I                                           LocalMux                   0      5108               RISE  1       
I__131/O                                           LocalMux                   330    5438               RISE  1       
I__132/I                                           InMux                      0      5438               RISE  1       
I__132/O                                           InMux                      259    5697               RISE  1       
I__133/I                                           CascadeMux                 0      5697               RISE  1       
I__133/O                                           CascadeMux                 0      5697               RISE  1       
my_uart.rx_bits_remaining_RNO_0_3_LC_7_25_0/in2    LogicCell40_SEQ_MODE_0000  0      5697               RISE  1       
my_uart.rx_bits_remaining_RNO_0_3_LC_7_25_0/ltout  LogicCell40_SEQ_MODE_0000  309    6006               RISE  1       
I__134/I                                           CascadeMux                 0      6006               RISE  1       
I__134/O                                           CascadeMux                 0      6006               RISE  1       
my_uart.rx_bits_remaining_3_LC_7_25_1/in2          LogicCell40_SEQ_MODE_1000  0      6006               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__611/I                                            ClkMux                     0      2527               RISE  1       
I__611/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_bits_remaining_3_LC_7_25_1/clk           LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LED_o[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[0]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9181


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5806
---------------------------- ------
Clock To Out Delay             9181

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_0_LC_7_27_0/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_0_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  1       
I__135/I                           Odrv12                     0      3375               RISE  1       
I__135/O                           Odrv12                     491    3866               RISE  1       
I__136/I                           LocalMux                   0      3866               RISE  1       
I__136/O                           LocalMux                   330    4196               RISE  1       
I__137/I                           IoInMux                    0      4196               RISE  1       
I__137/O                           IoInMux                    259    4455               RISE  1       
LED_o_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4455               RISE  1       
LED_o_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6693               FALL  1       
LED_o_obuf_0_iopad/DIN             IO_PAD                     0      6693               FALL  1       
LED_o_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2488   9181               FALL  1       
LED_o[0]                           uart_top                   0      9181               FALL  1       

6.2.2::Path details for port: LED_o[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[1]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9594


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6219
---------------------------- ------
Clock To Out Delay             9594

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_1_LC_7_27_6/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_1_LC_7_27_6/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__164/I                           Odrv4                      0      3375               RISE  1       
I__164/O                           Odrv4                      351    3726               RISE  1       
I__166/I                           Span4Mux_v                 0      3726               RISE  1       
I__166/O                           Span4Mux_v                 351    4077               RISE  1       
I__167/I                           Span4Mux_s1_v              0      4077               RISE  1       
I__167/O                           Span4Mux_s1_v              203    4280               RISE  1       
I__168/I                           LocalMux                   0      4280               RISE  1       
I__168/O                           LocalMux                   330    4610               RISE  1       
I__169/I                           IoInMux                    0      4610               RISE  1       
I__169/O                           IoInMux                    259    4869               RISE  1       
LED_o_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4869               RISE  1       
LED_o_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7106               FALL  1       
LED_o_obuf_1_iopad/DIN             IO_PAD                     0      7106               FALL  1       
LED_o_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2488   9594               FALL  1       
LED_o[1]                           uart_top                   0      9594               FALL  1       

6.2.3::Path details for port: LED_o[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[2]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9580


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6205
---------------------------- ------
Clock To Out Delay             9580

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_2_LC_7_27_3/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_2_LC_7_27_3/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__171/I                           Odrv4                      0      3375               RISE  1       
I__171/O                           Odrv4                      351    3726               RISE  1       
I__173/I                           Span4Mux_s2_v              0      3726               RISE  1       
I__173/O                           Span4Mux_s2_v              252    3978               RISE  1       
I__174/I                           IoSpan4Mux                 0      3978               RISE  1       
I__174/O                           IoSpan4Mux                 288    4266               RISE  1       
I__175/I                           LocalMux                   0      4266               RISE  1       
I__175/O                           LocalMux                   330    4596               RISE  1       
I__176/I                           IoInMux                    0      4596               RISE  1       
I__176/O                           IoInMux                    259    4855               RISE  1       
LED_o_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4855               RISE  1       
LED_o_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7092               FALL  1       
LED_o_obuf_2_iopad/DIN             IO_PAD                     0      7092               FALL  1       
LED_o_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2488   9580               FALL  1       
LED_o[2]                           uart_top                   0      9580               FALL  1       

6.2.4::Path details for port: LED_o[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[3]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9580


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6205
---------------------------- ------
Clock To Out Delay             9580

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_3_LC_7_27_5/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_3_LC_7_27_5/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__178/I                           Odrv4                      0      3375               RISE  1       
I__178/O                           Odrv4                      351    3726               RISE  1       
I__180/I                           Span4Mux_s2_v              0      3726               RISE  1       
I__180/O                           Span4Mux_s2_v              252    3978               RISE  1       
I__181/I                           IoSpan4Mux                 0      3978               RISE  1       
I__181/O                           IoSpan4Mux                 288    4266               RISE  1       
I__182/I                           LocalMux                   0      4266               RISE  1       
I__182/O                           LocalMux                   330    4596               RISE  1       
I__183/I                           IoInMux                    0      4596               RISE  1       
I__183/O                           IoInMux                    259    4855               RISE  1       
LED_o_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4855               RISE  1       
LED_o_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7092               FALL  1       
LED_o_obuf_3_iopad/DIN             IO_PAD                     0      7092               FALL  1       
LED_o_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2488   9580               FALL  1       
LED_o[3]                           uart_top                   0      9580               FALL  1       

6.2.5::Path details for port: LED_o[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[4]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9433


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6058
---------------------------- ------
Clock To Out Delay             9433

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_4_LC_7_27_7/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_4_LC_7_27_7/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__151/I                           Odrv12                     0      3375               FALL  1       
I__151/O                           Odrv12                     540    3915               FALL  1       
I__153/I                           Span12Mux_s5_v             0      3915               FALL  1       
I__153/O                           Span12Mux_s5_v             267    4182               FALL  1       
I__154/I                           LocalMux                   0      4182               FALL  1       
I__154/O                           LocalMux                   309    4490               FALL  1       
I__155/I                           IoInMux                    0      4490               FALL  1       
I__155/O                           IoInMux                    217    4708               FALL  1       
LED_o_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4708               FALL  1       
LED_o_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6945               FALL  1       
LED_o_obuf_4_iopad/DIN             IO_PAD                     0      6945               FALL  1       
LED_o_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2488   9433               FALL  1       
LED_o[4]                           uart_top                   0      9433               FALL  1       

6.2.6::Path details for port: LED_o[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[5]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9594


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6219
---------------------------- ------
Clock To Out Delay             9594

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_5_LC_7_27_2/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_5_LC_7_27_2/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__157/I                           Odrv4                      0      3375               RISE  1       
I__157/O                           Odrv4                      351    3726               RISE  1       
I__159/I                           Span4Mux_h                 0      3726               RISE  1       
I__159/O                           Span4Mux_h                 302    4027               RISE  1       
I__160/I                           Span4Mux_s2_v              0      4027               RISE  1       
I__160/O                           Span4Mux_s2_v              252    4280               RISE  1       
I__161/I                           LocalMux                   0      4280               RISE  1       
I__161/O                           LocalMux                   330    4610               RISE  1       
I__162/I                           IoInMux                    0      4610               RISE  1       
I__162/O                           IoInMux                    259    4869               RISE  1       
LED_o_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4869               RISE  1       
LED_o_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7106               FALL  1       
LED_o_obuf_5_iopad/DIN             IO_PAD                     0      7106               FALL  1       
LED_o_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2488   9594               FALL  1       
LED_o[5]                           uart_top                   0      9594               FALL  1       

6.2.7::Path details for port: LED_o[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[6]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9594


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6219
---------------------------- ------
Clock To Out Delay             9594

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_6_LC_7_27_4/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_6_LC_7_27_4/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__185/I                           Odrv4                      0      3375               RISE  1       
I__185/O                           Odrv4                      351    3726               RISE  1       
I__187/I                           Span4Mux_h                 0      3726               RISE  1       
I__187/O                           Span4Mux_h                 302    4027               RISE  1       
I__188/I                           Span4Mux_s2_v              0      4027               RISE  1       
I__188/O                           Span4Mux_s2_v              252    4280               RISE  1       
I__189/I                           LocalMux                   0      4280               RISE  1       
I__189/O                           LocalMux                   330    4610               RISE  1       
I__190/I                           IoInMux                    0      4610               RISE  1       
I__190/O                           IoInMux                    259    4869               RISE  1       
LED_o_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4869               RISE  1       
LED_o_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7106               FALL  1       
LED_o_obuf_6_iopad/DIN             IO_PAD                     0      7106               FALL  1       
LED_o_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2488   9594               FALL  1       
LED_o[6]                           uart_top                   0      9594               FALL  1       

6.2.8::Path details for port: LED_o[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[7]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9889


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6514
---------------------------- ------
Clock To Out Delay             9889

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_7_LC_7_27_1/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_7_LC_7_27_1/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__192/I                           Odrv4                      0      3375               FALL  1       
I__192/O                           Odrv4                      372    3747               FALL  1       
I__194/I                           Span4Mux_v                 0      3747               FALL  1       
I__194/O                           Span4Mux_v                 372    4119               FALL  1       
I__195/I                           Span4Mux_s1_v              0      4119               FALL  1       
I__195/O                           Span4Mux_s1_v              196    4315               FALL  1       
I__196/I                           IoSpan4Mux                 0      4315               FALL  1       
I__196/O                           IoSpan4Mux                 323    4638               FALL  1       
I__197/I                           LocalMux                   0      4638               FALL  1       
I__197/O                           LocalMux                   309    4946               FALL  1       
I__198/I                           IoInMux                    0      4946               FALL  1       
I__198/O                           IoInMux                    217    5164               FALL  1       
LED_o_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5164               FALL  1       
LED_o_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7401               FALL  1       
LED_o_obuf_7_iopad/DIN             IO_PAD                     0      7401               FALL  1       
LED_o_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2488   9889               FALL  1       
LED_o[7]                           uart_top                   0      9889               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RS232_RX_i
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RS232_RX_i
Clock Port        : CLK_i
Clock Reference   : uart_top|CLK_i:R
Hold Time         : -830


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -3665
---------------------------- ------
Hold Time                      -830

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
RS232_RX_i                           uart_top                   0      0                  FALL  1       
RS232_RX_i_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
RS232_RX_i_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
RS232_RX_i_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RS232_RX_i_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__879/I                             Odrv12                     0      923                FALL  1       
I__879/O                             Odrv12                     540    1463               FALL  1       
I__881/I                             Span12Mux_h                0      1463               FALL  1       
I__881/O                             Span12Mux_h                540    2003               FALL  1       
I__883/I                             Sp12to4                    0      2003               FALL  1       
I__883/O                             Sp12to4                    449    2452               FALL  1       
I__888/I                             Span4Mux_h                 0      2452               FALL  1       
I__888/O                             Span4Mux_h                 316    2767               FALL  1       
I__894/I                             Span4Mux_v                 0      2767               FALL  1       
I__894/O                             Span4Mux_v                 372    3139               FALL  1       
I__902/I                             LocalMux                   0      3139               FALL  1       
I__902/O                             LocalMux                   309    3448               FALL  1       
I__910/I                             InMux                      0      3448               FALL  1       
I__910/O                             InMux                      217    3665               FALL  1       
my_uart.rx_data_7_LC_7_27_1/in0      LogicCell40_SEQ_MODE_1000  0      3665               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_7_LC_7_27_1/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED_o[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[0]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 8761


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5386
---------------------------- ------
Clock To Out Delay             8761

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_0_LC_7_27_0/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_0_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  1       
I__135/I                           Odrv12                     0      3375               FALL  1       
I__135/O                           Odrv12                     540    3915               FALL  1       
I__136/I                           LocalMux                   0      3915               FALL  1       
I__136/O                           LocalMux                   309    4224               FALL  1       
I__137/I                           IoInMux                    0      4224               FALL  1       
I__137/O                           IoInMux                    217    4441               FALL  1       
LED_o_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4441               FALL  1       
LED_o_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6447               RISE  1       
LED_o_obuf_0_iopad/DIN             IO_PAD                     0      6447               RISE  1       
LED_o_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2314   8761               RISE  1       
LED_o[0]                           uart_top                   0      8761               RISE  1       

6.5.2::Path details for port: LED_o[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[1]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9161


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5786
---------------------------- ------
Clock To Out Delay             9161

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_1_LC_7_27_6/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_1_LC_7_27_6/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__164/I                           Odrv4                      0      3375               FALL  1       
I__164/O                           Odrv4                      372    3747               FALL  1       
I__166/I                           Span4Mux_v                 0      3747               FALL  1       
I__166/O                           Span4Mux_v                 372    4119               FALL  1       
I__167/I                           Span4Mux_s1_v              0      4119               FALL  1       
I__167/O                           Span4Mux_s1_v              196    4315               FALL  1       
I__168/I                           LocalMux                   0      4315               FALL  1       
I__168/O                           LocalMux                   309    4624               FALL  1       
I__169/I                           IoInMux                    0      4624               FALL  1       
I__169/O                           IoInMux                    217    4841               FALL  1       
LED_o_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4841               FALL  1       
LED_o_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6847               RISE  1       
LED_o_obuf_1_iopad/DIN             IO_PAD                     0      6847               RISE  1       
LED_o_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2314   9161               RISE  1       
LED_o[1]                           uart_top                   0      9161               RISE  1       

6.5.3::Path details for port: LED_o[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[2]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9168


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5793
---------------------------- ------
Clock To Out Delay             9168

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_2_LC_7_27_3/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_2_LC_7_27_3/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__171/I                           Odrv4                      0      3375               FALL  1       
I__171/O                           Odrv4                      372    3747               FALL  1       
I__173/I                           Span4Mux_s2_v              0      3747               FALL  1       
I__173/O                           Span4Mux_s2_v              252    3999               FALL  1       
I__174/I                           IoSpan4Mux                 0      3999               FALL  1       
I__174/O                           IoSpan4Mux                 323    4322               FALL  1       
I__175/I                           LocalMux                   0      4322               FALL  1       
I__175/O                           LocalMux                   309    4631               FALL  1       
I__176/I                           IoInMux                    0      4631               FALL  1       
I__176/O                           IoInMux                    217    4848               FALL  1       
LED_o_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4848               FALL  1       
LED_o_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6854               RISE  1       
LED_o_obuf_2_iopad/DIN             IO_PAD                     0      6854               RISE  1       
LED_o_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2314   9168               RISE  1       
LED_o[2]                           uart_top                   0      9168               RISE  1       

6.5.4::Path details for port: LED_o[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[3]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9168


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5793
---------------------------- ------
Clock To Out Delay             9168

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_3_LC_7_27_5/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_3_LC_7_27_5/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__178/I                           Odrv4                      0      3375               FALL  1       
I__178/O                           Odrv4                      372    3747               FALL  1       
I__180/I                           Span4Mux_s2_v              0      3747               FALL  1       
I__180/O                           Span4Mux_s2_v              252    3999               FALL  1       
I__181/I                           IoSpan4Mux                 0      3999               FALL  1       
I__181/O                           IoSpan4Mux                 323    4322               FALL  1       
I__182/I                           LocalMux                   0      4322               FALL  1       
I__182/O                           LocalMux                   309    4631               FALL  1       
I__183/I                           IoInMux                    0      4631               FALL  1       
I__183/O                           IoInMux                    217    4848               FALL  1       
LED_o_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4848               FALL  1       
LED_o_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6854               RISE  1       
LED_o_obuf_3_iopad/DIN             IO_PAD                     0      6854               RISE  1       
LED_o_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2314   9168               RISE  1       
LED_o[3]                           uart_top                   0      9168               RISE  1       

6.5.5::Path details for port: LED_o[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[4]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9014


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5639
---------------------------- ------
Clock To Out Delay             9014

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_4_LC_7_27_7/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_4_LC_7_27_7/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__151/I                           Odrv12                     0      3375               RISE  1       
I__151/O                           Odrv12                     491    3866               RISE  1       
I__153/I                           Span12Mux_s5_v             0      3866               RISE  1       
I__153/O                           Span12Mux_s5_v             238    4105               RISE  1       
I__154/I                           LocalMux                   0      4105               RISE  1       
I__154/O                           LocalMux                   330    4434               RISE  1       
I__155/I                           IoInMux                    0      4434               RISE  1       
I__155/O                           IoInMux                    259    4694               RISE  1       
LED_o_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4694               RISE  1       
LED_o_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6700               RISE  1       
LED_o_obuf_4_iopad/DIN             IO_PAD                     0      6700               RISE  1       
LED_o_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2314   9014               RISE  1       
LED_o[4]                           uart_top                   0      9014               RISE  1       

6.5.6::Path details for port: LED_o[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[5]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9161


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5786
---------------------------- ------
Clock To Out Delay             9161

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_5_LC_7_27_2/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_5_LC_7_27_2/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__157/I                           Odrv4                      0      3375               FALL  1       
I__157/O                           Odrv4                      372    3747               FALL  1       
I__159/I                           Span4Mux_h                 0      3747               FALL  1       
I__159/O                           Span4Mux_h                 316    4063               FALL  1       
I__160/I                           Span4Mux_s2_v              0      4063               FALL  1       
I__160/O                           Span4Mux_s2_v              252    4315               FALL  1       
I__161/I                           LocalMux                   0      4315               FALL  1       
I__161/O                           LocalMux                   309    4624               FALL  1       
I__162/I                           IoInMux                    0      4624               FALL  1       
I__162/O                           IoInMux                    217    4841               FALL  1       
LED_o_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4841               FALL  1       
LED_o_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6847               RISE  1       
LED_o_obuf_5_iopad/DIN             IO_PAD                     0      6847               RISE  1       
LED_o_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2314   9161               RISE  1       
LED_o[5]                           uart_top                   0      9161               RISE  1       

6.5.7::Path details for port: LED_o[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[6]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9161


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5786
---------------------------- ------
Clock To Out Delay             9161

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_6_LC_7_27_4/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_6_LC_7_27_4/lcout  LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__185/I                           Odrv4                      0      3375               FALL  1       
I__185/O                           Odrv4                      372    3747               FALL  1       
I__187/I                           Span4Mux_h                 0      3747               FALL  1       
I__187/O                           Span4Mux_h                 316    4063               FALL  1       
I__188/I                           Span4Mux_s2_v              0      4063               FALL  1       
I__188/O                           Span4Mux_s2_v              252    4315               FALL  1       
I__189/I                           LocalMux                   0      4315               FALL  1       
I__189/O                           LocalMux                   309    4624               FALL  1       
I__190/I                           IoInMux                    0      4624               FALL  1       
I__190/O                           IoInMux                    217    4841               FALL  1       
LED_o_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4841               FALL  1       
LED_o_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6847               RISE  1       
LED_o_obuf_6_iopad/DIN             IO_PAD                     0      6847               RISE  1       
LED_o_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2314   9161               RISE  1       
LED_o[6]                           uart_top                   0      9161               RISE  1       

6.5.8::Path details for port: LED_o[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED_o[7]
Clock Port         : CLK_i
Clock Reference    : uart_top|CLK_i:R
Clock to Out Delay : 9476


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6101
---------------------------- ------
Clock To Out Delay             9476

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK_i                                               uart_top                   0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_i_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_i_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__609/I                                            gio2CtrlBuf                0      2372               RISE  1       
I__609/O                                            gio2CtrlBuf                0      2372               RISE  1       
I__610/I                                            GlobalMux                  0      2372               RISE  1       
I__610/O                                            GlobalMux                  154    2527               RISE  1       
I__612/I                                            ClkMux                     0      2527               RISE  1       
I__612/O                                            ClkMux                     309    2835               RISE  1       
my_uart.rx_data_7_LC_7_27_1/clk                     LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
my_uart.rx_data_7_LC_7_27_1/lcout  LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__192/I                           Odrv4                      0      3375               RISE  1       
I__192/O                           Odrv4                      351    3726               RISE  1       
I__194/I                           Span4Mux_v                 0      3726               RISE  1       
I__194/O                           Span4Mux_v                 351    4077               RISE  1       
I__195/I                           Span4Mux_s1_v              0      4077               RISE  1       
I__195/O                           Span4Mux_s1_v              203    4280               RISE  1       
I__196/I                           IoSpan4Mux                 0      4280               RISE  1       
I__196/O                           IoSpan4Mux                 288    4567               RISE  1       
I__197/I                           LocalMux                   0      4567               RISE  1       
I__197/O                           LocalMux                   330    4897               RISE  1       
I__198/I                           IoInMux                    0      4897               RISE  1       
I__198/O                           IoInMux                    259    5157               RISE  1       
LED_o_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5157               RISE  1       
LED_o_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7162               RISE  1       
LED_o_obuf_7_iopad/DIN             IO_PAD                     0      7162               RISE  1       
LED_o_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2314   9476               RISE  1       
LED_o[7]                           uart_top                   0      9476               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

