(load "circuits/util.fdl")
(green input i)
(green output o)
(part-under-test (arithmetic i o sig:signal-a * sig:signal-b sig:signal-c))
(test-type fixed-latency 1)

(test (((i sig:signal-a) (i sig:signal-b)) ((o sig:signal-c)))
  ((0 0) (0))
  ((1 0) (0))
  ((0 1) (0))
  ((1 1) (1))
  ((1 -1) (-1))
  ((0 -1) (0))
  ((-1 1) (-1))
  ((0x7fffffff 2) (-2))
  ((0u 0u) (0u))
  ((1u 0u) (0u))
  ((0u 1u) (0u))
  ((1u 1u) (1u))
  ((0xffffffffu 2u) (0xfffffffeu)))
