and r0, r1, r2 
lsl r3, r0, #31 
lsl r0, r0, #1 
orr r3, r0, r3 
mvn r2, r3 
