
mini_HMI_screen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f5c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08004068  08004068  00014068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044a4  080044a4  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  080044a4  080044a4  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  080044a4  080044a4  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044a4  080044a4  000144a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044a8  080044a8  000144a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080044ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  20000080  0800452c  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  0800452c  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d13a  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002837  00000000  00000000  0002d1e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  0002fa20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a38  00000000  00000000  00030570  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018395  00000000  00000000  00030fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d67d  00000000  00000000  0004933d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083a16  00000000  00000000  000569ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000da3d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f88  00000000  00000000  000da424  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08004050 	.word	0x08004050

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08004050 	.word	0x08004050

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <set_button_flag>:
#define BTN_ENTER BUTTON_ENTER_Pin

volatile button_flags_t flags;

void set_button_flag(uint16_t GPIO_Pin)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	2b80      	cmp	r3, #128	; 0x80
 800016a:	d01e      	beq.n	80001aa <set_button_flag+0x4e>
 800016c:	2b80      	cmp	r3, #128	; 0x80
 800016e:	dc20      	bgt.n	80001b2 <set_button_flag+0x56>
 8000170:	2b40      	cmp	r3, #64	; 0x40
 8000172:	d016      	beq.n	80001a2 <set_button_flag+0x46>
 8000174:	2b40      	cmp	r3, #64	; 0x40
 8000176:	dc1c      	bgt.n	80001b2 <set_button_flag+0x56>
 8000178:	2b20      	cmp	r3, #32
 800017a:	d00e      	beq.n	800019a <set_button_flag+0x3e>
 800017c:	2b20      	cmp	r3, #32
 800017e:	dc18      	bgt.n	80001b2 <set_button_flag+0x56>
 8000180:	2b08      	cmp	r3, #8
 8000182:	d002      	beq.n	800018a <set_button_flag+0x2e>
 8000184:	2b10      	cmp	r3, #16
 8000186:	d004      	beq.n	8000192 <set_button_flag+0x36>
    case (BTN_ENTER):
      flags.enter_flag = true;
      break;

    default:
      break;
 8000188:	e013      	b.n	80001b2 <set_button_flag+0x56>
      flags.left_flag = true;
 800018a:	4b0d      	ldr	r3, [pc, #52]	; (80001c0 <set_button_flag+0x64>)
 800018c:	2201      	movs	r2, #1
 800018e:	701a      	strb	r2, [r3, #0]
      break;
 8000190:	e010      	b.n	80001b4 <set_button_flag+0x58>
      flags.right_flag = true;
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <set_button_flag+0x64>)
 8000194:	2201      	movs	r2, #1
 8000196:	705a      	strb	r2, [r3, #1]
      break;
 8000198:	e00c      	b.n	80001b4 <set_button_flag+0x58>
      flags.down_flag = true;
 800019a:	4b09      	ldr	r3, [pc, #36]	; (80001c0 <set_button_flag+0x64>)
 800019c:	2201      	movs	r2, #1
 800019e:	709a      	strb	r2, [r3, #2]
      break;
 80001a0:	e008      	b.n	80001b4 <set_button_flag+0x58>
      flags.up_flag = true;
 80001a2:	4b07      	ldr	r3, [pc, #28]	; (80001c0 <set_button_flag+0x64>)
 80001a4:	2201      	movs	r2, #1
 80001a6:	70da      	strb	r2, [r3, #3]
      break;
 80001a8:	e004      	b.n	80001b4 <set_button_flag+0x58>
      flags.enter_flag = true;
 80001aa:	4b05      	ldr	r3, [pc, #20]	; (80001c0 <set_button_flag+0x64>)
 80001ac:	2201      	movs	r2, #1
 80001ae:	711a      	strb	r2, [r3, #4]
      break;
 80001b0:	e000      	b.n	80001b4 <set_button_flag+0x58>
      break;
 80001b2:	bf00      	nop
      // different gpio
    }

  return;
 80001b4:	bf00      	nop
}
 80001b6:	370c      	adds	r7, #12
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bc80      	pop	{r7}
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000a8 	.word	0x200000a8

080001c4 <buttons_check_flag>:

buttons_state_t buttons_check_flag(void)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
  buttons_state_t active_button = IDLE;
 80001ca:	2300      	movs	r3, #0
 80001cc:	71fb      	strb	r3, [r7, #7]

  if (flags.left_flag)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <buttons_check_flag+0x64>)
 80001d0:	781b      	ldrb	r3, [r3, #0]
 80001d2:	b2db      	uxtb	r3, r3
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d002      	beq.n	80001de <buttons_check_flag+0x1a>
    {
      active_button = LEFT_FLAG;
 80001d8:	2301      	movs	r3, #1
 80001da:	71fb      	strb	r3, [r7, #7]
 80001dc:	e01e      	b.n	800021c <buttons_check_flag+0x58>
    }
  else if (flags.right_flag)
 80001de:	4b12      	ldr	r3, [pc, #72]	; (8000228 <buttons_check_flag+0x64>)
 80001e0:	785b      	ldrb	r3, [r3, #1]
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d002      	beq.n	80001ee <buttons_check_flag+0x2a>
    {
      active_button = RIGHT_FLAG;
 80001e8:	2302      	movs	r3, #2
 80001ea:	71fb      	strb	r3, [r7, #7]
 80001ec:	e016      	b.n	800021c <buttons_check_flag+0x58>
    }
  else if (flags.down_flag)
 80001ee:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <buttons_check_flag+0x64>)
 80001f0:	789b      	ldrb	r3, [r3, #2]
 80001f2:	b2db      	uxtb	r3, r3
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d002      	beq.n	80001fe <buttons_check_flag+0x3a>
    {
      active_button = DOWN_FLAG;
 80001f8:	2303      	movs	r3, #3
 80001fa:	71fb      	strb	r3, [r7, #7]
 80001fc:	e00e      	b.n	800021c <buttons_check_flag+0x58>
    }
  else if (flags.up_flag)
 80001fe:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <buttons_check_flag+0x64>)
 8000200:	78db      	ldrb	r3, [r3, #3]
 8000202:	b2db      	uxtb	r3, r3
 8000204:	2b00      	cmp	r3, #0
 8000206:	d002      	beq.n	800020e <buttons_check_flag+0x4a>
    {
      active_button = UP_FLAG;
 8000208:	2304      	movs	r3, #4
 800020a:	71fb      	strb	r3, [r7, #7]
 800020c:	e006      	b.n	800021c <buttons_check_flag+0x58>
    }
  else if (flags.enter_flag)
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <buttons_check_flag+0x64>)
 8000210:	791b      	ldrb	r3, [r3, #4]
 8000212:	b2db      	uxtb	r3, r3
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <buttons_check_flag+0x58>
    {
      active_button = ENTER_FLAG;
 8000218:	2305      	movs	r3, #5
 800021a:	71fb      	strb	r3, [r7, #7]
    }

  return active_button;
 800021c:	79fb      	ldrb	r3, [r7, #7]
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr
 8000228:	200000a8 	.word	0x200000a8

0800022c <buttons_reset_flag>:

void buttons_reset_flag(buttons_state_t state_flag)
{
 800022c:	b480      	push	{r7}
 800022e:	b083      	sub	sp, #12
 8000230:	af00      	add	r7, sp, #0
 8000232:	4603      	mov	r3, r0
 8000234:	71fb      	strb	r3, [r7, #7]
  switch (state_flag)
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	3b01      	subs	r3, #1
 800023a:	2b04      	cmp	r3, #4
 800023c:	d820      	bhi.n	8000280 <buttons_reset_flag+0x54>
 800023e:	a201      	add	r2, pc, #4	; (adr r2, 8000244 <buttons_reset_flag+0x18>)
 8000240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000244:	08000259 	.word	0x08000259
 8000248:	08000261 	.word	0x08000261
 800024c:	08000269 	.word	0x08000269
 8000250:	08000271 	.word	0x08000271
 8000254:	08000279 	.word	0x08000279
    {
    case (LEFT_FLAG):
      flags.left_flag = false;
 8000258:	4b0c      	ldr	r3, [pc, #48]	; (800028c <buttons_reset_flag+0x60>)
 800025a:	2200      	movs	r2, #0
 800025c:	701a      	strb	r2, [r3, #0]
      break;
 800025e:	e010      	b.n	8000282 <buttons_reset_flag+0x56>

    case (RIGHT_FLAG):
      flags.right_flag = false;
 8000260:	4b0a      	ldr	r3, [pc, #40]	; (800028c <buttons_reset_flag+0x60>)
 8000262:	2200      	movs	r2, #0
 8000264:	705a      	strb	r2, [r3, #1]
      break;
 8000266:	e00c      	b.n	8000282 <buttons_reset_flag+0x56>

    case (DOWN_FLAG):
      flags.down_flag = false;
 8000268:	4b08      	ldr	r3, [pc, #32]	; (800028c <buttons_reset_flag+0x60>)
 800026a:	2200      	movs	r2, #0
 800026c:	709a      	strb	r2, [r3, #2]
      break;
 800026e:	e008      	b.n	8000282 <buttons_reset_flag+0x56>

    case (UP_FLAG):
      flags.up_flag = false;
 8000270:	4b06      	ldr	r3, [pc, #24]	; (800028c <buttons_reset_flag+0x60>)
 8000272:	2200      	movs	r2, #0
 8000274:	70da      	strb	r2, [r3, #3]
      break;
 8000276:	e004      	b.n	8000282 <buttons_reset_flag+0x56>

    case (ENTER_FLAG):
      flags.enter_flag = false;
 8000278:	4b04      	ldr	r3, [pc, #16]	; (800028c <buttons_reset_flag+0x60>)
 800027a:	2200      	movs	r2, #0
 800027c:	711a      	strb	r2, [r3, #4]
      break;
 800027e:	e000      	b.n	8000282 <buttons_reset_flag+0x56>

    case (IDLE):
    default:
      break;
 8000280:	bf00      	nop
    }
}
 8000282:	bf00      	nop
 8000284:	370c      	adds	r7, #12
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	200000a8 	.word	0x200000a8

08000290 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	80fb      	strh	r3, [r7, #6]
  set_button_flag(GPIO_Pin);
 800029a:	88fb      	ldrh	r3, [r7, #6]
 800029c:	4618      	mov	r0, r3
 800029e:	f7ff ff5d 	bl	800015c <set_button_flag>
  return;
 80002a2:	bf00      	nop
}
 80002a4:	3708      	adds	r7, #8
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}
	...

080002ac <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	font = font_t;
 80002b4:	4a03      	ldr	r2, [pc, #12]	; (80002c4 <GFX_SetFont+0x18>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	6013      	str	r3, [r2, #0]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	200000b0 	.word	0x200000b0

080002c8 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, ColorType color)
{
 80002c8:	b590      	push	{r4, r7, lr}
 80002ca:	b089      	sub	sp, #36	; 0x24
 80002cc:	af02      	add	r7, sp, #8
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	4611      	mov	r1, r2
 80002d4:	461a      	mov	r2, r3
 80002d6:	460b      	mov	r3, r1
 80002d8:	71fb      	strb	r3, [r7, #7]
 80002da:	4613      	mov	r3, r2
 80002dc:	80bb      	strh	r3, [r7, #4]
	if(chr > 0x7E) return; // chr > '~'
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	2b7e      	cmp	r3, #126	; 0x7e
 80002e2:	d867      	bhi.n	80003b4 <GFX_DrawChar+0xec>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 80002e4:	2300      	movs	r3, #0
 80002e6:	75fb      	strb	r3, [r7, #23]
 80002e8:	e05c      	b.n	80003a4 <GFX_DrawChar+0xdc>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 80002ea:	4b34      	ldr	r3, [pc, #208]	; (80003bc <GFX_DrawChar+0xf4>)
 80002ec:	681a      	ldr	r2, [r3, #0]
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	3b20      	subs	r3, #32
 80002f2:	4932      	ldr	r1, [pc, #200]	; (80003bc <GFX_DrawChar+0xf4>)
 80002f4:	6809      	ldr	r1, [r1, #0]
 80002f6:	3101      	adds	r1, #1
 80002f8:	7809      	ldrb	r1, [r1, #0]
 80002fa:	fb01 f103 	mul.w	r1, r1, r3
 80002fe:	7dfb      	ldrb	r3, [r7, #23]
 8000300:	440b      	add	r3, r1
 8000302:	3302      	adds	r3, #2
 8000304:	4413      	add	r3, r2
 8000306:	781b      	ldrb	r3, [r3, #0]
 8000308:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800030a:	2300      	movs	r3, #0
 800030c:	757b      	strb	r3, [r7, #21]
 800030e:	e03f      	b.n	8000390 <GFX_DrawChar+0xc8>
        {
            if(line & 1) // Check last pixel in line
 8000310:	7dbb      	ldrb	r3, [r7, #22]
 8000312:	f003 0301 	and.w	r3, r3, #1
 8000316:	2b00      	cmp	r3, #0
 8000318:	d031      	beq.n	800037e <GFX_DrawChar+0xb6>
            {
            	if(size == 1)
 800031a:	4b29      	ldr	r3, [pc, #164]	; (80003c0 <GFX_DrawChar+0xf8>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d113      	bne.n	800034a <GFX_DrawChar+0x82>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8000322:	7dfb      	ldrb	r3, [r7, #23]
 8000324:	b29a      	uxth	r2, r3
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	b29b      	uxth	r3, r3
 800032a:	4413      	add	r3, r2
 800032c:	b29b      	uxth	r3, r3
 800032e:	b218      	sxth	r0, r3
 8000330:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000334:	b29a      	uxth	r2, r3
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	b29b      	uxth	r3, r3
 800033a:	4413      	add	r3, r2
 800033c:	b29b      	uxth	r3, r3
 800033e:	b21b      	sxth	r3, r3
 8000340:	88ba      	ldrh	r2, [r7, #4]
 8000342:	4619      	mov	r1, r3
 8000344:	f000 fbce 	bl	8000ae4 <ILI9341_WritePixel>
 8000348:	e019      	b.n	800037e <GFX_DrawChar+0xb6>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 800034a:	7dfb      	ldrb	r3, [r7, #23]
 800034c:	4a1c      	ldr	r2, [pc, #112]	; (80003c0 <GFX_DrawChar+0xf8>)
 800034e:	7812      	ldrb	r2, [r2, #0]
 8000350:	fb02 f203 	mul.w	r2, r2, r3
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	18d0      	adds	r0, r2, r3
 8000358:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800035c:	4a18      	ldr	r2, [pc, #96]	; (80003c0 <GFX_DrawChar+0xf8>)
 800035e:	7812      	ldrb	r2, [r2, #0]
 8000360:	fb02 f203 	mul.w	r2, r2, r3
 8000364:	68bb      	ldr	r3, [r7, #8]
 8000366:	18d1      	adds	r1, r2, r3
 8000368:	4b15      	ldr	r3, [pc, #84]	; (80003c0 <GFX_DrawChar+0xf8>)
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	b29a      	uxth	r2, r3
 800036e:	4b14      	ldr	r3, [pc, #80]	; (80003c0 <GFX_DrawChar+0xf8>)
 8000370:	781b      	ldrb	r3, [r3, #0]
 8000372:	b29c      	uxth	r4, r3
 8000374:	88bb      	ldrh	r3, [r7, #4]
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	4623      	mov	r3, r4
 800037a:	f000 f93c 	bl	80005f6 <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800037e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000382:	b2db      	uxtb	r3, r3
 8000384:	3301      	adds	r3, #1
 8000386:	b2db      	uxtb	r3, r3
 8000388:	757b      	strb	r3, [r7, #21]
 800038a:	7dbb      	ldrb	r3, [r7, #22]
 800038c:	085b      	lsrs	r3, r3, #1
 800038e:	75bb      	strb	r3, [r7, #22]
 8000390:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000394:	4a09      	ldr	r2, [pc, #36]	; (80003bc <GFX_DrawChar+0xf4>)
 8000396:	6812      	ldr	r2, [r2, #0]
 8000398:	7812      	ldrb	r2, [r2, #0]
 800039a:	4293      	cmp	r3, r2
 800039c:	dbb8      	blt.n	8000310 <GFX_DrawChar+0x48>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 800039e:	7dfb      	ldrb	r3, [r7, #23]
 80003a0:	3301      	adds	r3, #1
 80003a2:	75fb      	strb	r3, [r7, #23]
 80003a4:	4b05      	ldr	r3, [pc, #20]	; (80003bc <GFX_DrawChar+0xf4>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	3301      	adds	r3, #1
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	7dfa      	ldrb	r2, [r7, #23]
 80003ae:	429a      	cmp	r2, r3
 80003b0:	d39b      	bcc.n	80002ea <GFX_DrawChar+0x22>
 80003b2:	e000      	b.n	80003b6 <GFX_DrawChar+0xee>
	if(chr > 0x7E) return; // chr > '~'
 80003b4:	bf00      	nop
            }

        }
    }
}
 80003b6:	371c      	adds	r7, #28
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd90      	pop	{r4, r7, pc}
 80003bc:	200000b0 	.word	0x200000b0
 80003c0:	20000000 	.word	0x20000000

080003c4 <GFX_DrawString>:

void GFX_DrawString(int x, int y,const char* str, ColorType color)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b086      	sub	sp, #24
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	60f8      	str	r0, [r7, #12]
 80003cc:	60b9      	str	r1, [r7, #8]
 80003ce:	607a      	str	r2, [r7, #4]
 80003d0:	807b      	strh	r3, [r7, #2]
	int x_tmp = x;
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 80003dc:	e015      	b.n	800040a <GFX_DrawString+0x46>
	{
		GFX_DrawChar(x_tmp, y, znak, color); // Draw current char
 80003de:	887b      	ldrh	r3, [r7, #2]
 80003e0:	7cfa      	ldrb	r2, [r7, #19]
 80003e2:	68b9      	ldr	r1, [r7, #8]
 80003e4:	6978      	ldr	r0, [r7, #20]
 80003e6:	f7ff ff6f 	bl	80002c8 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 80003ea:	4b0d      	ldr	r3, [pc, #52]	; (8000420 <GFX_DrawString+0x5c>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	3301      	adds	r3, #1
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	461a      	mov	r2, r3
 80003f4:	4b0b      	ldr	r3, [pc, #44]	; (8000424 <GFX_DrawString+0x60>)
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	fb03 f302 	mul.w	r3, r3, r2
 80003fc:	3301      	adds	r3, #1
 80003fe:	697a      	ldr	r2, [r7, #20]
 8000400:	4413      	add	r3, r2
 8000402:	617b      	str	r3, [r7, #20]

		znak = *str; // Next char
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	1c5a      	adds	r2, r3, #1
 800040e:	607a      	str	r2, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d1e3      	bne.n	80003de <GFX_DrawString+0x1a>
	}
}
 8000416:	bf00      	nop
 8000418:	bf00      	nop
 800041a:	3718      	adds	r7, #24
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	200000b0 	.word	0x200000b0
 8000424:	20000000 	.word	0x20000000

08000428 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, ColorType color)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b08c      	sub	sp, #48	; 0x30
 800042c:	af00      	add	r7, sp, #0
 800042e:	60f8      	str	r0, [r7, #12]
 8000430:	60b9      	str	r1, [r7, #8]
 8000432:	607a      	str	r2, [r7, #4]
 8000434:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 8000436:	683a      	ldr	r2, [r7, #0]
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	1ad3      	subs	r3, r2, r3
 800043c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000440:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000444:	6879      	ldr	r1, [r7, #4]
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	1acb      	subs	r3, r1, r3
 800044a:	2b00      	cmp	r3, #0
 800044c:	bfb8      	it	lt
 800044e:	425b      	neglt	r3, r3
 8000450:	429a      	cmp	r2, r3
 8000452:	bfcc      	ite	gt
 8000454:	2301      	movgt	r3, #1
 8000456:	2300      	movle	r3, #0
 8000458:	b2db      	uxtb	r3, r3
 800045a:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 800045c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8000460:	2b00      	cmp	r3, #0
 8000462:	d00b      	beq.n	800047c <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	627b      	str	r3, [r7, #36]	; 0x24
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800046e:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	623b      	str	r3, [r7, #32]
 8000474:	683b      	ldr	r3, [r7, #0]
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	6a3b      	ldr	r3, [r7, #32]
 800047a:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	429a      	cmp	r2, r3
 8000482:	dd0b      	ble.n	800049c <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 8000484:	68fb      	ldr	r3, [r7, #12]
 8000486:	61fb      	str	r3, [r7, #28]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	69fb      	ldr	r3, [r7, #28]
 800048e:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8000490:	68bb      	ldr	r3, [r7, #8]
 8000492:	61bb      	str	r3, [r7, #24]
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	60bb      	str	r3, [r7, #8]
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	b29a      	uxth	r2, r3
 80004a0:	68fb      	ldr	r3, [r7, #12]
 80004a2:	b29b      	uxth	r3, r3
 80004a4:	1ad3      	subs	r3, r2, r3
 80004a6:	b29b      	uxth	r3, r3
 80004a8:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	68bb      	ldr	r3, [r7, #8]
 80004ae:	1ad3      	subs	r3, r2, r3
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	bfb8      	it	lt
 80004b4:	425b      	neglt	r3, r3
 80004b6:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80004b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004bc:	0fda      	lsrs	r2, r3, #31
 80004be:	4413      	add	r3, r2
 80004c0:	105b      	asrs	r3, r3, #1
 80004c2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	429a      	cmp	r2, r3
 80004ca:	da02      	bge.n	80004d2 <GFX_WriteLine+0xaa>
	        ystep = 1;
 80004cc:	2301      	movs	r3, #1
 80004ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80004d0:	e02e      	b.n	8000530 <GFX_WriteLine+0x108>
	    } else {
	        ystep = -1;
 80004d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80004d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80004d8:	e02a      	b.n	8000530 <GFX_WriteLine+0x108>
	        if (steep) {
 80004da:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d008      	beq.n	80004f4 <GFX_WriteLine+0xcc>
	        	GFX_DrawPixel(y_start, x_start, color);
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	b21b      	sxth	r3, r3
 80004e6:	68fa      	ldr	r2, [r7, #12]
 80004e8:	b211      	sxth	r1, r2
 80004ea:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80004ec:	4618      	mov	r0, r3
 80004ee:	f000 faf9 	bl	8000ae4 <ILI9341_WritePixel>
 80004f2:	e007      	b.n	8000504 <GFX_WriteLine+0xdc>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	b21b      	sxth	r3, r3
 80004f8:	68ba      	ldr	r2, [r7, #8]
 80004fa:	b211      	sxth	r1, r2
 80004fc:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 faf0 	bl	8000ae4 <ILI9341_WritePixel>
	        }
	        err -= dy;
 8000504:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000506:	8abb      	ldrh	r3, [r7, #20]
 8000508:	1ad3      	subs	r3, r2, r3
 800050a:	b29b      	uxth	r3, r3
 800050c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 800050e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8000512:	2b00      	cmp	r3, #0
 8000514:	da09      	bge.n	800052a <GFX_WriteLine+0x102>
	            y_start += ystep;
 8000516:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800051a:	68ba      	ldr	r2, [r7, #8]
 800051c:	4413      	add	r3, r2
 800051e:	60bb      	str	r3, [r7, #8]
	            err += dx;
 8000520:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8000522:	8afb      	ldrh	r3, [r7, #22]
 8000524:	4413      	add	r3, r2
 8000526:	b29b      	uxth	r3, r3
 8000528:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	429a      	cmp	r2, r3
 8000536:	ddd0      	ble.n	80004da <GFX_WriteLine+0xb2>
	        }
	    }
}
 8000538:	bf00      	nop
 800053a:	bf00      	nop
 800053c:	3730      	adds	r7, #48	; 0x30
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, ColorType color)
{
 8000542:	b580      	push	{r7, lr}
 8000544:	b086      	sub	sp, #24
 8000546:	af02      	add	r7, sp, #8
 8000548:	60f8      	str	r0, [r7, #12]
 800054a:	60b9      	str	r1, [r7, #8]
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 8000550:	68ba      	ldr	r2, [r7, #8]
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	1e5a      	subs	r2, r3, #1
 8000558:	887b      	ldrh	r3, [r7, #2]
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	4613      	mov	r3, r2
 800055e:	68fa      	ldr	r2, [r7, #12]
 8000560:	68b9      	ldr	r1, [r7, #8]
 8000562:	68f8      	ldr	r0, [r7, #12]
 8000564:	f7ff ff60 	bl	8000428 <GFX_WriteLine>
}
 8000568:	bf00      	nop
 800056a:	3710      	adds	r7, #16
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <GFX_DrawFastHLine>:

void GFX_DrawFastHLine(int x_start, int y_start, int w, ColorType color)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af02      	add	r7, sp, #8
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
 800057c:	807b      	strh	r3, [r7, #2]
	GFX_WriteLine(x_start, y_start, x_start+w-1, y_start, color);
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4413      	add	r3, r2
 8000584:	1e5a      	subs	r2, r3, #1
 8000586:	887b      	ldrh	r3, [r7, #2]
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	68bb      	ldr	r3, [r7, #8]
 800058c:	68b9      	ldr	r1, [r7, #8]
 800058e:	68f8      	ldr	r0, [r7, #12]
 8000590:	f7ff ff4a 	bl	8000428 <GFX_WriteLine>
}
 8000594:	bf00      	nop
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <GFX_DrawRectangle>:
	    }
}
#endif
#if USING_RECTANGLE == 1
void GFX_DrawRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	4611      	mov	r1, r2
 80005a8:	461a      	mov	r2, r3
 80005aa:	460b      	mov	r3, r1
 80005ac:	80fb      	strh	r3, [r7, #6]
 80005ae:	4613      	mov	r3, r2
 80005b0:	80bb      	strh	r3, [r7, #4]

    GFX_DrawFastHLine(x, y, w, color);
 80005b2:	88fa      	ldrh	r2, [r7, #6]
 80005b4:	8b3b      	ldrh	r3, [r7, #24]
 80005b6:	68b9      	ldr	r1, [r7, #8]
 80005b8:	68f8      	ldr	r0, [r7, #12]
 80005ba:	f7ff ffd9 	bl	8000570 <GFX_DrawFastHLine>
    GFX_DrawFastHLine(x, y+h-1, w, color);
 80005be:	88ba      	ldrh	r2, [r7, #4]
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	4413      	add	r3, r2
 80005c4:	1e59      	subs	r1, r3, #1
 80005c6:	88fa      	ldrh	r2, [r7, #6]
 80005c8:	8b3b      	ldrh	r3, [r7, #24]
 80005ca:	68f8      	ldr	r0, [r7, #12]
 80005cc:	f7ff ffd0 	bl	8000570 <GFX_DrawFastHLine>
    GFX_DrawFastVLine(x, y, h, color);
 80005d0:	88ba      	ldrh	r2, [r7, #4]
 80005d2:	8b3b      	ldrh	r3, [r7, #24]
 80005d4:	68b9      	ldr	r1, [r7, #8]
 80005d6:	68f8      	ldr	r0, [r7, #12]
 80005d8:	f7ff ffb3 	bl	8000542 <GFX_DrawFastVLine>
    GFX_DrawFastVLine(x+w-1, y, h, color);
 80005dc:	88fa      	ldrh	r2, [r7, #6]
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	4413      	add	r3, r2
 80005e2:	1e58      	subs	r0, r3, #1
 80005e4:	88ba      	ldrh	r2, [r7, #4]
 80005e6:	8b3b      	ldrh	r3, [r7, #24]
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	f7ff ffaa 	bl	8000542 <GFX_DrawFastVLine>

}
 80005ee:	bf00      	nop
 80005f0:	3710      	adds	r7, #16
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <GFX_DrawFillRectangle>:
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, ColorType color)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b086      	sub	sp, #24
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	60f8      	str	r0, [r7, #12]
 80005fe:	60b9      	str	r1, [r7, #8]
 8000600:	4611      	mov	r1, r2
 8000602:	461a      	mov	r2, r3
 8000604:	460b      	mov	r3, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	e008      	b.n	8000624 <GFX_DrawFillRectangle+0x2e>
    	GFX_DrawFastVLine(i, y, h, color);
 8000612:	88ba      	ldrh	r2, [r7, #4]
 8000614:	8c3b      	ldrh	r3, [r7, #32]
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	6978      	ldr	r0, [r7, #20]
 800061a:	f7ff ff92 	bl	8000542 <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 800061e:	697b      	ldr	r3, [r7, #20]
 8000620:	3301      	adds	r3, #1
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	88fa      	ldrh	r2, [r7, #6]
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	4413      	add	r3, r2
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	429a      	cmp	r2, r3
 800062e:	dbf0      	blt.n	8000612 <GFX_DrawFillRectangle+0x1c>
    }

}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3718      	adds	r7, #24
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}

0800063a <GFX_DrawFillTriangle>:
    GFX_DrawLine(x2, y2, x0, y0, color);
}
#endif
#if USING_FILL_TRIANGLE == 1
void GFX_DrawFillTriangle(int x0, int y0, int x1, int y1, int x2, int y2, ColorType color)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b094      	sub	sp, #80	; 0x50
 800063e:	af00      	add	r7, sp, #0
 8000640:	60f8      	str	r0, [r7, #12]
 8000642:	60b9      	str	r1, [r7, #8]
 8000644:	607a      	str	r2, [r7, #4]
 8000646:	603b      	str	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 8000648:	68ba      	ldr	r2, [r7, #8]
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	429a      	cmp	r2, r3
 800064e:	dd0b      	ble.n	8000668 <GFX_DrawFillTriangle+0x2e>
    	_swap_int(y0, y1); _swap_int(x0, x1);
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	60bb      	str	r3, [r7, #8]
 8000658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800065a:	603b      	str	r3, [r7, #0]
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	60fb      	str	r3, [r7, #12]
 8000664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000666:	607b      	str	r3, [r7, #4]
    }
    if (y1 > y2) {
 8000668:	683a      	ldr	r2, [r7, #0]
 800066a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800066c:	429a      	cmp	r2, r3
 800066e:	dd0b      	ble.n	8000688 <GFX_DrawFillTriangle+0x4e>
    	_swap_int(y2, y1); _swap_int(x2, x1);
 8000670:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000672:	637b      	str	r3, [r7, #52]	; 0x34
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800067e:	633b      	str	r3, [r7, #48]	; 0x30
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	65bb      	str	r3, [r7, #88]	; 0x58
 8000684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000686:	607b      	str	r3, [r7, #4]
    }
    if (y0 > y1) {
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	429a      	cmp	r2, r3
 800068e:	dd0b      	ble.n	80006a8 <GFX_DrawFillTriangle+0x6e>
    	_swap_int(y0, y1); _swap_int(x0, x1);
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	62bb      	str	r3, [r7, #40]	; 0x28
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80006a6:	607b      	str	r3, [r7, #4]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80006ac:	429a      	cmp	r2, r3
 80006ae:	d136      	bne.n	800071e <GFX_DrawFillTriangle+0xe4>
        a = b = x0;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80006b6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80006ba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        if(x1 < a)      a = x1;
 80006be:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	da03      	bge.n	80006d0 <GFX_DrawFillTriangle+0x96>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80006ce:	e007      	b.n	80006e0 <GFX_DrawFillTriangle+0xa6>
        else if(x1 > b) b = x1;
 80006d0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80006d4:	687a      	ldr	r2, [r7, #4]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	dd02      	ble.n	80006e0 <GFX_DrawFillTriangle+0xa6>
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        if(x2 < a)      a = x2;
 80006e0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80006e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80006e6:	429a      	cmp	r2, r3
 80006e8:	da03      	bge.n	80006f2 <GFX_DrawFillTriangle+0xb8>
 80006ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006ec:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80006f0:	e007      	b.n	8000702 <GFX_DrawFillTriangle+0xc8>
        else if(x2 > b) b = x2;
 80006f2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80006f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80006f8:	429a      	cmp	r2, r3
 80006fa:	dd02      	ble.n	8000702 <GFX_DrawFillTriangle+0xc8>
 80006fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80006fe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y0, b-a+1, color);
 8000702:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 8000706:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 800070a:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800070e:	1ad3      	subs	r3, r2, r3
 8000710:	1c5a      	adds	r2, r3, #1
 8000712:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8000716:	68b9      	ldr	r1, [r7, #8]
 8000718:	f7ff ff2a 	bl	8000570 <GFX_DrawFastHLine>
        return;
 800071c:	e0eb      	b.n	80008f6 <GFX_DrawFillTriangle+0x2bc>
    }

    int16_t
    dx01 = x1 - x0,
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	b29a      	uxth	r2, r3
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	b29b      	uxth	r3, r3
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	b29b      	uxth	r3, r3
 800072a:	84fb      	strh	r3, [r7, #38]	; 0x26
    dy01 = y1 - y0,
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	b29a      	uxth	r2, r3
 8000730:	68bb      	ldr	r3, [r7, #8]
 8000732:	b29b      	uxth	r3, r3
 8000734:	1ad3      	subs	r3, r2, r3
 8000736:	b29b      	uxth	r3, r3
 8000738:	84bb      	strh	r3, [r7, #36]	; 0x24
    dx02 = x2 - x0,
 800073a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800073c:	b29a      	uxth	r2, r3
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	b29b      	uxth	r3, r3
 8000742:	1ad3      	subs	r3, r2, r3
 8000744:	b29b      	uxth	r3, r3
 8000746:	847b      	strh	r3, [r7, #34]	; 0x22
    dy02 = y2 - y0,
 8000748:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800074a:	b29a      	uxth	r2, r3
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	b29b      	uxth	r3, r3
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	b29b      	uxth	r3, r3
 8000754:	843b      	strh	r3, [r7, #32]
    dx12 = x2 - x1,
 8000756:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000758:	b29a      	uxth	r2, r3
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	b29b      	uxth	r3, r3
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	b29b      	uxth	r3, r3
 8000762:	83fb      	strh	r3, [r7, #30]
    dy12 = y2 - y1;
 8000764:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000766:	b29a      	uxth	r2, r3
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	b29b      	uxth	r3, r3
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	b29b      	uxth	r3, r3
 8000770:	83bb      	strh	r3, [r7, #28]
    int32_t
    sa   = 0,
 8000772:	2300      	movs	r3, #0
 8000774:	647b      	str	r3, [r7, #68]	; 0x44
    sb   = 0;
 8000776:	2300      	movs	r3, #0
 8000778:	643b      	str	r3, [r7, #64]	; 0x40
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 800077a:	683a      	ldr	r2, [r7, #0]
 800077c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800077e:	429a      	cmp	r2, r3
 8000780:	d103      	bne.n	800078a <GFX_DrawFillTriangle+0x150>
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8000788:	e005      	b.n	8000796 <GFX_DrawFillTriangle+0x15c>
    else         last = y1-1; // Skip it
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	b29b      	uxth	r3, r3
 800078e:	3b01      	subs	r3, #1
 8000790:	b29b      	uxth	r3, r3
 8000792:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    for(y=y0; y<=last; y++) {
 8000796:	68bb      	ldr	r3, [r7, #8]
 8000798:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800079c:	e046      	b.n	800082c <GFX_DrawFillTriangle+0x1f2>
        a   = x0 + sa / dy01;
 800079e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80007a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80007a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80007a8:	b29a      	uxth	r2, r3
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	4413      	add	r3, r2
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        b   = x0 + sb / dy02;
 80007b6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80007ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	b29b      	uxth	r3, r3
 80007c6:	4413      	add	r3, r2
 80007c8:	b29b      	uxth	r3, r3
 80007ca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        sa += dx01;
 80007ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80007d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80007d4:	4413      	add	r3, r2
 80007d6:	647b      	str	r3, [r7, #68]	; 0x44
        sb += dx02;
 80007d8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80007dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007de:	4413      	add	r3, r2
 80007e0:	643b      	str	r3, [r7, #64]	; 0x40
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int(a,b);
 80007e2:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 80007e6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80007ea:	429a      	cmp	r2, r3
 80007ec:	dd09      	ble.n	8000802 <GFX_DrawFillTriangle+0x1c8>
 80007ee:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80007f2:	617b      	str	r3, [r7, #20]
 80007f4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80007f8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y, b-a+1, color);
 8000802:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 8000806:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 800080a:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 800080e:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8000812:	1ad3      	subs	r3, r2, r3
 8000814:	1c5a      	adds	r2, r3, #1
 8000816:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800081a:	f7ff fea9 	bl	8000570 <GFX_DrawFastHLine>
    for(y=y0; y<=last; y++) {
 800081e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 8000822:	b29b      	uxth	r3, r3
 8000824:	3301      	adds	r3, #1
 8000826:	b29b      	uxth	r3, r3
 8000828:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800082c:	f9b7 204a 	ldrsh.w	r2, [r7, #74]	; 0x4a
 8000830:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 8000834:	429a      	cmp	r2, r3
 8000836:	ddb2      	ble.n	800079e <GFX_DrawFillTriangle+0x164>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = dx12 * (y - y1);
 8000838:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800083c:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	1a8a      	subs	r2, r1, r2
 8000844:	fb02 f303 	mul.w	r3, r2, r3
 8000848:	647b      	str	r3, [r7, #68]	; 0x44
    sb = dx02 * (y - y0);
 800084a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800084e:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 8000852:	68ba      	ldr	r2, [r7, #8]
 8000854:	1a8a      	subs	r2, r1, r2
 8000856:	fb02 f303 	mul.w	r3, r2, r3
 800085a:	643b      	str	r3, [r7, #64]	; 0x40
    for(; y<=y2; y++) {
 800085c:	e046      	b.n	80008ec <GFX_DrawFillTriangle+0x2b2>
        a   = x1 + sa / dy12;
 800085e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000864:	fb92 f3f3 	sdiv	r3, r2, r3
 8000868:	b29a      	uxth	r2, r3
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	b29b      	uxth	r3, r3
 800086e:	4413      	add	r3, r2
 8000870:	b29b      	uxth	r3, r3
 8000872:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        b   = x0 + sb / dy02;
 8000876:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800087a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800087c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000880:	b29a      	uxth	r2, r3
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	b29b      	uxth	r3, r3
 8000886:	4413      	add	r3, r2
 8000888:	b29b      	uxth	r3, r3
 800088a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        sa += dx12;
 800088e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000892:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000894:	4413      	add	r3, r2
 8000896:	647b      	str	r3, [r7, #68]	; 0x44
        sb += dx02;
 8000898:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800089c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800089e:	4413      	add	r3, r2
 80008a0:	643b      	str	r3, [r7, #64]	; 0x40
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int(a,b);
 80008a2:	f9b7 204e 	ldrsh.w	r2, [r7, #78]	; 0x4e
 80008a6:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80008aa:	429a      	cmp	r2, r3
 80008ac:	dd09      	ble.n	80008c2 <GFX_DrawFillTriangle+0x288>
 80008ae:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80008b2:	61bb      	str	r3, [r7, #24]
 80008b4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80008b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        GFX_DrawFastHLine(a, y, b-a+1, color);
 80008c2:	f9b7 004e 	ldrsh.w	r0, [r7, #78]	; 0x4e
 80008c6:	f9b7 104a 	ldrsh.w	r1, [r7, #74]	; 0x4a
 80008ca:	f9b7 204c 	ldrsh.w	r2, [r7, #76]	; 0x4c
 80008ce:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80008d2:	1ad3      	subs	r3, r2, r3
 80008d4:	1c5a      	adds	r2, r3, #1
 80008d6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80008da:	f7ff fe49 	bl	8000570 <GFX_DrawFastHLine>
    for(; y<=y2; y++) {
 80008de:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80008e2:	b29b      	uxth	r3, r3
 80008e4:	3301      	adds	r3, #1
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80008ec:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80008f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80008f2:	429a      	cmp	r2, r3
 80008f4:	dab3      	bge.n	800085e <GFX_DrawFillTriangle+0x224>
    }
}
 80008f6:	3750      	adds	r7, #80	; 0x50
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <ILI9341_Delay>:
#include "main.h"

SPI_HandleTypeDef *Tft_hspi;

// Delay for the functions
static void ILI9341_Delay(uint32_t ms) { HAL_Delay(ms); }
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6878      	ldr	r0, [r7, #4]
 8000906:	f001 f9bb 	bl	8001c80 <HAL_Delay>
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <ILI9341_SendTFT>:

// Transmit data to ILI controller
static void ILI9341_SendTFT(uint8_t *Data, uint8_t Lenght)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
#if (ILI9341_HAL_OPTIMIZE == 1)
  // !! USE ONLY TFT FOR THIS SPI !!
  // optimizing like this doesnt LOCK SPI for other IT/DMA transfers

  // if there is something to send
  while (Lenght > 0U)
 8000920:	e014      	b.n	800094c <ILI9341_SendTFT+0x38>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	f003 0302 	and.w	r3, r3, #2
 800092e:	2b02      	cmp	r3, #2
 8000930:	d10c      	bne.n	800094c <ILI9341_SendTFT+0x38>
        {
          // put value from Data pointer to register DR
          *((__IO uint8_t *)&Tft_hspi->Instance->DR) = *Data;
 8000932:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	330c      	adds	r3, #12
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	7812      	ldrb	r2, [r2, #0]
 800093e:	701a      	strb	r2, [r3, #0]
          // increment pointer
          Data++;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	3301      	adds	r3, #1
 8000944:	607b      	str	r3, [r7, #4]
          // decrement lenght
          Lenght--;
 8000946:	78fb      	ldrb	r3, [r7, #3]
 8000948:	3b01      	subs	r3, #1
 800094a:	70fb      	strb	r3, [r7, #3]
  while (Lenght > 0U)
 800094c:	78fb      	ldrb	r3, [r7, #3]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d1e7      	bne.n	8000922 <ILI9341_SendTFT+0xe>
        }
    }
  // blocking function for SPI , wait before sending next info
  // it is required beacuse when flag ENABLE is ready
  // it doesnt mean that transfer is ready
  while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000952:	bf00      	nop
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <ILI9341_SendTFT+0x5c>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000960:	2b80      	cmp	r3, #128	; 0x80
 8000962:	d0f7      	beq.n	8000954 <ILI9341_SendTFT+0x40>
    // Without HAL optimizng
#else
  HAL_SPI_Transmit(Tft_hspi, Data, Lenght, ILI9341_SPI_TIMEOUT);
}
#endif
}
 8000964:	bf00      	nop
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr
 8000970:	200000b4 	.word	0x200000b4

08000974 <ILI9341_SendCommand>:
// Send single command
static void ILI9341_SendCommand(uint8_t Command)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC LOW
  ILI9341_DC_LOW;
 800097e:	2200      	movs	r2, #0
 8000980:	2102      	movs	r1, #2
 8000982:	4806      	ldr	r0, [pc, #24]	; (800099c <ILI9341_SendCommand+0x28>)
 8000984:	f001 fe38 	bl	80025f8 <HAL_GPIO_WritePin>

  // SEND COMMAND
  ILI9341_SendTFT(&Command, 1);
 8000988:	1dfb      	adds	r3, r7, #7
 800098a:	2101      	movs	r1, #1
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ffc1 	bl	8000914 <ILI9341_SendTFT>

  // CS HIGH
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_HIGH;
#endif
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40010c00 	.word	0x40010c00

080009a0 <ILI9341_SendCommandAndData>:
#endif

// Send command then data
static void ILI9341_SendCommandAndData(uint8_t Command, uint8_t *Data,
                                       uint16_t Lenght)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	6039      	str	r1, [r7, #0]
 80009aa:	71fb      	strb	r3, [r7, #7]
 80009ac:	4613      	mov	r3, r2
 80009ae:	80bb      	strh	r3, [r7, #4]
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC LOW
  ILI9341_DC_LOW;
 80009b0:	2200      	movs	r2, #0
 80009b2:	2102      	movs	r1, #2
 80009b4:	480b      	ldr	r0, [pc, #44]	; (80009e4 <ILI9341_SendCommandAndData+0x44>)
 80009b6:	f001 fe1f 	bl	80025f8 <HAL_GPIO_WritePin>

  // SEND COMMAND
  ILI9341_SendTFT(&Command, 1);
 80009ba:	1dfb      	adds	r3, r7, #7
 80009bc:	2101      	movs	r1, #1
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ffa8 	bl	8000914 <ILI9341_SendTFT>

  // DC HIGH
  ILI9341_DC_HIGH;
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4806      	ldr	r0, [pc, #24]	; (80009e4 <ILI9341_SendCommandAndData+0x44>)
 80009ca:	f001 fe15 	bl	80025f8 <HAL_GPIO_WritePin>

  // SEND DATA
  ILI9341_SendTFT(Data, Lenght);
 80009ce:	88bb      	ldrh	r3, [r7, #4]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	4619      	mov	r1, r3
 80009d4:	6838      	ldr	r0, [r7, #0]
 80009d6:	f7ff ff9d 	bl	8000914 <ILI9341_SendTFT>

  // CS HIGH
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_HIGH;
#endif
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40010c00 	.word	0x40010c00

080009e8 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t Rotation)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
  if (Rotation > 3)
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	2b03      	cmp	r3, #3
 80009f6:	d820      	bhi.n	8000a3a <ILI9341_SetRotation+0x52>
    return;

  switch (Rotation)
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	2b03      	cmp	r3, #3
 80009fc:	d816      	bhi.n	8000a2c <ILI9341_SetRotation+0x44>
 80009fe:	a201      	add	r2, pc, #4	; (adr r2, 8000a04 <ILI9341_SetRotation+0x1c>)
 8000a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a04:	08000a15 	.word	0x08000a15
 8000a08:	08000a1b 	.word	0x08000a1b
 8000a0c:	08000a21 	.word	0x08000a21
 8000a10:	08000a27 	.word	0x08000a27
    {
    case 0:
      Rotation = (MADCTL_MX | MADCTL_BGR);
 8000a14:	2348      	movs	r3, #72	; 0x48
 8000a16:	71fb      	strb	r3, [r7, #7]
      break;
 8000a18:	e008      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 1:
      Rotation = (MADCTL_MV | MADCTL_BGR);
 8000a1a:	2328      	movs	r3, #40	; 0x28
 8000a1c:	71fb      	strb	r3, [r7, #7]
      break;
 8000a1e:	e005      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 2:
      Rotation = (MADCTL_MY | MADCTL_BGR);
 8000a20:	2388      	movs	r3, #136	; 0x88
 8000a22:	71fb      	strb	r3, [r7, #7]
      break;
 8000a24:	e002      	b.n	8000a2c <ILI9341_SetRotation+0x44>
    case 3:
      Rotation = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000a26:	23e8      	movs	r3, #232	; 0xe8
 8000a28:	71fb      	strb	r3, [r7, #7]
      break;
 8000a2a:	bf00      	nop
    }

  ILI9341_SendCommandAndData(ILI9341_MADCTL, &Rotation, 1);
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	2201      	movs	r2, #1
 8000a30:	4619      	mov	r1, r3
 8000a32:	2036      	movs	r0, #54	; 0x36
 8000a34:	f7ff ffb4 	bl	80009a0 <ILI9341_SendCommandAndData>
 8000a38:	e000      	b.n	8000a3c <ILI9341_SetRotation+0x54>
    return;
 8000a3a:	bf00      	nop
}
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop

08000a44 <ILI9341_SetAddrWindow>:

// Set adress range window
static void ILI9341_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t w,
                                  uint16_t h)
{
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	4608      	mov	r0, r1
 8000a4e:	4611      	mov	r1, r2
 8000a50:	461a      	mov	r2, r3
 8000a52:	4623      	mov	r3, r4
 8000a54:	80fb      	strh	r3, [r7, #6]
 8000a56:	4603      	mov	r3, r0
 8000a58:	80bb      	strh	r3, [r7, #4]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	807b      	strh	r3, [r7, #2]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	803b      	strh	r3, [r7, #0]
  // prepare buffer for data
  uint8_t DataToTransfer[4];

  // calculate ranges
  uint16_t x2 = (x1 + w - 1), y2 = (y1 + h - 1);
 8000a62:	88fa      	ldrh	r2, [r7, #6]
 8000a64:	887b      	ldrh	r3, [r7, #2]
 8000a66:	4413      	add	r3, r2
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	81fb      	strh	r3, [r7, #14]
 8000a6e:	88ba      	ldrh	r2, [r7, #4]
 8000a70:	883b      	ldrh	r3, [r7, #0]
 8000a72:	4413      	add	r3, r2
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	3b01      	subs	r3, #1
 8000a78:	81bb      	strh	r3, [r7, #12]

  //	put data into buffer
  DataToTransfer[0] = (x1 >> 8);
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
 8000a7c:	0a1b      	lsrs	r3, r3, #8
 8000a7e:	b29b      	uxth	r3, r3
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	723b      	strb	r3, [r7, #8]
  DataToTransfer[1] = x1 & 0xFF;
 8000a84:	88fb      	ldrh	r3, [r7, #6]
 8000a86:	b2db      	uxtb	r3, r3
 8000a88:	727b      	strb	r3, [r7, #9]
  DataToTransfer[2] = (x2 >> 8);
 8000a8a:	89fb      	ldrh	r3, [r7, #14]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	b29b      	uxth	r3, r3
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	72bb      	strb	r3, [r7, #10]
  DataToTransfer[3] = x2 & 0xFF;
 8000a94:	89fb      	ldrh	r3, [r7, #14]
 8000a96:	b2db      	uxtb	r3, r3
 8000a98:	72fb      	strb	r3, [r7, #11]

  // send command and data about x
  ILI9341_SendCommandAndData(ILI9341_CASET, DataToTransfer, 4);
 8000a9a:	f107 0308 	add.w	r3, r7, #8
 8000a9e:	2204      	movs	r2, #4
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	202a      	movs	r0, #42	; 0x2a
 8000aa4:	f7ff ff7c 	bl	80009a0 <ILI9341_SendCommandAndData>

  //	put data into buffer
  DataToTransfer[0] = (y1 >> 8);
 8000aa8:	88bb      	ldrh	r3, [r7, #4]
 8000aaa:	0a1b      	lsrs	r3, r3, #8
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	723b      	strb	r3, [r7, #8]
  DataToTransfer[1] = y1 & 0xFF;
 8000ab2:	88bb      	ldrh	r3, [r7, #4]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	727b      	strb	r3, [r7, #9]
  DataToTransfer[2] = (y2 >> 8);
 8000ab8:	89bb      	ldrh	r3, [r7, #12]
 8000aba:	0a1b      	lsrs	r3, r3, #8
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	72bb      	strb	r3, [r7, #10]
  DataToTransfer[3] = y2 & 0xFF;
 8000ac2:	89bb      	ldrh	r3, [r7, #12]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	72fb      	strb	r3, [r7, #11]

  // send command and data about y
  ILI9341_SendCommandAndData(ILI9341_PASET, DataToTransfer, 4);
 8000ac8:	f107 0308 	add.w	r3, r7, #8
 8000acc:	2204      	movs	r2, #4
 8000ace:	4619      	mov	r1, r3
 8000ad0:	202b      	movs	r0, #43	; 0x2b
 8000ad2:	f7ff ff65 	bl	80009a0 <ILI9341_SendCommandAndData>

  ILI9341_SendCommand(ILI9341_RAMWR); // Write to RAM
 8000ad6:	202c      	movs	r0, #44	; 0x2c
 8000ad8:	f7ff ff4c 	bl	8000974 <ILI9341_SendCommand>
}
 8000adc:	bf00      	nop
 8000ade:	3714      	adds	r7, #20
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd90      	pop	{r4, r7, pc}

08000ae4 <ILI9341_WritePixel>:

// Write single pixel
void ILI9341_WritePixel(int16_t x, int16_t y, uint16_t color)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	80fb      	strh	r3, [r7, #6]
 8000aee:	460b      	mov	r3, r1
 8000af0:	80bb      	strh	r3, [r7, #4]
 8000af2:	4613      	mov	r3, r2
 8000af4:	807b      	strh	r3, [r7, #2]
  // prepare buffer for data
  uint8_t DataToTransfer[2];

  // check TFT range to not overwrite something else
  if ((x >= 0) && (x < ILI9341_TFTWIDTH) && (y >= 0) && (y < ILI9341_TFTHEIGHT))
 8000af6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	db21      	blt.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000afe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b02:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000b06:	da1c      	bge.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000b08:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db18      	blt.n	8000b42 <ILI9341_WritePixel+0x5e>
 8000b10:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b14:	2bef      	cmp	r3, #239	; 0xef
 8000b16:	dc14      	bgt.n	8000b42 <ILI9341_WritePixel+0x5e>
    {
      //	put data into buffer
      DataToTransfer[0] = (color >> 8);
 8000b18:	887b      	ldrh	r3, [r7, #2]
 8000b1a:	0a1b      	lsrs	r3, r3, #8
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	733b      	strb	r3, [r7, #12]
      DataToTransfer[1] = color & 0xFF;
 8000b22:	887b      	ldrh	r3, [r7, #2]
 8000b24:	b2db      	uxtb	r3, r3
 8000b26:	737b      	strb	r3, [r7, #13]

      // Set window range the single pixel in tft
      // x,y positions 1,1 ranges
      ILI9341_SetAddrWindow(x, y, 1, 1);
 8000b28:	88f8      	ldrh	r0, [r7, #6]
 8000b2a:	88b9      	ldrh	r1, [r7, #4]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	2201      	movs	r2, #1
 8000b30:	f7ff ff88 	bl	8000a44 <ILI9341_SetAddrWindow>

      // send command that we are writing to RAM, and also color data
      ILI9341_SendCommandAndData(ILI9341_RAMWR, DataToTransfer, 2);
 8000b34:	f107 030c 	add.w	r3, r7, #12
 8000b38:	2202      	movs	r2, #2
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	202c      	movs	r0, #44	; 0x2c
 8000b3e:	f7ff ff2f 	bl	80009a0 <ILI9341_SendCommandAndData>
      // Send 16 bit color to that range
    }
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
	...

08000b4c <ILI9341_ClearDisplay>:
    }
}

// Clear whole dipslay with a color
void ILI9341_ClearDisplay(uint16_t color)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b084      	sub	sp, #16
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	80fb      	strh	r3, [r7, #6]
  uint32_t Lenght = ILI9341_TFTWIDTH * ILI9341_TFTHEIGHT;
 8000b56:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8000b5a:	60fb      	str	r3, [r7, #12]

  // set window for whole screen
  ILI9341_SetAddrWindow(0, 0, ILI9341_TFTWIDTH, ILI9341_TFTHEIGHT);
 8000b5c:	23f0      	movs	r3, #240	; 0xf0
 8000b5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000b62:	2100      	movs	r1, #0
 8000b64:	2000      	movs	r0, #0
 8000b66:	f7ff ff6d 	bl	8000a44 <ILI9341_SetAddrWindow>

  // send command that we are writing to RAM
  ILI9341_SendCommand(ILI9341_RAMWR);
 8000b6a:	202c      	movs	r0, #44	; 0x2c
 8000b6c:	f7ff ff02 	bl	8000974 <ILI9341_SendCommand>
#if (ILI9341_USE_CS == 1)
  ILI9341_CS_LOW;
#endif

  // DC HIGH
  ILI9341_DC_HIGH;
 8000b70:	2201      	movs	r2, #1
 8000b72:	2102      	movs	r1, #2
 8000b74:	481c      	ldr	r0, [pc, #112]	; (8000be8 <ILI9341_ClearDisplay+0x9c>)
 8000b76:	f001 fd3f 	bl	80025f8 <HAL_GPIO_WritePin>

  while (Lenght > 0U)
 8000b7a:	e023      	b.n	8000bc4 <ILI9341_ClearDisplay+0x78>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE))
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d11b      	bne.n	8000bc4 <ILI9341_ClearDisplay+0x78>
        {
          // put value from Data pointer to register DR
          *((__IO uint8_t *)&Tft_hspi->Instance->DR) = color >> 8;
 8000b8c:	88fb      	ldrh	r3, [r7, #6]
 8000b8e:	0a1b      	lsrs	r3, r3, #8
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	4b16      	ldr	r3, [pc, #88]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	330c      	adds	r3, #12
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	701a      	strb	r2, [r3, #0]

          // wait for the flag to be reset before sending next byte
          while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_TXE) != SET)
 8000b9e:	bf00      	nop
 8000ba0:	4b12      	ldr	r3, [pc, #72]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f003 0302 	and.w	r3, r3, #2
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d1f7      	bne.n	8000ba0 <ILI9341_ClearDisplay+0x54>
            {
            }

          // put second byte in
          *((__IO uint8_t *)&Tft_hspi->Instance->DR) = color & 0xFF;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	330c      	adds	r3, #12
 8000bb8:	88fa      	ldrh	r2, [r7, #6]
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	701a      	strb	r2, [r3, #0]

          // decrement lenght
          Lenght--;
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
  while (Lenght > 0U)
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1d8      	bne.n	8000b7c <ILI9341_ClearDisplay+0x30>
    }

  // blocking function for SPI , wait before sending next info
  // it is required beacuse when flag ENABLE is ready
  // it doesnt mean that transfer is ready
  while (__HAL_SPI_GET_FLAG(Tft_hspi, SPI_FLAG_BSY) != RESET)
 8000bca:	bf00      	nop
 8000bcc:	4b07      	ldr	r3, [pc, #28]	; (8000bec <ILI9341_ClearDisplay+0xa0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	689b      	ldr	r3, [r3, #8]
 8000bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd8:	2b80      	cmp	r3, #128	; 0x80
 8000bda:	d0f7      	beq.n	8000bcc <ILI9341_ClearDisplay+0x80>
  for (uint32_t i = 0; i < Lenght; i++)
    {
      ILI9341_SendData16(color);
    }
#endif
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40010c00 	.word	0x40010c00
 8000bec:	200000b4 	.word	0x200000b4

08000bf0 <ILI9341_Init>:
    0x80, // Display on
    0x00  // End of list
};

void ILI9341_Init(SPI_HandleTypeDef *hspi)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  // assign correct spi
  Tft_hspi = hspi;
 8000bf8:	4a24      	ldr	r2, [pc, #144]	; (8000c8c <ILI9341_Init+0x9c>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6013      	str	r3, [r2, #0]

  // prepare data

  uint8_t cmd, x, numArgs;
  const uint8_t *addr = initcmd;
 8000bfe:	4b24      	ldr	r3, [pc, #144]	; (8000c90 <ILI9341_Init+0xa0>)
 8000c00:	60fb      	str	r3, [r7, #12]

#if (ILI9341_HAL_OPTIMIZE == 1)
  __HAL_SPI_ENABLE(hspi);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c10:	601a      	str	r2, [r3, #0]
#endif

// if hardware reset is defined
#if (ILI9341_USE_HW_RESET == 1)
  ILI9341_RST_LOW;
 8000c12:	2200      	movs	r2, #0
 8000c14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c18:	481e      	ldr	r0, [pc, #120]	; (8000c94 <ILI9341_Init+0xa4>)
 8000c1a:	f001 fced 	bl	80025f8 <HAL_GPIO_WritePin>
  ILI9341_Delay(10);
 8000c1e:	200a      	movs	r0, #10
 8000c20:	f7ff fe6c 	bl	80008fc <ILI9341_Delay>
  ILI9341_RST_HIGH;
 8000c24:	2201      	movs	r2, #1
 8000c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c2a:	481a      	ldr	r0, [pc, #104]	; (8000c94 <ILI9341_Init+0xa4>)
 8000c2c:	f001 fce4 	bl	80025f8 <HAL_GPIO_WritePin>
  ILI9341_Delay(10);
 8000c30:	200a      	movs	r0, #10
 8000c32:	f7ff fe63 	bl	80008fc <ILI9341_Delay>
  ILI9341_SendCommand(ILI9341_SWRESET); // Engage software reset
  ILI9341_Delay(150);
#endif

  // As long as value under address is not 0 loop
  while ((cmd = *(addr++)) > 0)
 8000c36:	e01a      	b.n	8000c6e <ILI9341_Init+0x7e>
    {
      // assign value form address to x (second value that is number of data to
      // be send)
      x = *(addr++);
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	1c5a      	adds	r2, r3, #1
 8000c3c:	60fa      	str	r2, [r7, #12]
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	72bb      	strb	r3, [r7, #10]

      // mask this value to maximum of 127
      // 0x7F	0111 1111
      // so if we send 0x80 as second argument then we just send command ->
      // without data
      numArgs = x & 0x7F;
 8000c42:	7abb      	ldrb	r3, [r7, #10]
 8000c44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c48:	727b      	strb	r3, [r7, #9]

      // send command then array of data
      ILI9341_SendCommandAndData(cmd, (uint8_t *)addr, numArgs);
 8000c4a:	7a7b      	ldrb	r3, [r7, #9]
 8000c4c:	b29a      	uxth	r2, r3
 8000c4e:	7afb      	ldrb	r3, [r7, #11]
 8000c50:	68f9      	ldr	r1, [r7, #12]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fea4 	bl	80009a0 <ILI9341_SendCommandAndData>

      // move adress to next command
      addr += numArgs;
 8000c58:	7a7b      	ldrb	r3, [r7, #9]
 8000c5a:	68fa      	ldr	r2, [r7, #12]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	60fb      	str	r3, [r7, #12]

      // if only command is sent then make a delay
      if (x & 0x80)
 8000c60:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	da02      	bge.n	8000c6e <ILI9341_Init+0x7e>
        {
          ILI9341_Delay(150);
 8000c68:	2096      	movs	r0, #150	; 0x96
 8000c6a:	f7ff fe47 	bl	80008fc <ILI9341_Delay>
  while ((cmd = *(addr++)) > 0)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	60fa      	str	r2, [r7, #12]
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	72fb      	strb	r3, [r7, #11]
 8000c78:	7afb      	ldrb	r3, [r7, #11]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d1dc      	bne.n	8000c38 <ILI9341_Init+0x48>
        }
    }

  ILI9341_SetRotation(ILI9341_ROTATION);
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff feb2 	bl	80009e8 <ILI9341_SetRotation>
}
 8000c84:	bf00      	nop
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200000b4 	.word	0x200000b4
 8000c90:	08004170 	.word	0x08004170
 8000c94:	40010c00 	.word	0x40010c00

08000c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c9e:	4b0c      	ldr	r3, [pc, #48]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a0b      	ldr	r2, [pc, #44]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <MX_DMA_Init+0x38>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2100      	movs	r1, #0
 8000cba:	200d      	movs	r0, #13
 8000cbc:	f001 f8db 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000cc0:	200d      	movs	r0, #13
 8000cc2:	f001 f8f4 	bl	8001eae <HAL_NVIC_EnableIRQ>

}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 0308 	add.w	r3, r7, #8
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce8:	4b1e      	ldr	r3, [pc, #120]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	4a1d      	ldr	r2, [pc, #116]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cee:	f043 0304 	orr.w	r3, r3, #4
 8000cf2:	6193      	str	r3, [r2, #24]
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000cf6:	699b      	ldr	r3, [r3, #24]
 8000cf8:	f003 0304 	and.w	r3, r3, #4
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a17      	ldr	r2, [pc, #92]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d06:	f043 0308 	orr.w	r3, r3, #8
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_GPIO_Init+0x90>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0308 	and.w	r3, r3, #8
 8000d14:	603b      	str	r3, [r7, #0]
 8000d16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TFT_DC_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	f240 4102 	movw	r1, #1026	; 0x402
 8000d1e:	4812      	ldr	r0, [pc, #72]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d20:	f001 fc6a 	bl	80025f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_RST_Pin;
 8000d24:	f240 4302 	movw	r3, #1026	; 0x402
 8000d28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2302      	movs	r3, #2
 8000d34:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d36:	f107 0308 	add.w	r3, r7, #8
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	480a      	ldr	r0, [pc, #40]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d3e:	f001 fae1 	bl	8002304 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = BUTTON_LEFT_Pin|BUTTON_RIGHT_Pin|BUTTON_DOWN_Pin|BUTTON_UP_Pin
 8000d42:	23f8      	movs	r3, #248	; 0xf8
 8000d44:	60bb      	str	r3, [r7, #8]
                          |BUTTON_ENTER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <MX_GPIO_Init+0x98>)
 8000d48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	4619      	mov	r1, r3
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <MX_GPIO_Init+0x94>)
 8000d56:	f001 fad5 	bl	8002304 <HAL_GPIO_Init>

}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	40021000 	.word	0x40021000
 8000d68:	40010c00 	.word	0x40010c00
 8000d6c:	10210000 	.word	0x10210000

08000d70 <hmi_main>:
static uint32_t em_get_switch_cursor(hmi_edit_cursors_t *p_cursors);

/*** FUNCTIONS USED OUT OF THIS FILE **/

void hmi_main(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  state = READ_EEPROM;
 8000d74:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <hmi_main+0x38>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	701a      	strb	r2, [r3, #0]
  while (1)
    {
      switch (state)
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <hmi_main+0x38>)
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d00c      	beq.n	8000d9e <hmi_main+0x2e>
 8000d84:	2b02      	cmp	r3, #2
 8000d86:	dcf8      	bgt.n	8000d7a <hmi_main+0xa>
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d002      	beq.n	8000d92 <hmi_main+0x22>
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d003      	beq.n	8000d98 <hmi_main+0x28>
 8000d90:	e7f3      	b.n	8000d7a <hmi_main+0xa>
        {
        case (READ_EEPROM):
          {
            init_read_eeprom();
 8000d92:	f000 fa73 	bl	800127c <init_read_eeprom>
            break;
 8000d96:	e005      	b.n	8000da4 <hmi_main+0x34>
          }

        case (INIT_TFT):
          {
            init_mm_tft();
 8000d98:	f000 fa7c 	bl	8001294 <init_mm_tft>
            break;
 8000d9c:	e002      	b.n	8000da4 <hmi_main+0x34>
          }

        case (ACTIVE_SCREEN):
          {
            mm_active_screen();
 8000d9e:	f000 f8c9 	bl	8000f34 <mm_active_screen>
            break;
 8000da2:	bf00      	nop
      switch (state)
 8000da4:	e7e9      	b.n	8000d7a <hmi_main+0xa>
 8000da6:	bf00      	nop
 8000da8:	20000284 	.word	0x20000284

08000dac <HAL_UARTEx_RxEventCallback>:
        }
    }
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	460b      	mov	r3, r1
 8000db6:	807b      	strh	r3, [r7, #2]
  frame_returned = true;
 8000db8:	4b03      	ldr	r3, [pc, #12]	; (8000dc8 <HAL_UARTEx_RxEventCallback+0x1c>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	701a      	strb	r2, [r3, #0]
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	20000285 	.word	0x20000285

08000dcc <mm_update_tile_cursor_pos>:

/*** MAIN MENU FUNCTIONS **/

// update the cursor pos number in structure
static void mm_update_tile_cursor_pos(buttons_state_t pending_flag)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
  if (pending_flag == LEFT_FLAG)
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d111      	bne.n	8000e00 <mm_update_tile_cursor_pos+0x34>
    {
      screen.active_button = (screen.active_button + 5) % 10;
 8000ddc:	4b36      	ldr	r3, [pc, #216]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	1d5a      	adds	r2, r3, #5
 8000de2:	4b36      	ldr	r3, [pc, #216]	; (8000ebc <mm_update_tile_cursor_pos+0xf0>)
 8000de4:	fb83 1302 	smull	r1, r3, r3, r2
 8000de8:	1099      	asrs	r1, r3, #2
 8000dea:	17d3      	asrs	r3, r2, #31
 8000dec:	1ac9      	subs	r1, r1, r3
 8000dee:	460b      	mov	r3, r1
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	440b      	add	r3, r1
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	1ad1      	subs	r1, r2, r3
 8000df8:	b2ca      	uxtb	r2, r1
 8000dfa:	4b2f      	ldr	r3, [pc, #188]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000dfc:	701a      	strb	r2, [r3, #0]
    {
      screen.active_button =
          (screen.active_button + 1) % 5 + (5 * (screen.active_button / 5));
    }

  return;
 8000dfe:	e056      	b.n	8000eae <mm_update_tile_cursor_pos+0xe2>
  else if (pending_flag == RIGHT_FLAG)
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d111      	bne.n	8000e2a <mm_update_tile_cursor_pos+0x5e>
      screen.active_button = (screen.active_button + 5) % 10;
 8000e06:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	1d5a      	adds	r2, r3, #5
 8000e0c:	4b2b      	ldr	r3, [pc, #172]	; (8000ebc <mm_update_tile_cursor_pos+0xf0>)
 8000e0e:	fb83 1302 	smull	r1, r3, r3, r2
 8000e12:	1099      	asrs	r1, r3, #2
 8000e14:	17d3      	asrs	r3, r2, #31
 8000e16:	1ac9      	subs	r1, r1, r3
 8000e18:	460b      	mov	r3, r1
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	440b      	add	r3, r1
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	1ad1      	subs	r1, r2, r3
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	4b24      	ldr	r3, [pc, #144]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e26:	701a      	strb	r2, [r3, #0]
  return;
 8000e28:	e041      	b.n	8000eae <mm_update_tile_cursor_pos+0xe2>
  else if (pending_flag == UP_FLAG)
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	2b04      	cmp	r3, #4
 8000e2e:	d11d      	bne.n	8000e6c <mm_update_tile_cursor_pos+0xa0>
          (screen.active_button + 4) % 5 + (5 * (screen.active_button / 5));
 8000e30:	4b21      	ldr	r3, [pc, #132]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	1d1a      	adds	r2, r3, #4
 8000e36:	4b21      	ldr	r3, [pc, #132]	; (8000ebc <mm_update_tile_cursor_pos+0xf0>)
 8000e38:	fb83 1302 	smull	r1, r3, r3, r2
 8000e3c:	1059      	asrs	r1, r3, #1
 8000e3e:	17d3      	asrs	r3, r2, #31
 8000e40:	1ac9      	subs	r1, r1, r3
 8000e42:	460b      	mov	r3, r1
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	440b      	add	r3, r1
 8000e48:	1ad1      	subs	r1, r2, r3
 8000e4a:	b2ca      	uxtb	r2, r1
 8000e4c:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	491b      	ldr	r1, [pc, #108]	; (8000ec0 <mm_update_tile_cursor_pos+0xf4>)
 8000e52:	fba1 1303 	umull	r1, r3, r1, r3
 8000e56:	089b      	lsrs	r3, r3, #2
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	0089      	lsls	r1, r1, #2
 8000e5e:	440b      	add	r3, r1
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	4413      	add	r3, r2
 8000e64:	b2da      	uxtb	r2, r3
      screen.active_button =
 8000e66:	4b14      	ldr	r3, [pc, #80]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e68:	701a      	strb	r2, [r3, #0]
  return;
 8000e6a:	e020      	b.n	8000eae <mm_update_tile_cursor_pos+0xe2>
  else if (pending_flag == DOWN_FLAG)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b03      	cmp	r3, #3
 8000e70:	d11d      	bne.n	8000eae <mm_update_tile_cursor_pos+0xe2>
          (screen.active_button + 1) % 5 + (5 * (screen.active_button / 5));
 8000e72:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <mm_update_tile_cursor_pos+0xf0>)
 8000e7a:	fb83 1302 	smull	r1, r3, r3, r2
 8000e7e:	1059      	asrs	r1, r3, #1
 8000e80:	17d3      	asrs	r3, r2, #31
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	460b      	mov	r3, r1
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	440b      	add	r3, r1
 8000e8a:	1ad1      	subs	r1, r2, r3
 8000e8c:	b2ca      	uxtb	r2, r1
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	490b      	ldr	r1, [pc, #44]	; (8000ec0 <mm_update_tile_cursor_pos+0xf4>)
 8000e94:	fba1 1303 	umull	r1, r3, r1, r3
 8000e98:	089b      	lsrs	r3, r3, #2
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	0089      	lsls	r1, r1, #2
 8000ea0:	440b      	add	r3, r1
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	4413      	add	r3, r2
 8000ea6:	b2da      	uxtb	r2, r3
      screen.active_button =
 8000ea8:	4b03      	ldr	r3, [pc, #12]	; (8000eb8 <mm_update_tile_cursor_pos+0xec>)
 8000eaa:	701a      	strb	r2, [r3, #0]
  return;
 8000eac:	bf00      	nop
 8000eae:	bf00      	nop
}
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	200001b8 	.word	0x200001b8
 8000ebc:	66666667 	.word	0x66666667
 8000ec0:	cccccccd 	.word	0xcccccccd

08000ec4 <mm_change_tile_cursor_pos>:

// change cursor position on screen
static void mm_change_tile_cursor_pos(buttons_state_t pending_flag)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
  // erase active tile
  draw_cursor(HMI_BACKGROUND_COLOR);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f000 fa2e 	bl	8001330 <draw_cursor>
  mm_update_tile_cursor_pos(pending_flag);
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff78 	bl	8000dcc <mm_update_tile_cursor_pos>
  // draw new active tile
  draw_cursor(HMI_CURSOR_COLOR);
 8000edc:	f240 30ef 	movw	r0, #1007	; 0x3ef
 8000ee0:	f000 fa26 	bl	8001330 <draw_cursor>
  buttons_reset_flag(pending_flag);
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff f9a0 	bl	800022c <buttons_reset_flag>

  return;
 8000eec:	bf00      	nop
}
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <mm_check_pending_flags>:

static void mm_check_pending_flags(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
  buttons_state_t pending_flag = buttons_check_flag();
 8000efa:	f7ff f963 	bl	80001c4 <buttons_check_flag>
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]

  if (IDLE != pending_flag)
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d010      	beq.n	8000f2a <mm_check_pending_flags+0x36>
    {
      switch (pending_flag)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	2b04      	cmp	r3, #4
 8000f0c:	dc02      	bgt.n	8000f14 <mm_check_pending_flags+0x20>
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	dc03      	bgt.n	8000f1a <mm_check_pending_flags+0x26>
        case (ENTER_FLAG):
          mm_open_edit_menu();
          break;
        case (IDLE):
        default:
          break;
 8000f12:	e00b      	b.n	8000f2c <mm_check_pending_flags+0x38>
      switch (pending_flag)
 8000f14:	2b05      	cmp	r3, #5
 8000f16:	d005      	beq.n	8000f24 <mm_check_pending_flags+0x30>
          break;
 8000f18:	e008      	b.n	8000f2c <mm_check_pending_flags+0x38>
          mm_change_tile_cursor_pos(pending_flag);
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff ffd1 	bl	8000ec4 <mm_change_tile_cursor_pos>
          break;
 8000f22:	e003      	b.n	8000f2c <mm_check_pending_flags+0x38>
          mm_open_edit_menu();
 8000f24:	f000 f836 	bl	8000f94 <mm_open_edit_menu>
          break;
 8000f28:	e000      	b.n	8000f2c <mm_check_pending_flags+0x38>
        }
    }
 8000f2a:	bf00      	nop

  return;
 8000f2c:	bf00      	nop
}
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <mm_active_screen>:

static void mm_active_screen(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  while (1)
    {
      // do every tile callback
      for (uint8_t i = 0; i < 10; i++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	71fb      	strb	r3, [r7, #7]
 8000f3e:	e023      	b.n	8000f88 <mm_active_screen+0x54>
        {
          if (NULL != screen.buttons[i].callback)
 8000f40:	79fa      	ldrb	r2, [r7, #7]
 8000f42:	4913      	ldr	r1, [pc, #76]	; (8000f90 <mm_active_screen+0x5c>)
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	440b      	add	r3, r1
 8000f4e:	3314      	adds	r3, #20
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d013      	beq.n	8000f7e <mm_active_screen+0x4a>
            {
              screen.buttons[i].callback(&screen.buttons[i].data);
 8000f56:	79fa      	ldrb	r2, [r7, #7]
 8000f58:	490d      	ldr	r1, [pc, #52]	; (8000f90 <mm_active_screen+0x5c>)
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	440b      	add	r3, r1
 8000f64:	3314      	adds	r3, #20
 8000f66:	6819      	ldr	r1, [r3, #0]
 8000f68:	79fa      	ldrb	r2, [r7, #7]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	4413      	add	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	3308      	adds	r3, #8
 8000f74:	4a06      	ldr	r2, [pc, #24]	; (8000f90 <mm_active_screen+0x5c>)
 8000f76:	4413      	add	r3, r2
 8000f78:	3304      	adds	r3, #4
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	4788      	blx	r1
            }

          // check if button was pressed
          mm_check_pending_flags();
 8000f7e:	f7ff ffb9 	bl	8000ef4 <mm_check_pending_flags>
      for (uint8_t i = 0; i < 10; i++)
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	3301      	adds	r3, #1
 8000f86:	71fb      	strb	r3, [r7, #7]
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	2b09      	cmp	r3, #9
 8000f8c:	d9d8      	bls.n	8000f40 <mm_active_screen+0xc>
 8000f8e:	e7d4      	b.n	8000f3a <mm_active_screen+0x6>
 8000f90:	200001b8 	.word	0x200001b8

08000f94 <mm_open_edit_menu>:
    }
}

// open edit menu to save read/write function to tile
static void mm_open_edit_menu(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0

  draw_edit_menu();
 8000f9a:	f000 fa53 	bl	8001444 <draw_edit_menu>

  // set cursors
  hmi_edit_cursors_t edit_cursors = {.pos_tile = 1};
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	809a      	strh	r2, [r3, #4]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	703b      	strb	r3, [r7, #0]
  draw_wide_tile(NULL, edit_cursors.pos_tile, false, HMI_HIGHLIGHT_TILE_COLOR);
 8000faa:	7839      	ldrb	r1, [r7, #0]
 8000fac:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 fa9e 	bl	80014f4 <draw_wide_tile>
  em_active_screen(&edit_cursors);
 8000fb8:	463b      	mov	r3, r7
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 f955 	bl	800126a <em_active_screen>
  return;
 8000fc0:	bf00      	nop
}
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <em_get_switch_cursor>:

/*** EDIT MENU FUNCTIONS **/

// this function return value of the cursor of current tile
static uint32_t em_get_switch_cursor(hmi_edit_cursors_t *p_cursors)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t position = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
  switch (p_cursors->pos_tile)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b03      	cmp	r3, #3
 8000fda:	d00e      	beq.n	8000ffa <em_get_switch_cursor+0x32>
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	dc10      	bgt.n	8001002 <em_get_switch_cursor+0x3a>
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d002      	beq.n	8000fea <em_get_switch_cursor+0x22>
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d004      	beq.n	8000ff2 <em_get_switch_cursor+0x2a>
 8000fe8:	e00b      	b.n	8001002 <em_get_switch_cursor+0x3a>
    {
    case (1):
      position = p_cursors->pos_fun;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	785b      	ldrb	r3, [r3, #1]
 8000fee:	60fb      	str	r3, [r7, #12]
      break;
 8000ff0:	e007      	b.n	8001002 <em_get_switch_cursor+0x3a>
    case (2):
      position = p_cursors->pos_dev;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	789b      	ldrb	r3, [r3, #2]
 8000ff6:	60fb      	str	r3, [r7, #12]
      break;
 8000ff8:	e003      	b.n	8001002 <em_get_switch_cursor+0x3a>
    case (3):
      position = p_cursors->pos_size;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	78db      	ldrb	r3, [r3, #3]
 8000ffe:	60fb      	str	r3, [r7, #12]
      break;
 8001000:	bf00      	nop
    }

  return position;
 8001002:	68fb      	ldr	r3, [r7, #12]
}
 8001004:	4618      	mov	r0, r3
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	bc80      	pop	{r7}
 800100c:	4770      	bx	lr
	...

08001010 <em_update_tile_cursor_pos>:

// update tile cursor value in structure
static void em_update_tile_cursor_pos(buttons_state_t pending_flag,
                                      hmi_edit_cursors_t *p_cursors)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	6039      	str	r1, [r7, #0]
 800101a:	71fb      	strb	r3, [r7, #7]

  if (pending_flag == UP_FLAG)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	2b04      	cmp	r3, #4
 8001020:	d110      	bne.n	8001044 <em_update_tile_cursor_pos+0x34>
    {
      p_cursors->pos_tile = (p_cursors->pos_tile + 5) % 6;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	1d5a      	adds	r2, r3, #5
 8001028:	4b13      	ldr	r3, [pc, #76]	; (8001078 <em_update_tile_cursor_pos+0x68>)
 800102a:	fb83 3102 	smull	r3, r1, r3, r2
 800102e:	17d3      	asrs	r3, r2, #31
 8001030:	1ac9      	subs	r1, r1, r3
 8001032:	460b      	mov	r3, r1
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	440b      	add	r3, r1
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	1ad1      	subs	r1, r2, r3
 800103c:	b2ca      	uxtb	r2, r1
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	701a      	strb	r2, [r3, #0]
  else if (pending_flag == DOWN_FLAG)
    {
      p_cursors->pos_tile = (p_cursors->pos_tile + 1) % 6;
    }

  return;
 8001042:	e013      	b.n	800106c <em_update_tile_cursor_pos+0x5c>
  else if (pending_flag == DOWN_FLAG)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b03      	cmp	r3, #3
 8001048:	d110      	bne.n	800106c <em_update_tile_cursor_pos+0x5c>
      p_cursors->pos_tile = (p_cursors->pos_tile + 1) % 6;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	1c5a      	adds	r2, r3, #1
 8001050:	4b09      	ldr	r3, [pc, #36]	; (8001078 <em_update_tile_cursor_pos+0x68>)
 8001052:	fb83 3102 	smull	r3, r1, r3, r2
 8001056:	17d3      	asrs	r3, r2, #31
 8001058:	1ac9      	subs	r1, r1, r3
 800105a:	460b      	mov	r3, r1
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	440b      	add	r3, r1
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	1ad1      	subs	r1, r2, r3
 8001064:	b2ca      	uxtb	r2, r1
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	701a      	strb	r2, [r3, #0]
  return;
 800106a:	bf00      	nop
 800106c:	bf00      	nop
}
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	2aaaaaab 	.word	0x2aaaaaab

0800107c <em_update_switch_cursor_pos>:

// update switch cursor value in structure (switch left/right)
static void em_update_switch_cursor_pos(buttons_state_t pending_flag,
                                        hmi_edit_cursors_t *p_cursors)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	6039      	str	r1, [r7, #0]
 8001086:	71fb      	strb	r3, [r7, #7]
  if (pending_flag == LEFT_FLAG)
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d13a      	bne.n	8001104 <em_update_switch_cursor_pos+0x88>
    {
      switch (p_cursors->pos_tile)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	2b03      	cmp	r3, #3
 8001094:	d025      	beq.n	80010e2 <em_update_switch_cursor_pos+0x66>
 8001096:	2b03      	cmp	r3, #3
 8001098:	dc73      	bgt.n	8001182 <em_update_switch_cursor_pos+0x106>
 800109a:	2b01      	cmp	r3, #1
 800109c:	d002      	beq.n	80010a4 <em_update_switch_cursor_pos+0x28>
 800109e:	2b02      	cmp	r3, #2
 80010a0:	d00c      	beq.n	80010bc <em_update_switch_cursor_pos+0x40>
          p_cursors->pos_size = (p_cursors->pos_size + 1) % 5;
          break;
        }
    }

  return;
 80010a2:	e06e      	b.n	8001182 <em_update_switch_cursor_pos+0x106>
          p_cursors->pos_fun = (p_cursors->pos_fun + 1) % 2;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	785b      	ldrb	r3, [r3, #1]
 80010a8:	3301      	adds	r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	bfb8      	it	lt
 80010b2:	425b      	neglt	r3, r3
 80010b4:	b2da      	uxtb	r2, r3
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	705a      	strb	r2, [r3, #1]
          break;
 80010ba:	e061      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
          p_cursors->pos_dev = (p_cursors->pos_dev + 11) % 12;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	789b      	ldrb	r3, [r3, #2]
 80010c0:	f103 020b 	add.w	r2, r3, #11
 80010c4:	4b31      	ldr	r3, [pc, #196]	; (800118c <em_update_switch_cursor_pos+0x110>)
 80010c6:	fb83 1302 	smull	r1, r3, r3, r2
 80010ca:	1059      	asrs	r1, r3, #1
 80010cc:	17d3      	asrs	r3, r2, #31
 80010ce:	1ac9      	subs	r1, r1, r3
 80010d0:	460b      	mov	r3, r1
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	440b      	add	r3, r1
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	1ad1      	subs	r1, r2, r3
 80010da:	b2ca      	uxtb	r2, r1
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	709a      	strb	r2, [r3, #2]
          break;
 80010e0:	e04e      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
          p_cursors->pos_size = (p_cursors->pos_size + 4) % 5;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	78db      	ldrb	r3, [r3, #3]
 80010e6:	1d1a      	adds	r2, r3, #4
 80010e8:	4b29      	ldr	r3, [pc, #164]	; (8001190 <em_update_switch_cursor_pos+0x114>)
 80010ea:	fb83 1302 	smull	r1, r3, r3, r2
 80010ee:	1059      	asrs	r1, r3, #1
 80010f0:	17d3      	asrs	r3, r2, #31
 80010f2:	1ac9      	subs	r1, r1, r3
 80010f4:	460b      	mov	r3, r1
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	440b      	add	r3, r1
 80010fa:	1ad1      	subs	r1, r2, r3
 80010fc:	b2ca      	uxtb	r2, r1
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	70da      	strb	r2, [r3, #3]
          break;
 8001102:	e03d      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
  else if (pending_flag == RIGHT_FLAG)
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	2b02      	cmp	r3, #2
 8001108:	d139      	bne.n	800117e <em_update_switch_cursor_pos+0x102>
      switch (p_cursors->pos_tile)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b03      	cmp	r3, #3
 8001110:	d024      	beq.n	800115c <em_update_switch_cursor_pos+0xe0>
 8001112:	2b03      	cmp	r3, #3
 8001114:	dc35      	bgt.n	8001182 <em_update_switch_cursor_pos+0x106>
 8001116:	2b01      	cmp	r3, #1
 8001118:	d002      	beq.n	8001120 <em_update_switch_cursor_pos+0xa4>
 800111a:	2b02      	cmp	r3, #2
 800111c:	d00c      	beq.n	8001138 <em_update_switch_cursor_pos+0xbc>
  return;
 800111e:	e030      	b.n	8001182 <em_update_switch_cursor_pos+0x106>
          p_cursors->pos_fun = (p_cursors->pos_fun + 1) % 2;
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	785b      	ldrb	r3, [r3, #1]
 8001124:	3301      	adds	r3, #1
 8001126:	2b00      	cmp	r3, #0
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	bfb8      	it	lt
 800112e:	425b      	neglt	r3, r3
 8001130:	b2da      	uxtb	r2, r3
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	705a      	strb	r2, [r3, #1]
          break;
 8001136:	e023      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
          p_cursors->pos_dev = (p_cursors->pos_dev + 1) % 12;
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	789b      	ldrb	r3, [r3, #2]
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	4b13      	ldr	r3, [pc, #76]	; (800118c <em_update_switch_cursor_pos+0x110>)
 8001140:	fb83 1302 	smull	r1, r3, r3, r2
 8001144:	1059      	asrs	r1, r3, #1
 8001146:	17d3      	asrs	r3, r2, #31
 8001148:	1ac9      	subs	r1, r1, r3
 800114a:	460b      	mov	r3, r1
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	440b      	add	r3, r1
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	1ad1      	subs	r1, r2, r3
 8001154:	b2ca      	uxtb	r2, r1
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	709a      	strb	r2, [r3, #2]
          break;
 800115a:	e011      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
          p_cursors->pos_size = (p_cursors->pos_size + 1) % 5;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	78db      	ldrb	r3, [r3, #3]
 8001160:	1c5a      	adds	r2, r3, #1
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <em_update_switch_cursor_pos+0x114>)
 8001164:	fb83 1302 	smull	r1, r3, r3, r2
 8001168:	1059      	asrs	r1, r3, #1
 800116a:	17d3      	asrs	r3, r2, #31
 800116c:	1ac9      	subs	r1, r1, r3
 800116e:	460b      	mov	r3, r1
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	440b      	add	r3, r1
 8001174:	1ad1      	subs	r1, r2, r3
 8001176:	b2ca      	uxtb	r2, r1
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	70da      	strb	r2, [r3, #3]
          break;
 800117c:	e000      	b.n	8001180 <em_update_switch_cursor_pos+0x104>
    }
 800117e:	bf00      	nop
  return;
 8001180:	bf00      	nop
 8001182:	bf00      	nop
}
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	2aaaaaab 	.word	0x2aaaaaab
 8001190:	66666667 	.word	0x66666667

08001194 <em_change_tile_cursor>:

// change tile cursor position on screen
static void em_change_tile_cursor(buttons_state_t pending_flag,
                                  hmi_edit_cursors_t *p_cursors)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
  draw_wide_tile(NULL, p_cursors->pos_tile, false, HMI_TILE_COLOR);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	7819      	ldrb	r1, [r3, #0]
 80011a4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80011a8:	2200      	movs	r2, #0
 80011aa:	2000      	movs	r0, #0
 80011ac:	f000 f9a2 	bl	80014f4 <draw_wide_tile>
  em_update_tile_cursor_pos(pending_flag, p_cursors);
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	6839      	ldr	r1, [r7, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff2b 	bl	8001010 <em_update_tile_cursor_pos>
  draw_wide_tile(NULL, p_cursors->pos_tile, false, HMI_HIGHLIGHT_TILE_COLOR);
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	7819      	ldrb	r1, [r3, #0]
 80011be:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80011c2:	2200      	movs	r2, #0
 80011c4:	2000      	movs	r0, #0
 80011c6:	f000 f995 	bl	80014f4 <draw_wide_tile>
  buttons_reset_flag(pending_flag);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f82d 	bl	800022c <buttons_reset_flag>

  return;
 80011d2:	bf00      	nop
}
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <em_change_switch_cursor>:

// change switch cursor position on screen (switch left/right)
static void em_change_switch_cursor(buttons_state_t pending_flag,
                                    hmi_edit_cursors_t *p_cursors)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b082      	sub	sp, #8
 80011de:	af00      	add	r7, sp, #0
 80011e0:	4603      	mov	r3, r0
 80011e2:	6039      	str	r1, [r7, #0]
 80011e4:	71fb      	strb	r3, [r7, #7]
  em_update_switch_cursor_pos(pending_flag, p_cursors);
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	6839      	ldr	r1, [r7, #0]
 80011ea:	4618      	mov	r0, r3
 80011ec:	f7ff ff46 	bl	800107c <em_update_switch_cursor_pos>

  if (p_cursors->pos_tile < 4)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b03      	cmp	r3, #3
 80011f6:	d802      	bhi.n	80011fe <em_change_switch_cursor+0x24>
    {
      draw_std_switch_txt(p_cursors);
 80011f8:	6838      	ldr	r0, [r7, #0]
 80011fa:	f000 f9b9 	bl	8001570 <draw_std_switch_txt>
    }

  buttons_reset_flag(pending_flag);
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f813 	bl	800022c <buttons_reset_flag>

  return;
 8001206:	bf00      	nop
}
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <em_check_pending_flags>:

static void em_check_pending_flags(hmi_edit_cursors_t *p_cursors)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  buttons_state_t pending_flag = buttons_check_flag();
 8001216:	f7fe ffd5 	bl	80001c4 <buttons_check_flag>
 800121a:	4603      	mov	r3, r0
 800121c:	73fb      	strb	r3, [r7, #15]

  if (IDLE != pending_flag)
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d019      	beq.n	8001258 <em_check_pending_flags+0x4a>
    {
      switch (pending_flag)
 8001224:	7bfb      	ldrb	r3, [r7, #15]
 8001226:	2b05      	cmp	r3, #5
 8001228:	d018      	beq.n	800125c <em_check_pending_flags+0x4e>
 800122a:	2b05      	cmp	r3, #5
 800122c:	dc18      	bgt.n	8001260 <em_check_pending_flags+0x52>
 800122e:	2b02      	cmp	r3, #2
 8001230:	dc02      	bgt.n	8001238 <em_check_pending_flags+0x2a>
 8001232:	2b00      	cmp	r3, #0
 8001234:	dc04      	bgt.n	8001240 <em_check_pending_flags+0x32>

        case (ENTER_FLAG):
          break;
        case (IDLE):
        default:
          break;
 8001236:	e013      	b.n	8001260 <em_check_pending_flags+0x52>
 8001238:	3b03      	subs	r3, #3
      switch (pending_flag)
 800123a:	2b01      	cmp	r3, #1
 800123c:	d810      	bhi.n	8001260 <em_check_pending_flags+0x52>
 800123e:	e005      	b.n	800124c <em_check_pending_flags+0x3e>
          em_change_switch_cursor(pending_flag, p_cursors);
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff ffc8 	bl	80011da <em_change_switch_cursor>
          break;
 800124a:	e00a      	b.n	8001262 <em_check_pending_flags+0x54>
          em_change_tile_cursor(pending_flag, p_cursors);
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff9f 	bl	8001194 <em_change_tile_cursor>
          break;
 8001256:	e004      	b.n	8001262 <em_check_pending_flags+0x54>
        }
    }
 8001258:	bf00      	nop
 800125a:	e002      	b.n	8001262 <em_check_pending_flags+0x54>
          break;
 800125c:	bf00      	nop
 800125e:	e000      	b.n	8001262 <em_check_pending_flags+0x54>
          break;
 8001260:	bf00      	nop

  return;
 8001262:	bf00      	nop
}
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <em_active_screen>:

static void em_active_screen(hmi_edit_cursors_t *p_cursors)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b082      	sub	sp, #8
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
  // do not need second struct part, but to keep switch options all the same
  // i use this struct

  while (1)
    {
      em_check_pending_flags(p_cursors);
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ffcb 	bl	800120e <em_check_pending_flags>
 8001278:	e7fb      	b.n	8001272 <em_active_screen+0x8>
	...

0800127c <init_read_eeprom>:
    }
}

/*** INIT FUNCTIONS **/

static void init_read_eeprom(void) { state = INIT_TFT; }
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
 8001280:	4b03      	ldr	r3, [pc, #12]	; (8001290 <init_read_eeprom+0x14>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	bc80      	pop	{r7}
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	20000284 	.word	0x20000284

08001294 <init_mm_tft>:

// init tft and draw main screen
static void init_mm_tft(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  ILI9341_Init(&hspi1);
 8001298:	4807      	ldr	r0, [pc, #28]	; (80012b8 <init_mm_tft+0x24>)
 800129a:	f7ff fca9 	bl	8000bf0 <ILI9341_Init>
  GFX_SetFont(font_8x5);
 800129e:	4807      	ldr	r0, [pc, #28]	; (80012bc <init_mm_tft+0x28>)
 80012a0:	f7ff f804 	bl	80002ac <GFX_SetFont>
  screen.active_button = 0;
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <init_mm_tft+0x2c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	701a      	strb	r2, [r3, #0]
  draw_main_screen();
 80012aa:	f000 f8a7 	bl	80013fc <draw_main_screen>
  state = ACTIVE_SCREEN;
 80012ae:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <init_mm_tft+0x30>)
 80012b0:	2202      	movs	r2, #2
 80012b2:	701a      	strb	r2, [r3, #0]
  return;
 80012b4:	bf00      	nop
}
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000288 	.word	0x20000288
 80012bc:	080041e0 	.word	0x080041e0
 80012c0:	200001b8 	.word	0x200001b8
 80012c4:	20000284 	.word	0x20000284

080012c8 <draw_tile>:

/*** DRAW FUNCTIONS **/

// draw new tile with string value
static void draw_tile(const uint8_t tile_number)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af02      	add	r7, sp, #8
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
  uint8_t column = tile_number / 5;
 80012d2:	79fb      	ldrb	r3, [r7, #7]
 80012d4:	4a15      	ldr	r2, [pc, #84]	; (800132c <draw_tile+0x64>)
 80012d6:	fba2 2303 	umull	r2, r3, r2, r3
 80012da:	089b      	lsrs	r3, r3, #2
 80012dc:	75fb      	strb	r3, [r7, #23]
  uint8_t row = tile_number % 5;
 80012de:	79fa      	ldrb	r2, [r7, #7]
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <draw_tile+0x64>)
 80012e2:	fba3 1302 	umull	r1, r3, r3, r2
 80012e6:	0899      	lsrs	r1, r3, #2
 80012e8:	460b      	mov	r3, r1
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	440b      	add	r3, r1
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	75bb      	strb	r3, [r7, #22]

  uint32_t x_pos = (column * OFFSET_X_SECOND_COLUMN) + OFFSET_X_LEFT_BORDER;
 80012f2:	7dfa      	ldrb	r2, [r7, #23]
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	015b      	lsls	r3, r3, #5
 80012fc:	1a9b      	subs	r3, r3, r2
 80012fe:	3303      	adds	r3, #3
 8001300:	613b      	str	r3, [r7, #16]
  uint32_t y_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE;
 8001302:	7dba      	ldrb	r2, [r7, #22]
 8001304:	4613      	mov	r3, r2
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	00db      	lsls	r3, r3, #3
 800130c:	4413      	add	r3, r2
 800130e:	331d      	adds	r3, #29
 8001310:	60fb      	str	r3, [r7, #12]

  GFX_DrawRectangle(x_pos, y_pos, TILE_WIDTH, TILE_HEIGHT, HMI_TILE_COLOR);
 8001312:	6938      	ldr	r0, [r7, #16]
 8001314:	68f9      	ldr	r1, [r7, #12]
 8001316:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2328      	movs	r3, #40	; 0x28
 800131e:	229b      	movs	r2, #155	; 0x9b
 8001320:	f7ff f93c 	bl	800059c <GFX_DrawRectangle>
  return;
 8001324:	bf00      	nop
}
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	cccccccd 	.word	0xcccccccd

08001330 <draw_cursor>:

// draw active tile where the cursor is
static void draw_cursor(ColorType color)
{
 8001330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001332:	b08f      	sub	sp, #60	; 0x3c
 8001334:	af04      	add	r7, sp, #16
 8001336:	4603      	mov	r3, r0
 8001338:	80fb      	strh	r3, [r7, #6]
  uint8_t column = screen.active_button / 5;
 800133a:	4b2e      	ldr	r3, [pc, #184]	; (80013f4 <draw_cursor+0xc4>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	4a2e      	ldr	r2, [pc, #184]	; (80013f8 <draw_cursor+0xc8>)
 8001340:	fba2 2303 	umull	r2, r3, r2, r3
 8001344:	089b      	lsrs	r3, r3, #2
 8001346:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t row = screen.active_button % 5;
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <draw_cursor+0xc4>)
 800134c:	781a      	ldrb	r2, [r3, #0]
 800134e:	4b2a      	ldr	r3, [pc, #168]	; (80013f8 <draw_cursor+0xc8>)
 8001350:	fba3 1302 	umull	r1, r3, r3, r2
 8001354:	0899      	lsrs	r1, r3, #2
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  // to draw cursor not on the tile but in the tile i add LINE_SIZE to the
  // offset
  uint32_t x0_pos =
      (column * OFFSET_X_SECOND_COLUMN) + LINE_SIZE + OFFSET_X_LEFT_BORDER;
 8001362:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	015b      	lsls	r3, r3, #5
 800136e:	1a9b      	subs	r3, r3, r2
  uint32_t x0_pos =
 8001370:	3304      	adds	r3, #4
 8001372:	623b      	str	r3, [r7, #32]

  uint32_t y0_pos =
      (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE + LINE_SIZE;
 8001374:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001378:	4613      	mov	r3, r2
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	4413      	add	r3, r2
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4413      	add	r3, r2
  uint32_t y0_pos =
 8001382:	331e      	adds	r3, #30
 8001384:	61fb      	str	r3, [r7, #28]

  uint32_t x1_pos =
      (column * OFFSET_X_SECOND_COLUMN) + LINE_SIZE + OFFSET_X_LEFT_BORDER;
 8001386:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	015b      	lsls	r3, r3, #5
 8001392:	1a9b      	subs	r3, r3, r2
  uint32_t x1_pos =
 8001394:	3304      	adds	r3, #4
 8001396:	61bb      	str	r3, [r7, #24]
  uint32_t y1_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE +
 8001398:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800139c:	4613      	mov	r3, r2
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	4413      	add	r3, r2
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4413      	add	r3, r2
 80013a6:	3344      	adds	r3, #68	; 0x44
 80013a8:	617b      	str	r3, [r7, #20]
                    TILE_HEIGHT - LINE_SIZE;

  uint32_t x2_pos = (column * OFFSET_X_SECOND_COLUMN) + OFFSET_X_LEFT_BORDER +
 80013aa:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	015b      	lsls	r3, r3, #5
 80013b6:	1a9b      	subs	r3, r3, r2
 80013b8:	3317      	adds	r3, #23
 80013ba:	613b      	str	r3, [r7, #16]
                    OFFSET_X_CURSOR_POINTER;

  uint32_t y2_pos = (row * DISTANCE_Y_BETWEEN_TILES) + OFFSET_Y_FIRST_TILE +
 80013bc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80013c0:	4613      	mov	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4413      	add	r3, r2
 80013c6:	00db      	lsls	r3, r3, #3
 80013c8:	4413      	add	r3, r2
 80013ca:	3331      	adds	r3, #49	; 0x31
 80013cc:	60fb      	str	r3, [r7, #12]
                    (TILE_HEIGHT / 2);

  GFX_DrawFillTriangle(x0_pos, y0_pos, x1_pos, y1_pos, x2_pos, y2_pos, color);
 80013ce:	6a38      	ldr	r0, [r7, #32]
 80013d0:	69fc      	ldr	r4, [r7, #28]
 80013d2:	69bd      	ldr	r5, [r7, #24]
 80013d4:	697e      	ldr	r6, [r7, #20]
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	68fa      	ldr	r2, [r7, #12]
 80013da:	88f9      	ldrh	r1, [r7, #6]
 80013dc:	9102      	str	r1, [sp, #8]
 80013de:	9201      	str	r2, [sp, #4]
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	4633      	mov	r3, r6
 80013e4:	462a      	mov	r2, r5
 80013e6:	4621      	mov	r1, r4
 80013e8:	f7ff f927 	bl	800063a <GFX_DrawFillTriangle>

  return;
 80013ec:	bf00      	nop
}
 80013ee:	372c      	adds	r7, #44	; 0x2c
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f4:	200001b8 	.word	0x200001b8
 80013f8:	cccccccd 	.word	0xcccccccd

080013fc <draw_main_screen>:

static void draw_main_screen(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
  ILI9341_ClearDisplay(HMI_BACKGROUND_COLOR);
 8001402:	2000      	movs	r0, #0
 8001404:	f7ff fba2 	bl	8000b4c <ILI9341_ClearDisplay>
  draw_wide_tile("XGB PLC COMMUNICATION", 0, true, HMI_TILE_COLOR);
 8001408:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800140c:	2201      	movs	r2, #1
 800140e:	2100      	movs	r1, #0
 8001410:	480b      	ldr	r0, [pc, #44]	; (8001440 <draw_main_screen+0x44>)
 8001412:	f000 f86f 	bl	80014f4 <draw_wide_tile>
  for (uint8_t i = 0; i < 10; i++)
 8001416:	2300      	movs	r3, #0
 8001418:	71fb      	strb	r3, [r7, #7]
 800141a:	e006      	b.n	800142a <draw_main_screen+0x2e>
    {
      draw_tile(i);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff ff52 	bl	80012c8 <draw_tile>
  for (uint8_t i = 0; i < 10; i++)
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	3301      	adds	r3, #1
 8001428:	71fb      	strb	r3, [r7, #7]
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2b09      	cmp	r3, #9
 800142e:	d9f5      	bls.n	800141c <draw_main_screen+0x20>
    }

  draw_cursor(ILI9341_DARKCYAN);
 8001430:	f240 30ef 	movw	r0, #1007	; 0x3ef
 8001434:	f7ff ff7c 	bl	8001330 <draw_cursor>
  return;
 8001438:	bf00      	nop
}
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	08004124 	.word	0x08004124

08001444 <draw_edit_menu>:

// draw edit menu
static void draw_edit_menu(void)
{
 8001444:	b5b0      	push	{r4, r5, r7, lr}
 8001446:	b08e      	sub	sp, #56	; 0x38
 8001448:	af00      	add	r7, sp, #0
  const char *tile_text[] = {"Tile function:", "Device Type:", "Device Size:",
 800144a:	4b27      	ldr	r3, [pc, #156]	; (80014e8 <draw_edit_menu+0xa4>)
 800144c:	f107 0420 	add.w	r4, r7, #32
 8001450:	461d      	mov	r5, r3
 8001452:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001454:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001456:	682b      	ldr	r3, [r5, #0]
 8001458:	6023      	str	r3, [r4, #0]
                             "Device Address:", "Confirm - Discard"};

  ILI9341_ClearDisplay(HMI_EDIT_MENU_COLOR);
 800145a:	f240 30ef 	movw	r0, #1007	; 0x3ef
 800145e:	f7ff fb75 	bl	8000b4c <ILI9341_ClearDisplay>

  char message[32] = {0};
 8001462:	2300      	movs	r3, #0
 8001464:	603b      	str	r3, [r7, #0]
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
 8001474:	615a      	str	r2, [r3, #20]
 8001476:	619a      	str	r2, [r3, #24]
  sprintf(message, "TILE NUMBER %d", screen.active_button);
 8001478:	4b1c      	ldr	r3, [pc, #112]	; (80014ec <draw_edit_menu+0xa8>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	463b      	mov	r3, r7
 8001480:	491b      	ldr	r1, [pc, #108]	; (80014f0 <draw_edit_menu+0xac>)
 8001482:	4618      	mov	r0, r3
 8001484:	f002 f9b8 	bl	80037f8 <siprintf>
  draw_wide_tile(message, 0, true, HMI_TILE_COLOR);
 8001488:	4638      	mov	r0, r7
 800148a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800148e:	2201      	movs	r2, #1
 8001490:	2100      	movs	r1, #0
 8001492:	f000 f82f 	bl	80014f4 <draw_wide_tile>

  for (uint8_t i = 1; i < 5; i++)
 8001496:	2301      	movs	r3, #1
 8001498:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800149c:	e014      	b.n	80014c8 <draw_edit_menu+0x84>
    {
      draw_wide_tile(tile_text[i - 1], i, false, HMI_TILE_COLOR);
 800149e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014a2:	3b01      	subs	r3, #1
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014aa:	4413      	add	r3, r2
 80014ac:	f853 0c18 	ldr.w	r0, [r3, #-24]
 80014b0:	f897 1037 	ldrb.w	r1, [r7, #55]	; 0x37
 80014b4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014b8:	2200      	movs	r2, #0
 80014ba:	f000 f81b 	bl	80014f4 <draw_wide_tile>
  for (uint8_t i = 1; i < 5; i++)
 80014be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014c2:	3301      	adds	r3, #1
 80014c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80014c8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80014cc:	2b04      	cmp	r3, #4
 80014ce:	d9e6      	bls.n	800149e <draw_edit_menu+0x5a>
    }
  draw_wide_tile(tile_text[4], 5, true, HMI_TILE_COLOR);
 80014d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014d2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014d6:	2201      	movs	r2, #1
 80014d8:	2105      	movs	r1, #5
 80014da:	f000 f80b 	bl	80014f4 <draw_wide_tile>

  return;
 80014de:	bf00      	nop
}
 80014e0:	3738      	adds	r7, #56	; 0x38
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bdb0      	pop	{r4, r5, r7, pc}
 80014e6:	bf00      	nop
 80014e8:	0800414c 	.word	0x0800414c
 80014ec:	200001b8 	.word	0x200001b8
 80014f0:	0800413c 	.word	0x0800413c

080014f4 <draw_wide_tile>:

static void draw_wide_tile(const char *text, uint8_t tile_number,
                           bool center_text, ColorType color)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	4608      	mov	r0, r1
 80014fe:	4611      	mov	r1, r2
 8001500:	461a      	mov	r2, r3
 8001502:	4603      	mov	r3, r0
 8001504:	70fb      	strb	r3, [r7, #3]
 8001506:	460b      	mov	r3, r1
 8001508:	70bb      	strb	r3, [r7, #2]
 800150a:	4613      	mov	r3, r2
 800150c:	803b      	strh	r3, [r7, #0]
  GFX_DrawRectangle(OFFSET_X_LEFT_BORDER,
                    (GAP_Y_BETWEEN_TILES + TITLE_TILE_HEIGHT) * tile_number,
 800150e:	78fa      	ldrb	r2, [r7, #3]
 8001510:	4613      	mov	r3, r2
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	1a9b      	subs	r3, r3, r2
 8001516:	009b      	lsls	r3, r3, #2
  GFX_DrawRectangle(OFFSET_X_LEFT_BORDER,
 8001518:	4619      	mov	r1, r3
 800151a:	883b      	ldrh	r3, [r7, #0]
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	231b      	movs	r3, #27
 8001520:	f44f 729d 	mov.w	r2, #314	; 0x13a
 8001524:	2003      	movs	r0, #3
 8001526:	f7ff f839 	bl	800059c <GFX_DrawRectangle>
                    TITLE_TILE_WIDTH, TITLE_TILE_HEIGHT, color);

  uint32_t x_pos = TEXT_X_OFFSET;
 800152a:	230a      	movs	r3, #10
 800152c:	60fb      	str	r3, [r7, #12]
  uint32_t y_pos =
      ((GAP_Y_BETWEEN_TILES + TITLE_TILE_HEIGHT) * tile_number) + TEXT_Y_OFFSET;
 800152e:	78fa      	ldrb	r2, [r7, #3]
 8001530:	4613      	mov	r3, r2
 8001532:	00db      	lsls	r3, r3, #3
 8001534:	1a9b      	subs	r3, r3, r2
 8001536:	009b      	lsls	r3, r3, #2
  uint32_t y_pos =
 8001538:	330a      	adds	r3, #10
 800153a:	60bb      	str	r3, [r7, #8]

  if (center_text == true)
 800153c:	78bb      	ldrb	r3, [r7, #2]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d006      	beq.n	8001550 <draw_wide_tile+0x5c>
    {
      x_pos =
          ut_find_x_to_center_text(text, OFFSET_X_LEFT_BORDER,
 8001542:	f240 123d 	movw	r2, #317	; 0x13d
 8001546:	2103      	movs	r1, #3
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f853 	bl	80015f4 <ut_find_x_to_center_text>
 800154e:	60f8      	str	r0, [r7, #12]
                                   (ILI9341_TFTWIDTH - OFFSET_X_LEFT_BORDER));
    }

  if (NULL != text)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d007      	beq.n	8001566 <draw_wide_tile+0x72>
    {
      GFX_DrawString(x_pos, y_pos, text, HMI_TEXT_COLOR);
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	68b9      	ldr	r1, [r7, #8]
 800155a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	f7fe ff30 	bl	80003c4 <GFX_DrawString>
    }

  return;
 8001564:	bf00      	nop
 8001566:	bf00      	nop
}
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <draw_std_switch_txt>:

static void draw_std_switch_txt(hmi_edit_cursors_t *p_cursors)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b088      	sub	sp, #32
 8001574:	af02      	add	r7, sp, #8
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t x_pos = ut_find_x_to_center_text(
      std_switch[(p_cursors->pos_tile) - 1][p_cursors->pos_dev].display_text,
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	3b01      	subs	r3, #1
 800157e:	4a1c      	ldr	r2, [pc, #112]	; (80015f0 <draw_std_switch_txt+0x80>)
 8001580:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	789b      	ldrb	r3, [r3, #2]
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	4413      	add	r3, r2
 800158c:	681b      	ldr	r3, [r3, #0]
  uint32_t x_pos = ut_find_x_to_center_text(
 800158e:	f44f 729d 	mov.w	r2, #314	; 0x13a
 8001592:	2196      	movs	r1, #150	; 0x96
 8001594:	4618      	mov	r0, r3
 8001596:	f000 f82d 	bl	80015f4 <ut_find_x_to_center_text>
 800159a:	6178      	str	r0, [r7, #20]
      150, 314);
  ;
  uint32_t y_pos =
      ((GAP_Y_BETWEEN_TILES + TITLE_TILE_HEIGHT) * p_cursors->pos_tile) +
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4613      	mov	r3, r2
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	1a9b      	subs	r3, r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
  uint32_t y_pos =
 80015aa:	330a      	adds	r3, #10
 80015ac:	613b      	str	r3, [r7, #16]
      TEXT_Y_OFFSET;

  // select switch cursor depending on tile cursor
  uint32_t switch_cursor = em_get_switch_cursor(p_cursors);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fd0a 	bl	8000fc8 <em_get_switch_cursor>
 80015b4:	60f8      	str	r0, [r7, #12]
  // clear text
  GFX_DrawFillRectangle(x_pos, y_pos, 100, 8, HMI_EDIT_MENU_COLOR);
 80015b6:	6978      	ldr	r0, [r7, #20]
 80015b8:	6939      	ldr	r1, [r7, #16]
 80015ba:	f240 33ef 	movw	r3, #1007	; 0x3ef
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2308      	movs	r3, #8
 80015c2:	2264      	movs	r2, #100	; 0x64
 80015c4:	f7ff f817 	bl	80005f6 <GFX_DrawFillRectangle>

  GFX_DrawString(
 80015c8:	6978      	ldr	r0, [r7, #20]
 80015ca:	6939      	ldr	r1, [r7, #16]
      x_pos, y_pos,
      std_switch[(p_cursors->pos_tile) - 1][switch_cursor].display_text,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <draw_std_switch_txt+0x80>)
 80015d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	4413      	add	r3, r2
 80015de:	681a      	ldr	r2, [r3, #0]
  GFX_DrawString(
 80015e0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80015e4:	f7fe feee 	bl	80003c4 <GFX_DrawString>
      HMI_TEXT_COLOR);
}
 80015e8:	bf00      	nop
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000004 	.word	0x20000004

080015f4 <ut_find_x_to_center_text>:

/*** UTILITY FUNCTIONS **/

static uint32_t ut_find_x_to_center_text(const char *text, uint32_t left_border,
                                         uint32_t right_border)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b088      	sub	sp, #32
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
  uint32_t string_lenght = strlen(text) * (FONT_WIDTH + FONT_SPACE);
 8001600:	68f8      	ldr	r0, [r7, #12]
 8001602:	f7fe fda3 	bl	800014c <strlen>
 8001606:	4602      	mov	r2, r0
 8001608:	4613      	mov	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	4413      	add	r3, r2
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	61fb      	str	r3, [r7, #28]
  uint32_t tile_width = right_border - left_border;
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	61bb      	str	r3, [r7, #24]
  uint32_t start_text_pos = ((tile_width - string_lenght) / 2) + left_border;
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	085b      	lsrs	r3, r3, #1
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	4413      	add	r3, r2
 8001626:	617b      	str	r3, [r7, #20]
  return start_text_pos;
 8001628:	697b      	ldr	r3, [r7, #20]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3720      	adds	r7, #32
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001636:	f000 fac1 	bl	8001bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800163a:	f000 f80d 	bl	8001658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800163e:	f7ff fb49 	bl	8000cd4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001642:	f000 f87b 	bl	800173c <MX_SPI1_Init>
  MX_DMA_Init();
 8001646:	f7ff fb27 	bl	8000c98 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800164a:	f000 f9f1 	bl	8001a30 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800164e:	f000 f844 	bl	80016da <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */



  hmi_main();
 8001652:	f7ff fb8d 	bl	8000d70 <hmi_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001656:	e7fe      	b.n	8001656 <main+0x24>

08001658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b090      	sub	sp, #64	; 0x40
 800165c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800165e:	f107 0318 	add.w	r3, r7, #24
 8001662:	2228      	movs	r2, #40	; 0x28
 8001664:	2100      	movs	r1, #0
 8001666:	4618      	mov	r0, r3
 8001668:	f002 f8be 	bl	80037e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800167a:	2302      	movs	r3, #2
 800167c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800167e:	2301      	movs	r3, #1
 8001680:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001682:	2310      	movs	r3, #16
 8001684:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001686:	2302      	movs	r3, #2
 8001688:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800168a:	2300      	movs	r3, #0
 800168c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800168e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001692:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0318 	add.w	r3, r7, #24
 8001698:	4618      	mov	r0, r3
 800169a:	f000 ffdd 	bl	8002658 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80016a4:	f000 f845 	bl	8001732 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a8:	230f      	movs	r3, #15
 80016aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	2302      	movs	r3, #2
 80016ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016be:	1d3b      	adds	r3, r7, #4
 80016c0:	2102      	movs	r1, #2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f001 fa48 	bl	8002b58 <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80016ce:	f000 f830 	bl	8001732 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3740      	adds	r7, #64	; 0x40
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	af00      	add	r7, sp, #0
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	2100      	movs	r1, #0
 80016e2:	200f      	movs	r0, #15
 80016e4:	f000 fbc7 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016e8:	200f      	movs	r0, #15
 80016ea:	f000 fbe0 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2100      	movs	r1, #0
 80016f2:	2025      	movs	r0, #37	; 0x25
 80016f4:	f000 fbbf 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016f8:	2025      	movs	r0, #37	; 0x25
 80016fa:	f000 fbd8 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	2017      	movs	r0, #23
 8001704:	f000 fbb7 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001708:	2017      	movs	r0, #23
 800170a:	f000 fbd0 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	200a      	movs	r0, #10
 8001714:	f000 fbaf 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001718:	200a      	movs	r0, #10
 800171a:	f000 fbc8 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	2009      	movs	r0, #9
 8001724:	f000 fba7 	bl	8001e76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001728:	2009      	movs	r0, #9
 800172a:	f000 fbc0 	bl	8001eae <HAL_NVIC_EnableIRQ>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}

08001732 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001736:	b672      	cpsid	i
}
 8001738:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800173a:	e7fe      	b.n	800173a <Error_Handler+0x8>

0800173c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001740:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001742:	4a18      	ldr	r2, [pc, #96]	; (80017a4 <MX_SPI1_Init+0x68>)
 8001744:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001748:	f44f 7282 	mov.w	r2, #260	; 0x104
 800174c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800174e:	4b14      	ldr	r3, [pc, #80]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001756:	2200      	movs	r2, #0
 8001758:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800175a:	4b11      	ldr	r3, [pc, #68]	; (80017a0 <MX_SPI1_Init+0x64>)
 800175c:	2200      	movs	r2, #0
 800175e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001760:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001762:	2200      	movs	r2, #0
 8001764:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001766:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001768:	f44f 7200 	mov.w	r2, #512	; 0x200
 800176c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001770:	2210      	movs	r2, #16
 8001772:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001774:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001776:	2200      	movs	r2, #0
 8001778:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <MX_SPI1_Init+0x64>)
 800177c:	2200      	movs	r2, #0
 800177e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001780:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001782:	2200      	movs	r2, #0
 8001784:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <MX_SPI1_Init+0x64>)
 8001788:	220a      	movs	r2, #10
 800178a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800178c:	4804      	ldr	r0, [pc, #16]	; (80017a0 <MX_SPI1_Init+0x64>)
 800178e:	f001 fb7d 	bl	8002e8c <HAL_SPI_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001798:	f7ff ffcb 	bl	8001732 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000288 	.word	0x20000288
 80017a4:	40013000 	.word	0x40013000

080017a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a2e      	ldr	r2, [pc, #184]	; (800187c <HAL_SPI_MspInit+0xd4>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d155      	bne.n	8001874 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017c8:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	4a2c      	ldr	r2, [pc, #176]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017d2:	6193      	str	r3, [r2, #24]
 80017d4:	4b2a      	ldr	r3, [pc, #168]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	4b27      	ldr	r3, [pc, #156]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	4a26      	ldr	r2, [pc, #152]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017e6:	f043 0304 	orr.w	r3, r3, #4
 80017ea:	6193      	str	r3, [r2, #24]
 80017ec:	4b24      	ldr	r3, [pc, #144]	; (8001880 <HAL_SPI_MspInit+0xd8>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80017f8:	23a0      	movs	r3, #160	; 0xa0
 80017fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fc:	2302      	movs	r3, #2
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001800:	2303      	movs	r3, #3
 8001802:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	4619      	mov	r1, r3
 800180a:	481e      	ldr	r0, [pc, #120]	; (8001884 <HAL_SPI_MspInit+0xdc>)
 800180c:	f000 fd7a 	bl	8002304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001810:	2340      	movs	r3, #64	; 0x40
 8001812:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	4619      	mov	r1, r3
 8001822:	4818      	ldr	r0, [pc, #96]	; (8001884 <HAL_SPI_MspInit+0xdc>)
 8001824:	f000 fd6e 	bl	8002304 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001828:	4b17      	ldr	r3, [pc, #92]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 800182a:	4a18      	ldr	r2, [pc, #96]	; (800188c <HAL_SPI_MspInit+0xe4>)
 800182c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800182e:	4b16      	ldr	r3, [pc, #88]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001830:	2210      	movs	r2, #16
 8001832:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001834:	4b14      	ldr	r3, [pc, #80]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800183a:	4b13      	ldr	r3, [pc, #76]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 800183c:	2280      	movs	r2, #128	; 0x80
 800183e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001840:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001842:	2200      	movs	r2, #0
 8001844:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001846:	4b10      	ldr	r3, [pc, #64]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001848:	2200      	movs	r2, #0
 800184a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800184c:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 800184e:	2200      	movs	r2, #0
 8001850:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001852:	4b0d      	ldr	r3, [pc, #52]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001854:	2200      	movs	r2, #0
 8001856:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001858:	480b      	ldr	r0, [pc, #44]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 800185a:	f000 fb43 	bl	8001ee4 <HAL_DMA_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8001864:	f7ff ff65 	bl	8001732 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	4a07      	ldr	r2, [pc, #28]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 800186c:	649a      	str	r2, [r3, #72]	; 0x48
 800186e:	4a06      	ldr	r2, [pc, #24]	; (8001888 <HAL_SPI_MspInit+0xe0>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001874:	bf00      	nop
 8001876:	3720      	adds	r7, #32
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40013000 	.word	0x40013000
 8001880:	40021000 	.word	0x40021000
 8001884:	40010800 	.word	0x40010800
 8001888:	200002e0 	.word	0x200002e0
 800188c:	40020030 	.word	0x40020030

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <HAL_MspInit+0x5c>)
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	4a14      	ldr	r2, [pc, #80]	; (80018ec <HAL_MspInit+0x5c>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6193      	str	r3, [r2, #24]
 80018a2:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_MspInit+0x5c>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <HAL_MspInit+0x5c>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a0e      	ldr	r2, [pc, #56]	; (80018ec <HAL_MspInit+0x5c>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <HAL_MspInit+0x5c>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018c6:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_MspInit+0x60>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	4a04      	ldr	r2, [pc, #16]	; (80018f0 <HAL_MspInit+0x60>)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018e2:	bf00      	nop
 80018e4:	3714      	adds	r7, #20
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr
 80018ec:	40021000 	.word	0x40021000
 80018f0:	40010000 	.word	0x40010000

080018f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <NMI_Handler+0x4>

080018fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <MemManage_Handler+0x4>

08001906 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190a:	e7fe      	b.n	800190a <BusFault_Handler+0x4>

0800190c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001910:	e7fe      	b.n	8001910 <UsageFault_Handler+0x4>

08001912 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191e:	b480      	push	{r7}
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192a:	b480      	push	{r7}
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192e:	bf00      	nop
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr

08001936 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193a:	f000 f985 	bl	8001c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}

08001942 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001942:	b580      	push	{r7, lr}
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001946:	2008      	movs	r0, #8
 8001948:	f000 fe6e 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}

08001950 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001954:	2010      	movs	r0, #16
 8001956:	f000 fe67 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800195a:	bf00      	nop
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <DMA1_Channel3_IRQHandler+0x10>)
 8001966:	f000 fbc7 	bl	80020f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200002e0 	.word	0x200002e0

08001974 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001978:	4802      	ldr	r0, [pc, #8]	; (8001984 <DMA1_Channel5_IRQHandler+0x10>)
 800197a:	f000 fbbd 	bl	80020f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000324 	.word	0x20000324

08001988 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800198c:	2020      	movs	r0, #32
 800198e:	f000 fe4b 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001992:	2040      	movs	r0, #64	; 0x40
 8001994:	f000 fe48 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001998:	2080      	movs	r0, #128	; 0x80
 800199a:	f000 fe45 	bl	8002628 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019a8:	4802      	ldr	r0, [pc, #8]	; (80019b4 <USART1_IRQHandler+0x10>)
 80019aa:	f001 fb41 	bl	8003030 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20000368 	.word	0x20000368

080019b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019c0:	4a14      	ldr	r2, [pc, #80]	; (8001a14 <_sbrk+0x5c>)
 80019c2:	4b15      	ldr	r3, [pc, #84]	; (8001a18 <_sbrk+0x60>)
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019cc:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <_sbrk+0x64>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d102      	bne.n	80019da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019d4:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <_sbrk+0x64>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	; (8001a20 <_sbrk+0x68>)
 80019d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019da:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <_sbrk+0x64>)
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4413      	add	r3, r2
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d207      	bcs.n	80019f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019e8:	f001 fec6 	bl	8003778 <__errno>
 80019ec:	4603      	mov	r3, r0
 80019ee:	220c      	movs	r2, #12
 80019f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019f2:	f04f 33ff 	mov.w	r3, #4294967295
 80019f6:	e009      	b.n	8001a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019f8:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <_sbrk+0x64>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019fe:	4b07      	ldr	r3, [pc, #28]	; (8001a1c <_sbrk+0x64>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4413      	add	r3, r2
 8001a06:	4a05      	ldr	r2, [pc, #20]	; (8001a1c <_sbrk+0x64>)
 8001a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3718      	adds	r7, #24
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20002800 	.word	0x20002800
 8001a18:	00000400 	.word	0x00000400
 8001a1c:	2000009c 	.word	0x2000009c
 8001a20:	200003c0 	.word	0x200003c0

08001a24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr

08001a30 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a34:	4b11      	ldr	r3, [pc, #68]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	; (8001a80 <MX_USART1_UART_Init+0x50>)
 8001a38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a3a:	4b10      	ldr	r3, [pc, #64]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a42:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a48:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a54:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a56:	220c      	movs	r2, #12
 8001a58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5a:	4b08      	ldr	r3, [pc, #32]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a60:	4b06      	ldr	r3, [pc, #24]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a66:	4805      	ldr	r0, [pc, #20]	; (8001a7c <MX_USART1_UART_Init+0x4c>)
 8001a68:	f001 fa94 	bl	8002f94 <HAL_UART_Init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a72:	f7ff fe5e 	bl	8001732 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000368 	.word	0x20000368
 8001a80:	40013800 	.word	0x40013800

08001a84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a2f      	ldr	r2, [pc, #188]	; (8001b5c <HAL_UART_MspInit+0xd8>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d157      	bne.n	8001b54 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001aa4:	4b2e      	ldr	r3, [pc, #184]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a2d      	ldr	r2, [pc, #180]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001aaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b2b      	ldr	r3, [pc, #172]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b28      	ldr	r3, [pc, #160]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a27      	ldr	r2, [pc, #156]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <HAL_UART_MspInit+0xdc>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ad4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ad8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ada:	2302      	movs	r3, #2
 8001adc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	f107 0310 	add.w	r3, r7, #16
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	481e      	ldr	r0, [pc, #120]	; (8001b64 <HAL_UART_MspInit+0xe0>)
 8001aea:	f000 fc0b 	bl	8002304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001af2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af4:	2300      	movs	r3, #0
 8001af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afc:	f107 0310 	add.w	r3, r7, #16
 8001b00:	4619      	mov	r1, r3
 8001b02:	4818      	ldr	r0, [pc, #96]	; (8001b64 <HAL_UART_MspInit+0xe0>)
 8001b04:	f000 fbfe 	bl	8002304 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001b08:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b0a:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <HAL_UART_MspInit+0xe8>)
 8001b0c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b14:	4b14      	ldr	r3, [pc, #80]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b1c:	2280      	movs	r2, #128	; 0x80
 8001b1e:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b20:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001b2c:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b32:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b38:	480b      	ldr	r0, [pc, #44]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b3a:	f000 f9d3 	bl	8001ee4 <HAL_DMA_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001b44:	f7ff fdf5 	bl	8001732 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a07      	ldr	r2, [pc, #28]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b4c:	639a      	str	r2, [r3, #56]	; 0x38
 8001b4e:	4a06      	ldr	r2, [pc, #24]	; (8001b68 <HAL_UART_MspInit+0xe4>)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b54:	bf00      	nop
 8001b56:	3720      	adds	r7, #32
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40013800 	.word	0x40013800
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40010800 	.word	0x40010800
 8001b68:	20000324 	.word	0x20000324
 8001b6c:	40020058 	.word	0x40020058

08001b70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b72:	490d      	ldr	r1, [pc, #52]	; (8001ba8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b74:	4a0d      	ldr	r2, [pc, #52]	; (8001bac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b78:	e002      	b.n	8001b80 <LoopCopyDataInit>

08001b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7e:	3304      	adds	r3, #4

08001b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b84:	d3f9      	bcc.n	8001b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b86:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b88:	4c0a      	ldr	r4, [pc, #40]	; (8001bb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b8c:	e001      	b.n	8001b92 <LoopFillZerobss>

08001b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b90:	3204      	adds	r2, #4

08001b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b94:	d3fb      	bcc.n	8001b8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b96:	f7ff ff45 	bl	8001a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b9a:	f001 fdf3 	bl	8003784 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b9e:	f7ff fd48 	bl	8001632 <main>
  bx lr
 8001ba2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001bac:	080044ac 	.word	0x080044ac
  ldr r2, =_sbss
 8001bb0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001bb4:	200003c0 	.word	0x200003c0

08001bb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC1_2_IRQHandler>
	...

08001bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <HAL_Init+0x28>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a07      	ldr	r2, [pc, #28]	; (8001be4 <HAL_Init+0x28>)
 8001bc6:	f043 0310 	orr.w	r3, r3, #16
 8001bca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bcc:	2003      	movs	r0, #3
 8001bce:	f000 f947 	bl	8001e60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd2:	200f      	movs	r0, #15
 8001bd4:	f000 f808 	bl	8001be8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd8:	f7ff fe5a 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40022000 	.word	0x40022000

08001be8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <HAL_InitTick+0x54>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <HAL_InitTick+0x58>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c06:	4618      	mov	r0, r3
 8001c08:	f000 f95f 	bl	8001eca <HAL_SYSTICK_Config>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e00e      	b.n	8001c34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2b0f      	cmp	r3, #15
 8001c1a:	d80a      	bhi.n	8001c32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	f000 f927 	bl	8001e76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c28:	4a06      	ldr	r2, [pc, #24]	; (8001c44 <HAL_InitTick+0x5c>)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	e000      	b.n	8001c34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000010 	.word	0x20000010
 8001c40:	20000018 	.word	0x20000018
 8001c44:	20000014 	.word	0x20000014

08001c48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c4c:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <HAL_IncTick+0x1c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <HAL_IncTick+0x20>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4413      	add	r3, r2
 8001c58:	4a03      	ldr	r2, [pc, #12]	; (8001c68 <HAL_IncTick+0x20>)
 8001c5a:	6013      	str	r3, [r2, #0]
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr
 8001c64:	20000018 	.word	0x20000018
 8001c68:	200003ac 	.word	0x200003ac

08001c6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c70:	4b02      	ldr	r3, [pc, #8]	; (8001c7c <HAL_GetTick+0x10>)
 8001c72:	681b      	ldr	r3, [r3, #0]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bc80      	pop	{r7}
 8001c7a:	4770      	bx	lr
 8001c7c:	200003ac 	.word	0x200003ac

08001c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b084      	sub	sp, #16
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c88:	f7ff fff0 	bl	8001c6c <HAL_GetTick>
 8001c8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c98:	d005      	beq.n	8001ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <HAL_Delay+0x44>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	461a      	mov	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ca6:	bf00      	nop
 8001ca8:	f7ff ffe0 	bl	8001c6c <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d8f7      	bhi.n	8001ca8 <HAL_Delay+0x28>
  {
  }
}
 8001cb8:	bf00      	nop
 8001cba:	bf00      	nop
 8001cbc:	3710      	adds	r7, #16
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000018 	.word	0x20000018

08001cc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <__NVIC_SetPriorityGrouping+0x44>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cde:	68ba      	ldr	r2, [r7, #8]
 8001ce0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cf8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cfa:	4a04      	ldr	r2, [pc, #16]	; (8001d0c <__NVIC_SetPriorityGrouping+0x44>)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	60d3      	str	r3, [r2, #12]
}
 8001d00:	bf00      	nop
 8001d02:	3714      	adds	r7, #20
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000ed00 	.word	0xe000ed00

08001d10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <__NVIC_GetPriorityGrouping+0x18>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	0a1b      	lsrs	r3, r3, #8
 8001d1a:	f003 0307 	and.w	r3, r3, #7
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	db0b      	blt.n	8001d56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
 8001d40:	f003 021f 	and.w	r2, r3, #31
 8001d44:	4906      	ldr	r1, [pc, #24]	; (8001d60 <__NVIC_EnableIRQ+0x34>)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	095b      	lsrs	r3, r3, #5
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	6039      	str	r1, [r7, #0]
 8001d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	db0a      	blt.n	8001d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	490c      	ldr	r1, [pc, #48]	; (8001db0 <__NVIC_SetPriority+0x4c>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	0112      	lsls	r2, r2, #4
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d8c:	e00a      	b.n	8001da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4908      	ldr	r1, [pc, #32]	; (8001db4 <__NVIC_SetPriority+0x50>)
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	3b04      	subs	r3, #4
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	440b      	add	r3, r1
 8001da2:	761a      	strb	r2, [r3, #24]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000e100 	.word	0xe000e100
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	; 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f1c3 0307 	rsb	r3, r3, #7
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	bf28      	it	cs
 8001dd6:	2304      	movcs	r3, #4
 8001dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	2b06      	cmp	r3, #6
 8001de0:	d902      	bls.n	8001de8 <NVIC_EncodePriority+0x30>
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3b03      	subs	r3, #3
 8001de6:	e000      	b.n	8001dea <NVIC_EncodePriority+0x32>
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	f04f 32ff 	mov.w	r2, #4294967295
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	43da      	mvns	r2, r3
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0a:	43d9      	mvns	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	4313      	orrs	r3, r2
         );
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3724      	adds	r7, #36	; 0x24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr

08001e1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e2c:	d301      	bcc.n	8001e32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e00f      	b.n	8001e52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e32:	4a0a      	ldr	r2, [pc, #40]	; (8001e5c <SysTick_Config+0x40>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3a:	210f      	movs	r1, #15
 8001e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e40:	f7ff ff90 	bl	8001d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <SysTick_Config+0x40>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4a:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <SysTick_Config+0x40>)
 8001e4c:	2207      	movs	r2, #7
 8001e4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	e000e010 	.word	0xe000e010

08001e60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f7ff ff2d 	bl	8001cc8 <__NVIC_SetPriorityGrouping>
}
 8001e6e:	bf00      	nop
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b086      	sub	sp, #24
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	60b9      	str	r1, [r7, #8]
 8001e80:	607a      	str	r2, [r7, #4]
 8001e82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e88:	f7ff ff42 	bl	8001d10 <__NVIC_GetPriorityGrouping>
 8001e8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	6978      	ldr	r0, [r7, #20]
 8001e94:	f7ff ff90 	bl	8001db8 <NVIC_EncodePriority>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff5f 	bl	8001d64 <__NVIC_SetPriority>
}
 8001ea6:	bf00      	nop
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff ff35 	bl	8001d2c <__NVIC_EnableIRQ>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ffa2 	bl	8001e1c <SysTick_Config>
 8001ed8:	4603      	mov	r3, r0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e043      	b.n	8001f82 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	4b22      	ldr	r3, [pc, #136]	; (8001f8c <HAL_DMA_Init+0xa8>)
 8001f02:	4413      	add	r3, r2
 8001f04:	4a22      	ldr	r2, [pc, #136]	; (8001f90 <HAL_DMA_Init+0xac>)
 8001f06:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0a:	091b      	lsrs	r3, r3, #4
 8001f0c:	009a      	lsls	r2, r3, #2
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a1f      	ldr	r2, [pc, #124]	; (8001f94 <HAL_DMA_Init+0xb0>)
 8001f16:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f2e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001f32:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001f3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68fa      	ldr	r2, [r7, #12]
 8001f68:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001f80:	2300      	movs	r3, #0
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	bffdfff8 	.word	0xbffdfff8
 8001f90:	cccccccd 	.word	0xcccccccd
 8001f94:	40020000 	.word	0x40020000

08001f98 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d008      	beq.n	8001fc0 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2204      	movs	r2, #4
 8001fb2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e020      	b.n	8002002 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 020e 	bic.w	r2, r2, #14
 8001fce:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 0201 	bic.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe8:	2101      	movs	r1, #1
 8001fea:	fa01 f202 	lsl.w	r2, r1, r2
 8001fee:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002000:	7bfb      	ldrb	r3, [r7, #15]
}
 8002002:	4618      	mov	r0, r3
 8002004:	3714      	adds	r7, #20
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002014:	2300      	movs	r3, #0
 8002016:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800201e:	2b02      	cmp	r3, #2
 8002020:	d005      	beq.n	800202e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2204      	movs	r2, #4
 8002026:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	73fb      	strb	r3, [r7, #15]
 800202c:	e051      	b.n	80020d2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 020e 	bic.w	r2, r2, #14
 800203c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0201 	bic.w	r2, r2, #1
 800204c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a22      	ldr	r2, [pc, #136]	; (80020dc <HAL_DMA_Abort_IT+0xd0>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d029      	beq.n	80020ac <HAL_DMA_Abort_IT+0xa0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a20      	ldr	r2, [pc, #128]	; (80020e0 <HAL_DMA_Abort_IT+0xd4>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d022      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x9c>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a1f      	ldr	r2, [pc, #124]	; (80020e4 <HAL_DMA_Abort_IT+0xd8>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d01a      	beq.n	80020a2 <HAL_DMA_Abort_IT+0x96>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a1d      	ldr	r2, [pc, #116]	; (80020e8 <HAL_DMA_Abort_IT+0xdc>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d012      	beq.n	800209c <HAL_DMA_Abort_IT+0x90>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a1c      	ldr	r2, [pc, #112]	; (80020ec <HAL_DMA_Abort_IT+0xe0>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d00a      	beq.n	8002096 <HAL_DMA_Abort_IT+0x8a>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a1a      	ldr	r2, [pc, #104]	; (80020f0 <HAL_DMA_Abort_IT+0xe4>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d102      	bne.n	8002090 <HAL_DMA_Abort_IT+0x84>
 800208a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800208e:	e00e      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 8002090:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002094:	e00b      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 8002096:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800209a:	e008      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 800209c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a0:	e005      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 80020a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020a6:	e002      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 80020a8:	2310      	movs	r3, #16
 80020aa:	e000      	b.n	80020ae <HAL_DMA_Abort_IT+0xa2>
 80020ac:	2301      	movs	r3, #1
 80020ae:	4a11      	ldr	r2, [pc, #68]	; (80020f4 <HAL_DMA_Abort_IT+0xe8>)
 80020b0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d003      	beq.n	80020d2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	4798      	blx	r3
    } 
  }
  return status;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40020008 	.word	0x40020008
 80020e0:	4002001c 	.word	0x4002001c
 80020e4:	40020030 	.word	0x40020030
 80020e8:	40020044 	.word	0x40020044
 80020ec:	40020058 	.word	0x40020058
 80020f0:	4002006c 	.word	0x4002006c
 80020f4:	40020000 	.word	0x40020000

080020f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002114:	2204      	movs	r2, #4
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d04f      	beq.n	80021c0 <HAL_DMA_IRQHandler+0xc8>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	2b00      	cmp	r3, #0
 8002128:	d04a      	beq.n	80021c0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b00      	cmp	r3, #0
 8002136:	d107      	bne.n	8002148 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0204 	bic.w	r2, r2, #4
 8002146:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a66      	ldr	r2, [pc, #408]	; (80022e8 <HAL_DMA_IRQHandler+0x1f0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d029      	beq.n	80021a6 <HAL_DMA_IRQHandler+0xae>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a65      	ldr	r2, [pc, #404]	; (80022ec <HAL_DMA_IRQHandler+0x1f4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d022      	beq.n	80021a2 <HAL_DMA_IRQHandler+0xaa>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a63      	ldr	r2, [pc, #396]	; (80022f0 <HAL_DMA_IRQHandler+0x1f8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d01a      	beq.n	800219c <HAL_DMA_IRQHandler+0xa4>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a62      	ldr	r2, [pc, #392]	; (80022f4 <HAL_DMA_IRQHandler+0x1fc>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d012      	beq.n	8002196 <HAL_DMA_IRQHandler+0x9e>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a60      	ldr	r2, [pc, #384]	; (80022f8 <HAL_DMA_IRQHandler+0x200>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00a      	beq.n	8002190 <HAL_DMA_IRQHandler+0x98>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a5f      	ldr	r2, [pc, #380]	; (80022fc <HAL_DMA_IRQHandler+0x204>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d102      	bne.n	800218a <HAL_DMA_IRQHandler+0x92>
 8002184:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002188:	e00e      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 800218a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800218e:	e00b      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 8002190:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002194:	e008      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 8002196:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800219a:	e005      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 800219c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021a0:	e002      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 80021a2:	2340      	movs	r3, #64	; 0x40
 80021a4:	e000      	b.n	80021a8 <HAL_DMA_IRQHandler+0xb0>
 80021a6:	2304      	movs	r3, #4
 80021a8:	4a55      	ldr	r2, [pc, #340]	; (8002300 <HAL_DMA_IRQHandler+0x208>)
 80021aa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	f000 8094 	beq.w	80022de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021be:	e08e      	b.n	80022de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	2202      	movs	r2, #2
 80021c6:	409a      	lsls	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d056      	beq.n	800227e <HAL_DMA_IRQHandler+0x186>
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d051      	beq.n	800227e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0320 	and.w	r3, r3, #32
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f022 020a 	bic.w	r2, r2, #10
 80021f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a38      	ldr	r2, [pc, #224]	; (80022e8 <HAL_DMA_IRQHandler+0x1f0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d029      	beq.n	800225e <HAL_DMA_IRQHandler+0x166>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a37      	ldr	r2, [pc, #220]	; (80022ec <HAL_DMA_IRQHandler+0x1f4>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d022      	beq.n	800225a <HAL_DMA_IRQHandler+0x162>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a35      	ldr	r2, [pc, #212]	; (80022f0 <HAL_DMA_IRQHandler+0x1f8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d01a      	beq.n	8002254 <HAL_DMA_IRQHandler+0x15c>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a34      	ldr	r2, [pc, #208]	; (80022f4 <HAL_DMA_IRQHandler+0x1fc>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d012      	beq.n	800224e <HAL_DMA_IRQHandler+0x156>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a32      	ldr	r2, [pc, #200]	; (80022f8 <HAL_DMA_IRQHandler+0x200>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d00a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x150>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a31      	ldr	r2, [pc, #196]	; (80022fc <HAL_DMA_IRQHandler+0x204>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d102      	bne.n	8002242 <HAL_DMA_IRQHandler+0x14a>
 800223c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002240:	e00e      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 8002242:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002246:	e00b      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 8002248:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800224c:	e008      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 800224e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002252:	e005      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 8002254:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002258:	e002      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 800225a:	2320      	movs	r3, #32
 800225c:	e000      	b.n	8002260 <HAL_DMA_IRQHandler+0x168>
 800225e:	2302      	movs	r3, #2
 8002260:	4a27      	ldr	r2, [pc, #156]	; (8002300 <HAL_DMA_IRQHandler+0x208>)
 8002262:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002270:	2b00      	cmp	r3, #0
 8002272:	d034      	beq.n	80022de <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800227c:	e02f      	b.n	80022de <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	2208      	movs	r2, #8
 8002284:	409a      	lsls	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4013      	ands	r3, r2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d028      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x1e8>
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d023      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 020e 	bic.w	r2, r2, #14
 80022a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b0:	2101      	movs	r1, #1
 80022b2:	fa01 f202 	lsl.w	r2, r1, r2
 80022b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d004      	beq.n	80022e0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	4798      	blx	r3
    }
  }
  return;
 80022de:	bf00      	nop
 80022e0:	bf00      	nop
}
 80022e2:	3710      	adds	r7, #16
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40020008 	.word	0x40020008
 80022ec:	4002001c 	.word	0x4002001c
 80022f0:	40020030 	.word	0x40020030
 80022f4:	40020044 	.word	0x40020044
 80022f8:	40020058 	.word	0x40020058
 80022fc:	4002006c 	.word	0x4002006c
 8002300:	40020000 	.word	0x40020000

08002304 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002304:	b480      	push	{r7}
 8002306:	b08b      	sub	sp, #44	; 0x2c
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002316:	e148      	b.n	80025aa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002318:	2201      	movs	r2, #1
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69fa      	ldr	r2, [r7, #28]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	429a      	cmp	r2, r3
 8002332:	f040 8137 	bne.w	80025a4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	4aa3      	ldr	r2, [pc, #652]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d05e      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002340:	4aa1      	ldr	r2, [pc, #644]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d875      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002346:	4aa1      	ldr	r2, [pc, #644]	; (80025cc <HAL_GPIO_Init+0x2c8>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d058      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 800234c:	4a9f      	ldr	r2, [pc, #636]	; (80025cc <HAL_GPIO_Init+0x2c8>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d86f      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002352:	4a9f      	ldr	r2, [pc, #636]	; (80025d0 <HAL_GPIO_Init+0x2cc>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d052      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002358:	4a9d      	ldr	r2, [pc, #628]	; (80025d0 <HAL_GPIO_Init+0x2cc>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d869      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800235e:	4a9d      	ldr	r2, [pc, #628]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d04c      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002364:	4a9b      	ldr	r2, [pc, #620]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d863      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800236a:	4a9b      	ldr	r2, [pc, #620]	; (80025d8 <HAL_GPIO_Init+0x2d4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d046      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
 8002370:	4a99      	ldr	r2, [pc, #612]	; (80025d8 <HAL_GPIO_Init+0x2d4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d85d      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 8002376:	2b12      	cmp	r3, #18
 8002378:	d82a      	bhi.n	80023d0 <HAL_GPIO_Init+0xcc>
 800237a:	2b12      	cmp	r3, #18
 800237c:	d859      	bhi.n	8002432 <HAL_GPIO_Init+0x12e>
 800237e:	a201      	add	r2, pc, #4	; (adr r2, 8002384 <HAL_GPIO_Init+0x80>)
 8002380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002384:	080023ff 	.word	0x080023ff
 8002388:	080023d9 	.word	0x080023d9
 800238c:	080023eb 	.word	0x080023eb
 8002390:	0800242d 	.word	0x0800242d
 8002394:	08002433 	.word	0x08002433
 8002398:	08002433 	.word	0x08002433
 800239c:	08002433 	.word	0x08002433
 80023a0:	08002433 	.word	0x08002433
 80023a4:	08002433 	.word	0x08002433
 80023a8:	08002433 	.word	0x08002433
 80023ac:	08002433 	.word	0x08002433
 80023b0:	08002433 	.word	0x08002433
 80023b4:	08002433 	.word	0x08002433
 80023b8:	08002433 	.word	0x08002433
 80023bc:	08002433 	.word	0x08002433
 80023c0:	08002433 	.word	0x08002433
 80023c4:	08002433 	.word	0x08002433
 80023c8:	080023e1 	.word	0x080023e1
 80023cc:	080023f5 	.word	0x080023f5
 80023d0:	4a82      	ldr	r2, [pc, #520]	; (80025dc <HAL_GPIO_Init+0x2d8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d013      	beq.n	80023fe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023d6:	e02c      	b.n	8002432 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	623b      	str	r3, [r7, #32]
          break;
 80023de:	e029      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	3304      	adds	r3, #4
 80023e6:	623b      	str	r3, [r7, #32]
          break;
 80023e8:	e024      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	3308      	adds	r3, #8
 80023f0:	623b      	str	r3, [r7, #32]
          break;
 80023f2:	e01f      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	330c      	adds	r3, #12
 80023fa:	623b      	str	r3, [r7, #32]
          break;
 80023fc:	e01a      	b.n	8002434 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d102      	bne.n	800240c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002406:	2304      	movs	r3, #4
 8002408:	623b      	str	r3, [r7, #32]
          break;
 800240a:	e013      	b.n	8002434 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2b01      	cmp	r3, #1
 8002412:	d105      	bne.n	8002420 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002414:	2308      	movs	r3, #8
 8002416:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	611a      	str	r2, [r3, #16]
          break;
 800241e:	e009      	b.n	8002434 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002420:	2308      	movs	r3, #8
 8002422:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	69fa      	ldr	r2, [r7, #28]
 8002428:	615a      	str	r2, [r3, #20]
          break;
 800242a:	e003      	b.n	8002434 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
          break;
 8002430:	e000      	b.n	8002434 <HAL_GPIO_Init+0x130>
          break;
 8002432:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	2bff      	cmp	r3, #255	; 0xff
 8002438:	d801      	bhi.n	800243e <HAL_GPIO_Init+0x13a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	e001      	b.n	8002442 <HAL_GPIO_Init+0x13e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3304      	adds	r3, #4
 8002442:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	2bff      	cmp	r3, #255	; 0xff
 8002448:	d802      	bhi.n	8002450 <HAL_GPIO_Init+0x14c>
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	e002      	b.n	8002456 <HAL_GPIO_Init+0x152>
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	3b08      	subs	r3, #8
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	210f      	movs	r1, #15
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	401a      	ands	r2, r3
 8002468:	6a39      	ldr	r1, [r7, #32]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	fa01 f303 	lsl.w	r3, r1, r3
 8002470:	431a      	orrs	r2, r3
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8090 	beq.w	80025a4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002484:	4b56      	ldr	r3, [pc, #344]	; (80025e0 <HAL_GPIO_Init+0x2dc>)
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	4a55      	ldr	r2, [pc, #340]	; (80025e0 <HAL_GPIO_Init+0x2dc>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6193      	str	r3, [r2, #24]
 8002490:	4b53      	ldr	r3, [pc, #332]	; (80025e0 <HAL_GPIO_Init+0x2dc>)
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	60bb      	str	r3, [r7, #8]
 800249a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800249c:	4a51      	ldr	r2, [pc, #324]	; (80025e4 <HAL_GPIO_Init+0x2e0>)
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	089b      	lsrs	r3, r3, #2
 80024a2:	3302      	adds	r3, #2
 80024a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	f003 0303 	and.w	r3, r3, #3
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	220f      	movs	r2, #15
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	43db      	mvns	r3, r3
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	4013      	ands	r3, r2
 80024be:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a49      	ldr	r2, [pc, #292]	; (80025e8 <HAL_GPIO_Init+0x2e4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00d      	beq.n	80024e4 <HAL_GPIO_Init+0x1e0>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a48      	ldr	r2, [pc, #288]	; (80025ec <HAL_GPIO_Init+0x2e8>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d007      	beq.n	80024e0 <HAL_GPIO_Init+0x1dc>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a47      	ldr	r2, [pc, #284]	; (80025f0 <HAL_GPIO_Init+0x2ec>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d101      	bne.n	80024dc <HAL_GPIO_Init+0x1d8>
 80024d8:	2302      	movs	r3, #2
 80024da:	e004      	b.n	80024e6 <HAL_GPIO_Init+0x1e2>
 80024dc:	2303      	movs	r3, #3
 80024de:	e002      	b.n	80024e6 <HAL_GPIO_Init+0x1e2>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <HAL_GPIO_Init+0x1e2>
 80024e4:	2300      	movs	r3, #0
 80024e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e8:	f002 0203 	and.w	r2, r2, #3
 80024ec:	0092      	lsls	r2, r2, #2
 80024ee:	4093      	lsls	r3, r2
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024f6:	493b      	ldr	r1, [pc, #236]	; (80025e4 <HAL_GPIO_Init+0x2e0>)
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d006      	beq.n	800251e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002510:	4b38      	ldr	r3, [pc, #224]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4937      	ldr	r1, [pc, #220]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	600b      	str	r3, [r1, #0]
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800251e:	4b35      	ldr	r3, [pc, #212]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	43db      	mvns	r3, r3
 8002526:	4933      	ldr	r1, [pc, #204]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002528:	4013      	ands	r3, r2
 800252a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d006      	beq.n	8002546 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002538:	4b2e      	ldr	r3, [pc, #184]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	492d      	ldr	r1, [pc, #180]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
 8002544:	e006      	b.n	8002554 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002546:	4b2b      	ldr	r3, [pc, #172]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	43db      	mvns	r3, r3
 800254e:	4929      	ldr	r1, [pc, #164]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002550:	4013      	ands	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d006      	beq.n	800256e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002560:	4b24      	ldr	r3, [pc, #144]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4923      	ldr	r1, [pc, #140]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]
 800256c:	e006      	b.n	800257c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800256e:	4b21      	ldr	r3, [pc, #132]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	43db      	mvns	r3, r3
 8002576:	491f      	ldr	r1, [pc, #124]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002578:	4013      	ands	r3, r2
 800257a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d006      	beq.n	8002596 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002588:	4b1a      	ldr	r3, [pc, #104]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	4919      	ldr	r1, [pc, #100]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4313      	orrs	r3, r2
 8002592:	60cb      	str	r3, [r1, #12]
 8002594:	e006      	b.n	80025a4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002596:	4b17      	ldr	r3, [pc, #92]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 8002598:	68da      	ldr	r2, [r3, #12]
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	43db      	mvns	r3, r3
 800259e:	4915      	ldr	r1, [pc, #84]	; (80025f4 <HAL_GPIO_Init+0x2f0>)
 80025a0:	4013      	ands	r3, r2
 80025a2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	3301      	adds	r3, #1
 80025a8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	fa22 f303 	lsr.w	r3, r2, r3
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f47f aeaf 	bne.w	8002318 <HAL_GPIO_Init+0x14>
  }
}
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
 80025be:	372c      	adds	r7, #44	; 0x2c
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	10320000 	.word	0x10320000
 80025cc:	10310000 	.word	0x10310000
 80025d0:	10220000 	.word	0x10220000
 80025d4:	10210000 	.word	0x10210000
 80025d8:	10120000 	.word	0x10120000
 80025dc:	10110000 	.word	0x10110000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40010000 	.word	0x40010000
 80025e8:	40010800 	.word	0x40010800
 80025ec:	40010c00 	.word	0x40010c00
 80025f0:	40011000 	.word	0x40011000
 80025f4:	40010400 	.word	0x40010400

080025f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	460b      	mov	r3, r1
 8002602:	807b      	strh	r3, [r7, #2]
 8002604:	4613      	mov	r3, r2
 8002606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002608:	787b      	ldrb	r3, [r7, #1]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d003      	beq.n	8002616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800260e:	887a      	ldrh	r2, [r7, #2]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002614:	e003      	b.n	800261e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002616:	887b      	ldrh	r3, [r7, #2]
 8002618:	041a      	lsls	r2, r3, #16
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	611a      	str	r2, [r3, #16]
}
 800261e:	bf00      	nop
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002632:	4b08      	ldr	r3, [pc, #32]	; (8002654 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002634:	695a      	ldr	r2, [r3, #20]
 8002636:	88fb      	ldrh	r3, [r7, #6]
 8002638:	4013      	ands	r3, r2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d006      	beq.n	800264c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800263e:	4a05      	ldr	r2, [pc, #20]	; (8002654 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002640:	88fb      	ldrh	r3, [r7, #6]
 8002642:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	4618      	mov	r0, r3
 8002648:	f7fd fe22 	bl	8000290 <HAL_GPIO_EXTI_Callback>
  }
}
 800264c:	bf00      	nop
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40010400 	.word	0x40010400

08002658 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e26c      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 8087 	beq.w	8002786 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002678:	4b92      	ldr	r3, [pc, #584]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 030c 	and.w	r3, r3, #12
 8002680:	2b04      	cmp	r3, #4
 8002682:	d00c      	beq.n	800269e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002684:	4b8f      	ldr	r3, [pc, #572]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b08      	cmp	r3, #8
 800268e:	d112      	bne.n	80026b6 <HAL_RCC_OscConfig+0x5e>
 8002690:	4b8c      	ldr	r3, [pc, #560]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002698:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800269c:	d10b      	bne.n	80026b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800269e:	4b89      	ldr	r3, [pc, #548]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d06c      	beq.n	8002784 <HAL_RCC_OscConfig+0x12c>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d168      	bne.n	8002784 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e246      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026be:	d106      	bne.n	80026ce <HAL_RCC_OscConfig+0x76>
 80026c0:	4b80      	ldr	r3, [pc, #512]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a7f      	ldr	r2, [pc, #508]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ca:	6013      	str	r3, [r2, #0]
 80026cc:	e02e      	b.n	800272c <HAL_RCC_OscConfig+0xd4>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d10c      	bne.n	80026f0 <HAL_RCC_OscConfig+0x98>
 80026d6:	4b7b      	ldr	r3, [pc, #492]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a7a      	ldr	r2, [pc, #488]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	4b78      	ldr	r3, [pc, #480]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a77      	ldr	r2, [pc, #476]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026ec:	6013      	str	r3, [r2, #0]
 80026ee:	e01d      	b.n	800272c <HAL_RCC_OscConfig+0xd4>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026f8:	d10c      	bne.n	8002714 <HAL_RCC_OscConfig+0xbc>
 80026fa:	4b72      	ldr	r3, [pc, #456]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a71      	ldr	r2, [pc, #452]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002700:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	4b6f      	ldr	r3, [pc, #444]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a6e      	ldr	r2, [pc, #440]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 800270c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002710:	6013      	str	r3, [r2, #0]
 8002712:	e00b      	b.n	800272c <HAL_RCC_OscConfig+0xd4>
 8002714:	4b6b      	ldr	r3, [pc, #428]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a6a      	ldr	r2, [pc, #424]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 800271a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	4b68      	ldr	r3, [pc, #416]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a67      	ldr	r2, [pc, #412]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800272a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d013      	beq.n	800275c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002734:	f7ff fa9a 	bl	8001c6c <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800273c:	f7ff fa96 	bl	8001c6c <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b64      	cmp	r3, #100	; 0x64
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e1fa      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274e:	4b5d      	ldr	r3, [pc, #372]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d0f0      	beq.n	800273c <HAL_RCC_OscConfig+0xe4>
 800275a:	e014      	b.n	8002786 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275c:	f7ff fa86 	bl	8001c6c <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002764:	f7ff fa82 	bl	8001c6c <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b64      	cmp	r3, #100	; 0x64
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e1e6      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002776:	4b53      	ldr	r3, [pc, #332]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f0      	bne.n	8002764 <HAL_RCC_OscConfig+0x10c>
 8002782:	e000      	b.n	8002786 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d063      	beq.n	800285a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002792:	4b4c      	ldr	r3, [pc, #304]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f003 030c 	and.w	r3, r3, #12
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00b      	beq.n	80027b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800279e:	4b49      	ldr	r3, [pc, #292]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f003 030c 	and.w	r3, r3, #12
 80027a6:	2b08      	cmp	r3, #8
 80027a8:	d11c      	bne.n	80027e4 <HAL_RCC_OscConfig+0x18c>
 80027aa:	4b46      	ldr	r3, [pc, #280]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d116      	bne.n	80027e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027b6:	4b43      	ldr	r3, [pc, #268]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d005      	beq.n	80027ce <HAL_RCC_OscConfig+0x176>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d001      	beq.n	80027ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e1ba      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ce:	4b3d      	ldr	r3, [pc, #244]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4939      	ldr	r1, [pc, #228]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027e2:	e03a      	b.n	800285a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d020      	beq.n	800282e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027ec:	4b36      	ldr	r3, [pc, #216]	; (80028c8 <HAL_RCC_OscConfig+0x270>)
 80027ee:	2201      	movs	r2, #1
 80027f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f2:	f7ff fa3b 	bl	8001c6c <HAL_GetTick>
 80027f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f8:	e008      	b.n	800280c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027fa:	f7ff fa37 	bl	8001c6c <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b02      	cmp	r3, #2
 8002806:	d901      	bls.n	800280c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002808:	2303      	movs	r3, #3
 800280a:	e19b      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280c:	4b2d      	ldr	r3, [pc, #180]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0f0      	beq.n	80027fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002818:	4b2a      	ldr	r3, [pc, #168]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	695b      	ldr	r3, [r3, #20]
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4927      	ldr	r1, [pc, #156]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002828:	4313      	orrs	r3, r2
 800282a:	600b      	str	r3, [r1, #0]
 800282c:	e015      	b.n	800285a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800282e:	4b26      	ldr	r3, [pc, #152]	; (80028c8 <HAL_RCC_OscConfig+0x270>)
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002834:	f7ff fa1a 	bl	8001c6c <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800283a:	e008      	b.n	800284e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800283c:	f7ff fa16 	bl	8001c6c <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d901      	bls.n	800284e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e17a      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800284e:	4b1d      	ldr	r3, [pc, #116]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d1f0      	bne.n	800283c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d03a      	beq.n	80028dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d019      	beq.n	80028a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800286e:	4b17      	ldr	r3, [pc, #92]	; (80028cc <HAL_RCC_OscConfig+0x274>)
 8002870:	2201      	movs	r2, #1
 8002872:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002874:	f7ff f9fa 	bl	8001c6c <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800287c:	f7ff f9f6 	bl	8001c6c <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e15a      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <HAL_RCC_OscConfig+0x26c>)
 8002890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002892:	f003 0302 	and.w	r3, r3, #2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0f0      	beq.n	800287c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800289a:	2001      	movs	r0, #1
 800289c:	f000 fad8 	bl	8002e50 <RCC_Delay>
 80028a0:	e01c      	b.n	80028dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_RCC_OscConfig+0x274>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a8:	f7ff f9e0 	bl	8001c6c <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ae:	e00f      	b.n	80028d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b0:	f7ff f9dc 	bl	8001c6c <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d908      	bls.n	80028d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e140      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000
 80028c8:	42420000 	.word	0x42420000
 80028cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028d0:	4b9e      	ldr	r3, [pc, #632]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1e9      	bne.n	80028b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	f000 80a6 	beq.w	8002a36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ee:	4b97      	ldr	r3, [pc, #604]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d10d      	bne.n	8002916 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	4b94      	ldr	r3, [pc, #592]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	4a93      	ldr	r2, [pc, #588]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002904:	61d3      	str	r3, [r2, #28]
 8002906:	4b91      	ldr	r3, [pc, #580]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002912:	2301      	movs	r3, #1
 8002914:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002916:	4b8e      	ldr	r3, [pc, #568]	; (8002b50 <HAL_RCC_OscConfig+0x4f8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291e:	2b00      	cmp	r3, #0
 8002920:	d118      	bne.n	8002954 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002922:	4b8b      	ldr	r3, [pc, #556]	; (8002b50 <HAL_RCC_OscConfig+0x4f8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a8a      	ldr	r2, [pc, #552]	; (8002b50 <HAL_RCC_OscConfig+0x4f8>)
 8002928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800292c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800292e:	f7ff f99d 	bl	8001c6c <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002936:	f7ff f999 	bl	8001c6c <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b64      	cmp	r3, #100	; 0x64
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e0fd      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002948:	4b81      	ldr	r3, [pc, #516]	; (8002b50 <HAL_RCC_OscConfig+0x4f8>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0f0      	beq.n	8002936 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d106      	bne.n	800296a <HAL_RCC_OscConfig+0x312>
 800295c:	4b7b      	ldr	r3, [pc, #492]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	4a7a      	ldr	r2, [pc, #488]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002962:	f043 0301 	orr.w	r3, r3, #1
 8002966:	6213      	str	r3, [r2, #32]
 8002968:	e02d      	b.n	80029c6 <HAL_RCC_OscConfig+0x36e>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_RCC_OscConfig+0x334>
 8002972:	4b76      	ldr	r3, [pc, #472]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a75      	ldr	r2, [pc, #468]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002978:	f023 0301 	bic.w	r3, r3, #1
 800297c:	6213      	str	r3, [r2, #32]
 800297e:	4b73      	ldr	r3, [pc, #460]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a72      	ldr	r2, [pc, #456]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002984:	f023 0304 	bic.w	r3, r3, #4
 8002988:	6213      	str	r3, [r2, #32]
 800298a:	e01c      	b.n	80029c6 <HAL_RCC_OscConfig+0x36e>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	2b05      	cmp	r3, #5
 8002992:	d10c      	bne.n	80029ae <HAL_RCC_OscConfig+0x356>
 8002994:	4b6d      	ldr	r3, [pc, #436]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	4a6c      	ldr	r2, [pc, #432]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 800299a:	f043 0304 	orr.w	r3, r3, #4
 800299e:	6213      	str	r3, [r2, #32]
 80029a0:	4b6a      	ldr	r3, [pc, #424]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	4a69      	ldr	r2, [pc, #420]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029a6:	f043 0301 	orr.w	r3, r3, #1
 80029aa:	6213      	str	r3, [r2, #32]
 80029ac:	e00b      	b.n	80029c6 <HAL_RCC_OscConfig+0x36e>
 80029ae:	4b67      	ldr	r3, [pc, #412]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029b0:	6a1b      	ldr	r3, [r3, #32]
 80029b2:	4a66      	ldr	r2, [pc, #408]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029b4:	f023 0301 	bic.w	r3, r3, #1
 80029b8:	6213      	str	r3, [r2, #32]
 80029ba:	4b64      	ldr	r3, [pc, #400]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	4a63      	ldr	r2, [pc, #396]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029c0:	f023 0304 	bic.w	r3, r3, #4
 80029c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d015      	beq.n	80029fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ce:	f7ff f94d 	bl	8001c6c <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029d4:	e00a      	b.n	80029ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d6:	f7ff f949 	bl	8001c6c <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e0ab      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ec:	4b57      	ldr	r3, [pc, #348]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0ee      	beq.n	80029d6 <HAL_RCC_OscConfig+0x37e>
 80029f8:	e014      	b.n	8002a24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fa:	f7ff f937 	bl	8001c6c <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a00:	e00a      	b.n	8002a18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a02:	f7ff f933 	bl	8001c6c <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d901      	bls.n	8002a18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a14:	2303      	movs	r3, #3
 8002a16:	e095      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a18:	4b4c      	ldr	r3, [pc, #304]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1ee      	bne.n	8002a02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a24:	7dfb      	ldrb	r3, [r7, #23]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d105      	bne.n	8002a36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a2a:	4b48      	ldr	r3, [pc, #288]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	4a47      	ldr	r2, [pc, #284]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 8081 	beq.w	8002b42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a40:	4b42      	ldr	r3, [pc, #264]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 030c 	and.w	r3, r3, #12
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d061      	beq.n	8002b10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d146      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a54:	4b3f      	ldr	r3, [pc, #252]	; (8002b54 <HAL_RCC_OscConfig+0x4fc>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5a:	f7ff f907 	bl	8001c6c <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a62:	f7ff f903 	bl	8001c6c <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e067      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a74:	4b35      	ldr	r3, [pc, #212]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f0      	bne.n	8002a62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a88:	d108      	bne.n	8002a9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a8a:	4b30      	ldr	r3, [pc, #192]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	492d      	ldr	r1, [pc, #180]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a9c:	4b2b      	ldr	r3, [pc, #172]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a19      	ldr	r1, [r3, #32]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	430b      	orrs	r3, r1
 8002aae:	4927      	ldr	r1, [pc, #156]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ab4:	4b27      	ldr	r3, [pc, #156]	; (8002b54 <HAL_RCC_OscConfig+0x4fc>)
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aba:	f7ff f8d7 	bl	8001c6c <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ac2:	f7ff f8d3 	bl	8001c6c <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e037      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad4:	4b1d      	ldr	r3, [pc, #116]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0f0      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x46a>
 8002ae0:	e02f      	b.n	8002b42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae2:	4b1c      	ldr	r3, [pc, #112]	; (8002b54 <HAL_RCC_OscConfig+0x4fc>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae8:	f7ff f8c0 	bl	8001c6c <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af0:	f7ff f8bc 	bl	8001c6c <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e020      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b02:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x498>
 8002b0e:	e018      	b.n	8002b42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e013      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b1c:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <HAL_RCC_OscConfig+0x4f4>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d106      	bne.n	8002b3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	40007000 	.word	0x40007000
 8002b54:	42420060 	.word	0x42420060

08002b58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e0d0      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b6c:	4b6a      	ldr	r3, [pc, #424]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d910      	bls.n	8002b9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b7a:	4b67      	ldr	r3, [pc, #412]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f023 0207 	bic.w	r2, r3, #7
 8002b82:	4965      	ldr	r1, [pc, #404]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b8a:	4b63      	ldr	r3, [pc, #396]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d001      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0b8      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d020      	beq.n	8002bea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d005      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bb4:	4b59      	ldr	r3, [pc, #356]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4a58      	ldr	r2, [pc, #352]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002bba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0308 	and.w	r3, r3, #8
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d005      	beq.n	8002bd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bcc:	4b53      	ldr	r3, [pc, #332]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	4a52      	ldr	r2, [pc, #328]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002bd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bd8:	4b50      	ldr	r3, [pc, #320]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	494d      	ldr	r1, [pc, #308]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d040      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d107      	bne.n	8002c0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bfe:	4b47      	ldr	r3, [pc, #284]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d115      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e07f      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d107      	bne.n	8002c26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c16:	4b41      	ldr	r3, [pc, #260]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d109      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e073      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c26:	4b3d      	ldr	r3, [pc, #244]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e06b      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c36:	4b39      	ldr	r3, [pc, #228]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f023 0203 	bic.w	r2, r3, #3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4936      	ldr	r1, [pc, #216]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c48:	f7ff f810 	bl	8001c6c <HAL_GetTick>
 8002c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4e:	e00a      	b.n	8002c66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c50:	f7ff f80c 	bl	8001c6c <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e053      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c66:	4b2d      	ldr	r3, [pc, #180]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 020c 	and.w	r2, r3, #12
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d1eb      	bne.n	8002c50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c78:	4b27      	ldr	r3, [pc, #156]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d210      	bcs.n	8002ca8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c86:	4b24      	ldr	r3, [pc, #144]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 0207 	bic.w	r2, r3, #7
 8002c8e:	4922      	ldr	r1, [pc, #136]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c96:	4b20      	ldr	r3, [pc, #128]	; (8002d18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d001      	beq.n	8002ca8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e032      	b.n	8002d0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d008      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cb4:	4b19      	ldr	r3, [pc, #100]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	4916      	ldr	r1, [pc, #88]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d009      	beq.n	8002ce6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cd2:	4b12      	ldr	r3, [pc, #72]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	00db      	lsls	r3, r3, #3
 8002ce0:	490e      	ldr	r1, [pc, #56]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ce6:	f000 f821 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8002cea:	4602      	mov	r2, r0
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	091b      	lsrs	r3, r3, #4
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	490a      	ldr	r1, [pc, #40]	; (8002d20 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf8:	5ccb      	ldrb	r3, [r1, r3]
 8002cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cfe:	4a09      	ldr	r2, [pc, #36]	; (8002d24 <HAL_RCC_ClockConfig+0x1cc>)
 8002d00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d02:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <HAL_RCC_ClockConfig+0x1d0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7fe ff6e 	bl	8001be8 <HAL_InitTick>

  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40022000 	.word	0x40022000
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	08004458 	.word	0x08004458
 8002d24:	20000010 	.word	0x20000010
 8002d28:	20000014 	.word	0x20000014

08002d2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d2c:	b490      	push	{r4, r7}
 8002d2e:	b08a      	sub	sp, #40	; 0x28
 8002d30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d32:	4b2a      	ldr	r3, [pc, #168]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d34:	1d3c      	adds	r4, r7, #4
 8002d36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d3c:	f240 2301 	movw	r3, #513	; 0x201
 8002d40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d56:	4b22      	ldr	r3, [pc, #136]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d002      	beq.n	8002d6c <HAL_RCC_GetSysClockFreq+0x40>
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_GetSysClockFreq+0x46>
 8002d6a:	e02d      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d6c:	4b1d      	ldr	r3, [pc, #116]	; (8002de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d6e:	623b      	str	r3, [r7, #32]
      break;
 8002d70:	e02d      	b.n	8002dce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	0c9b      	lsrs	r3, r3, #18
 8002d76:	f003 030f 	and.w	r3, r3, #15
 8002d7a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d7e:	4413      	add	r3, r2
 8002d80:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d84:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d013      	beq.n	8002db8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d90:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	0c5b      	lsrs	r3, r3, #17
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d9e:	4413      	add	r3, r2
 8002da0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002da4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	4a0e      	ldr	r2, [pc, #56]	; (8002de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002daa:	fb02 f203 	mul.w	r2, r2, r3
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
 8002db6:	e004      	b.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002dbc:	fb02 f303 	mul.w	r3, r2, r3
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc4:	623b      	str	r3, [r7, #32]
      break;
 8002dc6:	e002      	b.n	8002dce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dc8:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dca:	623b      	str	r3, [r7, #32]
      break;
 8002dcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dce:	6a3b      	ldr	r3, [r7, #32]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3728      	adds	r7, #40	; 0x28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc90      	pop	{r4, r7}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	08004160 	.word	0x08004160
 8002de0:	40021000 	.word	0x40021000
 8002de4:	007a1200 	.word	0x007a1200
 8002de8:	003d0900 	.word	0x003d0900

08002dec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002df0:	4b02      	ldr	r3, [pc, #8]	; (8002dfc <HAL_RCC_GetHCLKFreq+0x10>)
 8002df2:	681b      	ldr	r3, [r3, #0]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	20000010 	.word	0x20000010

08002e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e04:	f7ff fff2 	bl	8002dec <HAL_RCC_GetHCLKFreq>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	4903      	ldr	r1, [pc, #12]	; (8002e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e16:	5ccb      	ldrb	r3, [r1, r3]
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40021000 	.word	0x40021000
 8002e24:	08004468 	.word	0x08004468

08002e28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e2c:	f7ff ffde 	bl	8002dec <HAL_RCC_GetHCLKFreq>
 8002e30:	4602      	mov	r2, r0
 8002e32:	4b05      	ldr	r3, [pc, #20]	; (8002e48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	0adb      	lsrs	r3, r3, #11
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	4903      	ldr	r1, [pc, #12]	; (8002e4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e3e:	5ccb      	ldrb	r3, [r1, r3]
 8002e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	08004468 	.word	0x08004468

08002e50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e58:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <RCC_Delay+0x34>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a0a      	ldr	r2, [pc, #40]	; (8002e88 <RCC_Delay+0x38>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0a5b      	lsrs	r3, r3, #9
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e6c:	bf00      	nop
  }
  while (Delay --);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1e5a      	subs	r2, r3, #1
 8002e72:	60fa      	str	r2, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f9      	bne.n	8002e6c <RCC_Delay+0x1c>
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr
 8002e84:	20000010 	.word	0x20000010
 8002e88:	10624dd3 	.word	0x10624dd3

08002e8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e076      	b.n	8002f8c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d108      	bne.n	8002eb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002eae:	d009      	beq.n	8002ec4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]
 8002eb6:	e005      	b.n	8002ec4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d106      	bne.n	8002ee4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7fe fc62 	bl	80017a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002efa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002f0c:	431a      	orrs	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	431a      	orrs	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f34:	431a      	orrs	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f48:	ea42 0103 	orr.w	r1, r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	0c1a      	lsrs	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f002 0204 	and.w	r2, r2, #4
 8002f6a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	69da      	ldr	r2, [r3, #28]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f7a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3708      	adds	r7, #8
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e03f      	b.n	8003026 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fe fd62 	bl	8001a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2224      	movs	r2, #36	; 0x24
 8002fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fd6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 fb3f 	bl	800365c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	695a      	ldr	r2, [r3, #20]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ffc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800300c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2220      	movs	r2, #32
 8003020:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
	...

08003030 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08a      	sub	sp, #40	; 0x28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003050:	2300      	movs	r3, #0
 8003052:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d10d      	bne.n	8003082 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003068:	f003 0320 	and.w	r3, r3, #32
 800306c:	2b00      	cmp	r3, #0
 800306e:	d008      	beq.n	8003082 <HAL_UART_IRQHandler+0x52>
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	f003 0320 	and.w	r3, r3, #32
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fa44 	bl	8003508 <UART_Receive_IT>
      return;
 8003080:	e17b      	b.n	800337a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 80b1 	beq.w	80031ec <HAL_UART_IRQHandler+0x1bc>
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	f003 0301 	and.w	r3, r3, #1
 8003090:	2b00      	cmp	r3, #0
 8003092:	d105      	bne.n	80030a0 <HAL_UART_IRQHandler+0x70>
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 80a6 	beq.w	80031ec <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00a      	beq.n	80030c0 <HAL_UART_IRQHandler+0x90>
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	f043 0201 	orr.w	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c2:	f003 0304 	and.w	r3, r3, #4
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_UART_IRQHandler+0xb0>
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f043 0202 	orr.w	r2, r3, #2
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <HAL_UART_IRQHandler+0xd0>
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d005      	beq.n	8003100 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	f043 0204 	orr.w	r2, r3, #4
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00f      	beq.n	800312a <HAL_UART_IRQHandler+0xfa>
 800310a:	6a3b      	ldr	r3, [r7, #32]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	d104      	bne.n	800311e <HAL_UART_IRQHandler+0xee>
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	f043 0208 	orr.w	r2, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 811e 	beq.w	8003370 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d007      	beq.n	800314e <HAL_UART_IRQHandler+0x11e>
 800313e:	6a3b      	ldr	r3, [r7, #32]
 8003140:	f003 0320 	and.w	r3, r3, #32
 8003144:	2b00      	cmp	r3, #0
 8003146:	d002      	beq.n	800314e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	f000 f9dd 	bl	8003508 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003158:	2b00      	cmp	r3, #0
 800315a:	bf14      	ite	ne
 800315c:	2301      	movne	r3, #1
 800315e:	2300      	moveq	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <HAL_UART_IRQHandler+0x146>
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d031      	beq.n	80031da <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f91f 	bl	80033ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003186:	2b00      	cmp	r3, #0
 8003188:	d023      	beq.n	80031d2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695a      	ldr	r2, [r3, #20]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003198:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d013      	beq.n	80031ca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a6:	4a76      	ldr	r2, [pc, #472]	; (8003380 <HAL_UART_IRQHandler+0x350>)
 80031a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fe ff2c 	bl	800200c <HAL_DMA_Abort_IT>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d016      	beq.n	80031e8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031c4:	4610      	mov	r0, r2
 80031c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031c8:	e00e      	b.n	80031e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f8ec 	bl	80033a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d0:	e00a      	b.n	80031e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8e8 	bl	80033a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031d8:	e006      	b.n	80031e8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f8e4 	bl	80033a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80031e6:	e0c3      	b.n	8003370 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80031e8:	bf00      	nop
    return;
 80031ea:	e0c1      	b.n	8003370 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	f040 80a1 	bne.w	8003338 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	f003 0310 	and.w	r3, r3, #16
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 809b 	beq.w	8003338 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003202:	6a3b      	ldr	r3, [r7, #32]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 8095 	beq.w	8003338 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800322e:	2b00      	cmp	r3, #0
 8003230:	d04e      	beq.n	80032d0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800323c:	8a3b      	ldrh	r3, [r7, #16]
 800323e:	2b00      	cmp	r3, #0
 8003240:	f000 8098 	beq.w	8003374 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003248:	8a3a      	ldrh	r2, [r7, #16]
 800324a:	429a      	cmp	r2, r3
 800324c:	f080 8092 	bcs.w	8003374 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	8a3a      	ldrh	r2, [r7, #16]
 8003254:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	2b20      	cmp	r3, #32
 800325e:	d02b      	beq.n	80032b8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68da      	ldr	r2, [r3, #12]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800326e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695a      	ldr	r2, [r3, #20]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 0201 	bic.w	r2, r2, #1
 800327e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	695a      	ldr	r2, [r3, #20]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800328e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2220      	movs	r2, #32
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0210 	bic.w	r2, r2, #16
 80032ac:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7fe fe70 	bl	8001f98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	4619      	mov	r1, r3
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f7fd fd6f 	bl	8000dac <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80032ce:	e051      	b.n	8003374 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d047      	beq.n	8003378 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80032e8:	8a7b      	ldrh	r3, [r7, #18]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d044      	beq.n	8003378 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80032fc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695a      	ldr	r2, [r3, #20]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0201 	bic.w	r2, r2, #1
 800330c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2220      	movs	r2, #32
 8003312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0210 	bic.w	r2, r2, #16
 800332a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800332c:	8a7b      	ldrh	r3, [r7, #18]
 800332e:	4619      	mov	r1, r3
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7fd fd3b 	bl	8000dac <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8003336:	e01f      	b.n	8003378 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800333e:	2b00      	cmp	r3, #0
 8003340:	d008      	beq.n	8003354 <HAL_UART_IRQHandler+0x324>
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003348:	2b00      	cmp	r3, #0
 800334a:	d003      	beq.n	8003354 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 f874 	bl	800343a <UART_Transmit_IT>
    return;
 8003352:	e012      	b.n	800337a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <HAL_UART_IRQHandler+0x34a>
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003364:	2b00      	cmp	r3, #0
 8003366:	d008      	beq.n	800337a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f8b5 	bl	80034d8 <UART_EndTransmit_IT>
    return;
 800336e:	e004      	b.n	800337a <HAL_UART_IRQHandler+0x34a>
    return;
 8003370:	bf00      	nop
 8003372:	e002      	b.n	800337a <HAL_UART_IRQHandler+0x34a>
      return;
 8003374:	bf00      	nop
 8003376:	e000      	b.n	800337a <HAL_UART_IRQHandler+0x34a>
      return;
 8003378:	bf00      	nop
  }
}
 800337a:	3728      	adds	r7, #40	; 0x28
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	08003413 	.word	0x08003413

08003384 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr

08003396 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003396:	b480      	push	{r7}
 8003398:	b083      	sub	sp, #12
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800339e:	bf00      	nop
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80033b0:	bf00      	nop
 80033b2:	370c      	adds	r7, #12
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bc80      	pop	{r7}
 80033b8:	4770      	bx	lr

080033ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80033d0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	695a      	ldr	r2, [r3, #20]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0201 	bic.w	r2, r2, #1
 80033e0:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d107      	bne.n	80033fa <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68da      	ldr	r2, [r3, #12]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0210 	bic.w	r2, r2, #16
 80033f8:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2220      	movs	r2, #32
 80033fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr

08003412 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f7ff ffbb 	bl	80033a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003432:	bf00      	nop
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800343a:	b480      	push	{r7}
 800343c:	b085      	sub	sp, #20
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b21      	cmp	r3, #33	; 0x21
 800344c:	d13e      	bne.n	80034cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003456:	d114      	bne.n	8003482 <UART_Transmit_IT+0x48>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d110      	bne.n	8003482 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	881b      	ldrh	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003474:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a1b      	ldr	r3, [r3, #32]
 800347a:	1c9a      	adds	r2, r3, #2
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	621a      	str	r2, [r3, #32]
 8003480:	e008      	b.n	8003494 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	1c59      	adds	r1, r3, #1
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6211      	str	r1, [r2, #32]
 800348c:	781a      	ldrb	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003498:	b29b      	uxth	r3, r3
 800349a:	3b01      	subs	r3, #1
 800349c:	b29b      	uxth	r3, r3
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	4619      	mov	r1, r3
 80034a2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10f      	bne.n	80034c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80034c8:	2300      	movs	r3, #0
 80034ca:	e000      	b.n	80034ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80034cc:	2302      	movs	r3, #2
  }
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr

080034d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f7ff ff43 	bl	8003384 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b22      	cmp	r3, #34	; 0x22
 800351a:	f040 8099 	bne.w	8003650 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003526:	d117      	bne.n	8003558 <UART_Receive_IT+0x50>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	691b      	ldr	r3, [r3, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d113      	bne.n	8003558 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003538:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	b29b      	uxth	r3, r3
 8003542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003546:	b29a      	uxth	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003550:	1c9a      	adds	r2, r3, #2
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	629a      	str	r2, [r3, #40]	; 0x28
 8003556:	e026      	b.n	80035a6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356a:	d007      	beq.n	800357c <UART_Receive_IT+0x74>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10a      	bne.n	800358a <UART_Receive_IT+0x82>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d106      	bne.n	800358a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	b2da      	uxtb	r2, r3
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	701a      	strb	r2, [r3, #0]
 8003588:	e008      	b.n	800359c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003596:	b2da      	uxtb	r2, r3
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	1c5a      	adds	r2, r3, #1
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	4619      	mov	r1, r3
 80035b4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d148      	bne.n	800364c <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68da      	ldr	r2, [r3, #12]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0220 	bic.w	r2, r2, #32
 80035c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68da      	ldr	r2, [r3, #12]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695a      	ldr	r2, [r3, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f022 0201 	bic.w	r2, r2, #1
 80035e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2220      	movs	r2, #32
 80035ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d123      	bne.n	8003642 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68da      	ldr	r2, [r3, #12]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0210 	bic.w	r2, r2, #16
 800360e:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0310 	and.w	r3, r3, #16
 800361a:	2b10      	cmp	r3, #16
 800361c:	d10a      	bne.n	8003634 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	60fb      	str	r3, [r7, #12]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003638:	4619      	mov	r1, r3
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd fbb6 	bl	8000dac <HAL_UARTEx_RxEventCallback>
 8003640:	e002      	b.n	8003648 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff fea7 	bl	8003396 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003648:	2300      	movs	r3, #0
 800364a:	e002      	b.n	8003652 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800364c:	2300      	movs	r3, #0
 800364e:	e000      	b.n	8003652 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003650:	2302      	movs	r3, #2
  }
}
 8003652:	4618      	mov	r0, r3
 8003654:	3718      	adds	r7, #24
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
	...

0800365c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	4313      	orrs	r3, r2
 800368a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003696:	f023 030c 	bic.w	r3, r3, #12
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6812      	ldr	r2, [r2, #0]
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	430b      	orrs	r3, r1
 80036a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699a      	ldr	r2, [r3, #24]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	430a      	orrs	r2, r1
 80036b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a2c      	ldr	r2, [pc, #176]	; (8003770 <UART_SetConfig+0x114>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d103      	bne.n	80036cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80036c4:	f7ff fbb0 	bl	8002e28 <HAL_RCC_GetPCLK2Freq>
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	e002      	b.n	80036d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80036cc:	f7ff fb98 	bl	8002e00 <HAL_RCC_GetPCLK1Freq>
 80036d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	4613      	mov	r3, r2
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	4413      	add	r3, r2
 80036da:	009a      	lsls	r2, r3, #2
 80036dc:	441a      	add	r2, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e8:	4a22      	ldr	r2, [pc, #136]	; (8003774 <UART_SetConfig+0x118>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	0119      	lsls	r1, r3, #4
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4613      	mov	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	4413      	add	r3, r2
 80036fa:	009a      	lsls	r2, r3, #2
 80036fc:	441a      	add	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	fbb2 f2f3 	udiv	r2, r2, r3
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <UART_SetConfig+0x118>)
 800370a:	fba3 0302 	umull	r0, r3, r3, r2
 800370e:	095b      	lsrs	r3, r3, #5
 8003710:	2064      	movs	r0, #100	; 0x64
 8003712:	fb00 f303 	mul.w	r3, r0, r3
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	3332      	adds	r3, #50	; 0x32
 800371c:	4a15      	ldr	r2, [pc, #84]	; (8003774 <UART_SetConfig+0x118>)
 800371e:	fba2 2303 	umull	r2, r3, r2, r3
 8003722:	095b      	lsrs	r3, r3, #5
 8003724:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003728:	4419      	add	r1, r3
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009a      	lsls	r2, r3, #2
 8003734:	441a      	add	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003740:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <UART_SetConfig+0x118>)
 8003742:	fba3 0302 	umull	r0, r3, r3, r2
 8003746:	095b      	lsrs	r3, r3, #5
 8003748:	2064      	movs	r0, #100	; 0x64
 800374a:	fb00 f303 	mul.w	r3, r0, r3
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	3332      	adds	r3, #50	; 0x32
 8003754:	4a07      	ldr	r2, [pc, #28]	; (8003774 <UART_SetConfig+0x118>)
 8003756:	fba2 2303 	umull	r2, r3, r2, r3
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	f003 020f 	and.w	r2, r3, #15
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	440a      	add	r2, r1
 8003766:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003768:	bf00      	nop
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40013800 	.word	0x40013800
 8003774:	51eb851f 	.word	0x51eb851f

08003778 <__errno>:
 8003778:	4b01      	ldr	r3, [pc, #4]	; (8003780 <__errno+0x8>)
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	2000001c 	.word	0x2000001c

08003784 <__libc_init_array>:
 8003784:	b570      	push	{r4, r5, r6, lr}
 8003786:	2600      	movs	r6, #0
 8003788:	4d0c      	ldr	r5, [pc, #48]	; (80037bc <__libc_init_array+0x38>)
 800378a:	4c0d      	ldr	r4, [pc, #52]	; (80037c0 <__libc_init_array+0x3c>)
 800378c:	1b64      	subs	r4, r4, r5
 800378e:	10a4      	asrs	r4, r4, #2
 8003790:	42a6      	cmp	r6, r4
 8003792:	d109      	bne.n	80037a8 <__libc_init_array+0x24>
 8003794:	f000 fc5c 	bl	8004050 <_init>
 8003798:	2600      	movs	r6, #0
 800379a:	4d0a      	ldr	r5, [pc, #40]	; (80037c4 <__libc_init_array+0x40>)
 800379c:	4c0a      	ldr	r4, [pc, #40]	; (80037c8 <__libc_init_array+0x44>)
 800379e:	1b64      	subs	r4, r4, r5
 80037a0:	10a4      	asrs	r4, r4, #2
 80037a2:	42a6      	cmp	r6, r4
 80037a4:	d105      	bne.n	80037b2 <__libc_init_array+0x2e>
 80037a6:	bd70      	pop	{r4, r5, r6, pc}
 80037a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037ac:	4798      	blx	r3
 80037ae:	3601      	adds	r6, #1
 80037b0:	e7ee      	b.n	8003790 <__libc_init_array+0xc>
 80037b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037b6:	4798      	blx	r3
 80037b8:	3601      	adds	r6, #1
 80037ba:	e7f2      	b.n	80037a2 <__libc_init_array+0x1e>
 80037bc:	080044a4 	.word	0x080044a4
 80037c0:	080044a4 	.word	0x080044a4
 80037c4:	080044a4 	.word	0x080044a4
 80037c8:	080044a8 	.word	0x080044a8

080037cc <memcpy>:
 80037cc:	440a      	add	r2, r1
 80037ce:	4291      	cmp	r1, r2
 80037d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80037d4:	d100      	bne.n	80037d8 <memcpy+0xc>
 80037d6:	4770      	bx	lr
 80037d8:	b510      	push	{r4, lr}
 80037da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037de:	4291      	cmp	r1, r2
 80037e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037e4:	d1f9      	bne.n	80037da <memcpy+0xe>
 80037e6:	bd10      	pop	{r4, pc}

080037e8 <memset>:
 80037e8:	4603      	mov	r3, r0
 80037ea:	4402      	add	r2, r0
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d100      	bne.n	80037f2 <memset+0xa>
 80037f0:	4770      	bx	lr
 80037f2:	f803 1b01 	strb.w	r1, [r3], #1
 80037f6:	e7f9      	b.n	80037ec <memset+0x4>

080037f8 <siprintf>:
 80037f8:	b40e      	push	{r1, r2, r3}
 80037fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80037fe:	b500      	push	{lr}
 8003800:	b09c      	sub	sp, #112	; 0x70
 8003802:	ab1d      	add	r3, sp, #116	; 0x74
 8003804:	9002      	str	r0, [sp, #8]
 8003806:	9006      	str	r0, [sp, #24]
 8003808:	9107      	str	r1, [sp, #28]
 800380a:	9104      	str	r1, [sp, #16]
 800380c:	4808      	ldr	r0, [pc, #32]	; (8003830 <siprintf+0x38>)
 800380e:	4909      	ldr	r1, [pc, #36]	; (8003834 <siprintf+0x3c>)
 8003810:	f853 2b04 	ldr.w	r2, [r3], #4
 8003814:	9105      	str	r1, [sp, #20]
 8003816:	6800      	ldr	r0, [r0, #0]
 8003818:	a902      	add	r1, sp, #8
 800381a:	9301      	str	r3, [sp, #4]
 800381c:	f000 f868 	bl	80038f0 <_svfiprintf_r>
 8003820:	2200      	movs	r2, #0
 8003822:	9b02      	ldr	r3, [sp, #8]
 8003824:	701a      	strb	r2, [r3, #0]
 8003826:	b01c      	add	sp, #112	; 0x70
 8003828:	f85d eb04 	ldr.w	lr, [sp], #4
 800382c:	b003      	add	sp, #12
 800382e:	4770      	bx	lr
 8003830:	2000001c 	.word	0x2000001c
 8003834:	ffff0208 	.word	0xffff0208

08003838 <__ssputs_r>:
 8003838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800383c:	688e      	ldr	r6, [r1, #8]
 800383e:	4682      	mov	sl, r0
 8003840:	429e      	cmp	r6, r3
 8003842:	460c      	mov	r4, r1
 8003844:	4690      	mov	r8, r2
 8003846:	461f      	mov	r7, r3
 8003848:	d838      	bhi.n	80038bc <__ssputs_r+0x84>
 800384a:	898a      	ldrh	r2, [r1, #12]
 800384c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003850:	d032      	beq.n	80038b8 <__ssputs_r+0x80>
 8003852:	6825      	ldr	r5, [r4, #0]
 8003854:	6909      	ldr	r1, [r1, #16]
 8003856:	3301      	adds	r3, #1
 8003858:	eba5 0901 	sub.w	r9, r5, r1
 800385c:	6965      	ldr	r5, [r4, #20]
 800385e:	444b      	add	r3, r9
 8003860:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003864:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003868:	106d      	asrs	r5, r5, #1
 800386a:	429d      	cmp	r5, r3
 800386c:	bf38      	it	cc
 800386e:	461d      	movcc	r5, r3
 8003870:	0553      	lsls	r3, r2, #21
 8003872:	d531      	bpl.n	80038d8 <__ssputs_r+0xa0>
 8003874:	4629      	mov	r1, r5
 8003876:	f000 fb45 	bl	8003f04 <_malloc_r>
 800387a:	4606      	mov	r6, r0
 800387c:	b950      	cbnz	r0, 8003894 <__ssputs_r+0x5c>
 800387e:	230c      	movs	r3, #12
 8003880:	f04f 30ff 	mov.w	r0, #4294967295
 8003884:	f8ca 3000 	str.w	r3, [sl]
 8003888:	89a3      	ldrh	r3, [r4, #12]
 800388a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800388e:	81a3      	strh	r3, [r4, #12]
 8003890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003894:	464a      	mov	r2, r9
 8003896:	6921      	ldr	r1, [r4, #16]
 8003898:	f7ff ff98 	bl	80037cc <memcpy>
 800389c:	89a3      	ldrh	r3, [r4, #12]
 800389e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038a6:	81a3      	strh	r3, [r4, #12]
 80038a8:	6126      	str	r6, [r4, #16]
 80038aa:	444e      	add	r6, r9
 80038ac:	6026      	str	r6, [r4, #0]
 80038ae:	463e      	mov	r6, r7
 80038b0:	6165      	str	r5, [r4, #20]
 80038b2:	eba5 0509 	sub.w	r5, r5, r9
 80038b6:	60a5      	str	r5, [r4, #8]
 80038b8:	42be      	cmp	r6, r7
 80038ba:	d900      	bls.n	80038be <__ssputs_r+0x86>
 80038bc:	463e      	mov	r6, r7
 80038be:	4632      	mov	r2, r6
 80038c0:	4641      	mov	r1, r8
 80038c2:	6820      	ldr	r0, [r4, #0]
 80038c4:	f000 fab8 	bl	8003e38 <memmove>
 80038c8:	68a3      	ldr	r3, [r4, #8]
 80038ca:	6822      	ldr	r2, [r4, #0]
 80038cc:	1b9b      	subs	r3, r3, r6
 80038ce:	4432      	add	r2, r6
 80038d0:	2000      	movs	r0, #0
 80038d2:	60a3      	str	r3, [r4, #8]
 80038d4:	6022      	str	r2, [r4, #0]
 80038d6:	e7db      	b.n	8003890 <__ssputs_r+0x58>
 80038d8:	462a      	mov	r2, r5
 80038da:	f000 fb6d 	bl	8003fb8 <_realloc_r>
 80038de:	4606      	mov	r6, r0
 80038e0:	2800      	cmp	r0, #0
 80038e2:	d1e1      	bne.n	80038a8 <__ssputs_r+0x70>
 80038e4:	4650      	mov	r0, sl
 80038e6:	6921      	ldr	r1, [r4, #16]
 80038e8:	f000 fac0 	bl	8003e6c <_free_r>
 80038ec:	e7c7      	b.n	800387e <__ssputs_r+0x46>
	...

080038f0 <_svfiprintf_r>:
 80038f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038f4:	4698      	mov	r8, r3
 80038f6:	898b      	ldrh	r3, [r1, #12]
 80038f8:	4607      	mov	r7, r0
 80038fa:	061b      	lsls	r3, r3, #24
 80038fc:	460d      	mov	r5, r1
 80038fe:	4614      	mov	r4, r2
 8003900:	b09d      	sub	sp, #116	; 0x74
 8003902:	d50e      	bpl.n	8003922 <_svfiprintf_r+0x32>
 8003904:	690b      	ldr	r3, [r1, #16]
 8003906:	b963      	cbnz	r3, 8003922 <_svfiprintf_r+0x32>
 8003908:	2140      	movs	r1, #64	; 0x40
 800390a:	f000 fafb 	bl	8003f04 <_malloc_r>
 800390e:	6028      	str	r0, [r5, #0]
 8003910:	6128      	str	r0, [r5, #16]
 8003912:	b920      	cbnz	r0, 800391e <_svfiprintf_r+0x2e>
 8003914:	230c      	movs	r3, #12
 8003916:	603b      	str	r3, [r7, #0]
 8003918:	f04f 30ff 	mov.w	r0, #4294967295
 800391c:	e0d1      	b.n	8003ac2 <_svfiprintf_r+0x1d2>
 800391e:	2340      	movs	r3, #64	; 0x40
 8003920:	616b      	str	r3, [r5, #20]
 8003922:	2300      	movs	r3, #0
 8003924:	9309      	str	r3, [sp, #36]	; 0x24
 8003926:	2320      	movs	r3, #32
 8003928:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800392c:	2330      	movs	r3, #48	; 0x30
 800392e:	f04f 0901 	mov.w	r9, #1
 8003932:	f8cd 800c 	str.w	r8, [sp, #12]
 8003936:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003adc <_svfiprintf_r+0x1ec>
 800393a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800393e:	4623      	mov	r3, r4
 8003940:	469a      	mov	sl, r3
 8003942:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003946:	b10a      	cbz	r2, 800394c <_svfiprintf_r+0x5c>
 8003948:	2a25      	cmp	r2, #37	; 0x25
 800394a:	d1f9      	bne.n	8003940 <_svfiprintf_r+0x50>
 800394c:	ebba 0b04 	subs.w	fp, sl, r4
 8003950:	d00b      	beq.n	800396a <_svfiprintf_r+0x7a>
 8003952:	465b      	mov	r3, fp
 8003954:	4622      	mov	r2, r4
 8003956:	4629      	mov	r1, r5
 8003958:	4638      	mov	r0, r7
 800395a:	f7ff ff6d 	bl	8003838 <__ssputs_r>
 800395e:	3001      	adds	r0, #1
 8003960:	f000 80aa 	beq.w	8003ab8 <_svfiprintf_r+0x1c8>
 8003964:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003966:	445a      	add	r2, fp
 8003968:	9209      	str	r2, [sp, #36]	; 0x24
 800396a:	f89a 3000 	ldrb.w	r3, [sl]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80a2 	beq.w	8003ab8 <_svfiprintf_r+0x1c8>
 8003974:	2300      	movs	r3, #0
 8003976:	f04f 32ff 	mov.w	r2, #4294967295
 800397a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800397e:	f10a 0a01 	add.w	sl, sl, #1
 8003982:	9304      	str	r3, [sp, #16]
 8003984:	9307      	str	r3, [sp, #28]
 8003986:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800398a:	931a      	str	r3, [sp, #104]	; 0x68
 800398c:	4654      	mov	r4, sl
 800398e:	2205      	movs	r2, #5
 8003990:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003994:	4851      	ldr	r0, [pc, #324]	; (8003adc <_svfiprintf_r+0x1ec>)
 8003996:	f000 fa41 	bl	8003e1c <memchr>
 800399a:	9a04      	ldr	r2, [sp, #16]
 800399c:	b9d8      	cbnz	r0, 80039d6 <_svfiprintf_r+0xe6>
 800399e:	06d0      	lsls	r0, r2, #27
 80039a0:	bf44      	itt	mi
 80039a2:	2320      	movmi	r3, #32
 80039a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039a8:	0711      	lsls	r1, r2, #28
 80039aa:	bf44      	itt	mi
 80039ac:	232b      	movmi	r3, #43	; 0x2b
 80039ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039b2:	f89a 3000 	ldrb.w	r3, [sl]
 80039b6:	2b2a      	cmp	r3, #42	; 0x2a
 80039b8:	d015      	beq.n	80039e6 <_svfiprintf_r+0xf6>
 80039ba:	4654      	mov	r4, sl
 80039bc:	2000      	movs	r0, #0
 80039be:	f04f 0c0a 	mov.w	ip, #10
 80039c2:	9a07      	ldr	r2, [sp, #28]
 80039c4:	4621      	mov	r1, r4
 80039c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039ca:	3b30      	subs	r3, #48	; 0x30
 80039cc:	2b09      	cmp	r3, #9
 80039ce:	d94e      	bls.n	8003a6e <_svfiprintf_r+0x17e>
 80039d0:	b1b0      	cbz	r0, 8003a00 <_svfiprintf_r+0x110>
 80039d2:	9207      	str	r2, [sp, #28]
 80039d4:	e014      	b.n	8003a00 <_svfiprintf_r+0x110>
 80039d6:	eba0 0308 	sub.w	r3, r0, r8
 80039da:	fa09 f303 	lsl.w	r3, r9, r3
 80039de:	4313      	orrs	r3, r2
 80039e0:	46a2      	mov	sl, r4
 80039e2:	9304      	str	r3, [sp, #16]
 80039e4:	e7d2      	b.n	800398c <_svfiprintf_r+0x9c>
 80039e6:	9b03      	ldr	r3, [sp, #12]
 80039e8:	1d19      	adds	r1, r3, #4
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	9103      	str	r1, [sp, #12]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	bfbb      	ittet	lt
 80039f2:	425b      	neglt	r3, r3
 80039f4:	f042 0202 	orrlt.w	r2, r2, #2
 80039f8:	9307      	strge	r3, [sp, #28]
 80039fa:	9307      	strlt	r3, [sp, #28]
 80039fc:	bfb8      	it	lt
 80039fe:	9204      	strlt	r2, [sp, #16]
 8003a00:	7823      	ldrb	r3, [r4, #0]
 8003a02:	2b2e      	cmp	r3, #46	; 0x2e
 8003a04:	d10c      	bne.n	8003a20 <_svfiprintf_r+0x130>
 8003a06:	7863      	ldrb	r3, [r4, #1]
 8003a08:	2b2a      	cmp	r3, #42	; 0x2a
 8003a0a:	d135      	bne.n	8003a78 <_svfiprintf_r+0x188>
 8003a0c:	9b03      	ldr	r3, [sp, #12]
 8003a0e:	3402      	adds	r4, #2
 8003a10:	1d1a      	adds	r2, r3, #4
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	9203      	str	r2, [sp, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	bfb8      	it	lt
 8003a1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a1e:	9305      	str	r3, [sp, #20]
 8003a20:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003aec <_svfiprintf_r+0x1fc>
 8003a24:	2203      	movs	r2, #3
 8003a26:	4650      	mov	r0, sl
 8003a28:	7821      	ldrb	r1, [r4, #0]
 8003a2a:	f000 f9f7 	bl	8003e1c <memchr>
 8003a2e:	b140      	cbz	r0, 8003a42 <_svfiprintf_r+0x152>
 8003a30:	2340      	movs	r3, #64	; 0x40
 8003a32:	eba0 000a 	sub.w	r0, r0, sl
 8003a36:	fa03 f000 	lsl.w	r0, r3, r0
 8003a3a:	9b04      	ldr	r3, [sp, #16]
 8003a3c:	3401      	adds	r4, #1
 8003a3e:	4303      	orrs	r3, r0
 8003a40:	9304      	str	r3, [sp, #16]
 8003a42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a46:	2206      	movs	r2, #6
 8003a48:	4825      	ldr	r0, [pc, #148]	; (8003ae0 <_svfiprintf_r+0x1f0>)
 8003a4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a4e:	f000 f9e5 	bl	8003e1c <memchr>
 8003a52:	2800      	cmp	r0, #0
 8003a54:	d038      	beq.n	8003ac8 <_svfiprintf_r+0x1d8>
 8003a56:	4b23      	ldr	r3, [pc, #140]	; (8003ae4 <_svfiprintf_r+0x1f4>)
 8003a58:	bb1b      	cbnz	r3, 8003aa2 <_svfiprintf_r+0x1b2>
 8003a5a:	9b03      	ldr	r3, [sp, #12]
 8003a5c:	3307      	adds	r3, #7
 8003a5e:	f023 0307 	bic.w	r3, r3, #7
 8003a62:	3308      	adds	r3, #8
 8003a64:	9303      	str	r3, [sp, #12]
 8003a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a68:	4433      	add	r3, r6
 8003a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8003a6c:	e767      	b.n	800393e <_svfiprintf_r+0x4e>
 8003a6e:	460c      	mov	r4, r1
 8003a70:	2001      	movs	r0, #1
 8003a72:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a76:	e7a5      	b.n	80039c4 <_svfiprintf_r+0xd4>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f04f 0c0a 	mov.w	ip, #10
 8003a7e:	4619      	mov	r1, r3
 8003a80:	3401      	adds	r4, #1
 8003a82:	9305      	str	r3, [sp, #20]
 8003a84:	4620      	mov	r0, r4
 8003a86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a8a:	3a30      	subs	r2, #48	; 0x30
 8003a8c:	2a09      	cmp	r2, #9
 8003a8e:	d903      	bls.n	8003a98 <_svfiprintf_r+0x1a8>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0c5      	beq.n	8003a20 <_svfiprintf_r+0x130>
 8003a94:	9105      	str	r1, [sp, #20]
 8003a96:	e7c3      	b.n	8003a20 <_svfiprintf_r+0x130>
 8003a98:	4604      	mov	r4, r0
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003aa0:	e7f0      	b.n	8003a84 <_svfiprintf_r+0x194>
 8003aa2:	ab03      	add	r3, sp, #12
 8003aa4:	9300      	str	r3, [sp, #0]
 8003aa6:	462a      	mov	r2, r5
 8003aa8:	4638      	mov	r0, r7
 8003aaa:	4b0f      	ldr	r3, [pc, #60]	; (8003ae8 <_svfiprintf_r+0x1f8>)
 8003aac:	a904      	add	r1, sp, #16
 8003aae:	f3af 8000 	nop.w
 8003ab2:	1c42      	adds	r2, r0, #1
 8003ab4:	4606      	mov	r6, r0
 8003ab6:	d1d6      	bne.n	8003a66 <_svfiprintf_r+0x176>
 8003ab8:	89ab      	ldrh	r3, [r5, #12]
 8003aba:	065b      	lsls	r3, r3, #25
 8003abc:	f53f af2c 	bmi.w	8003918 <_svfiprintf_r+0x28>
 8003ac0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ac2:	b01d      	add	sp, #116	; 0x74
 8003ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac8:	ab03      	add	r3, sp, #12
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	462a      	mov	r2, r5
 8003ace:	4638      	mov	r0, r7
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <_svfiprintf_r+0x1f8>)
 8003ad2:	a904      	add	r1, sp, #16
 8003ad4:	f000 f87c 	bl	8003bd0 <_printf_i>
 8003ad8:	e7eb      	b.n	8003ab2 <_svfiprintf_r+0x1c2>
 8003ada:	bf00      	nop
 8003adc:	08004470 	.word	0x08004470
 8003ae0:	0800447a 	.word	0x0800447a
 8003ae4:	00000000 	.word	0x00000000
 8003ae8:	08003839 	.word	0x08003839
 8003aec:	08004476 	.word	0x08004476

08003af0 <_printf_common>:
 8003af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003af4:	4616      	mov	r6, r2
 8003af6:	4699      	mov	r9, r3
 8003af8:	688a      	ldr	r2, [r1, #8]
 8003afa:	690b      	ldr	r3, [r1, #16]
 8003afc:	4607      	mov	r7, r0
 8003afe:	4293      	cmp	r3, r2
 8003b00:	bfb8      	it	lt
 8003b02:	4613      	movlt	r3, r2
 8003b04:	6033      	str	r3, [r6, #0]
 8003b06:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b0a:	460c      	mov	r4, r1
 8003b0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b10:	b10a      	cbz	r2, 8003b16 <_printf_common+0x26>
 8003b12:	3301      	adds	r3, #1
 8003b14:	6033      	str	r3, [r6, #0]
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	0699      	lsls	r1, r3, #26
 8003b1a:	bf42      	ittt	mi
 8003b1c:	6833      	ldrmi	r3, [r6, #0]
 8003b1e:	3302      	addmi	r3, #2
 8003b20:	6033      	strmi	r3, [r6, #0]
 8003b22:	6825      	ldr	r5, [r4, #0]
 8003b24:	f015 0506 	ands.w	r5, r5, #6
 8003b28:	d106      	bne.n	8003b38 <_printf_common+0x48>
 8003b2a:	f104 0a19 	add.w	sl, r4, #25
 8003b2e:	68e3      	ldr	r3, [r4, #12]
 8003b30:	6832      	ldr	r2, [r6, #0]
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	42ab      	cmp	r3, r5
 8003b36:	dc28      	bgt.n	8003b8a <_printf_common+0x9a>
 8003b38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b3c:	1e13      	subs	r3, r2, #0
 8003b3e:	6822      	ldr	r2, [r4, #0]
 8003b40:	bf18      	it	ne
 8003b42:	2301      	movne	r3, #1
 8003b44:	0692      	lsls	r2, r2, #26
 8003b46:	d42d      	bmi.n	8003ba4 <_printf_common+0xb4>
 8003b48:	4649      	mov	r1, r9
 8003b4a:	4638      	mov	r0, r7
 8003b4c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b50:	47c0      	blx	r8
 8003b52:	3001      	adds	r0, #1
 8003b54:	d020      	beq.n	8003b98 <_printf_common+0xa8>
 8003b56:	6823      	ldr	r3, [r4, #0]
 8003b58:	68e5      	ldr	r5, [r4, #12]
 8003b5a:	f003 0306 	and.w	r3, r3, #6
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	bf18      	it	ne
 8003b62:	2500      	movne	r5, #0
 8003b64:	6832      	ldr	r2, [r6, #0]
 8003b66:	f04f 0600 	mov.w	r6, #0
 8003b6a:	68a3      	ldr	r3, [r4, #8]
 8003b6c:	bf08      	it	eq
 8003b6e:	1aad      	subeq	r5, r5, r2
 8003b70:	6922      	ldr	r2, [r4, #16]
 8003b72:	bf08      	it	eq
 8003b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	bfc4      	itt	gt
 8003b7c:	1a9b      	subgt	r3, r3, r2
 8003b7e:	18ed      	addgt	r5, r5, r3
 8003b80:	341a      	adds	r4, #26
 8003b82:	42b5      	cmp	r5, r6
 8003b84:	d11a      	bne.n	8003bbc <_printf_common+0xcc>
 8003b86:	2000      	movs	r0, #0
 8003b88:	e008      	b.n	8003b9c <_printf_common+0xac>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	4652      	mov	r2, sl
 8003b8e:	4649      	mov	r1, r9
 8003b90:	4638      	mov	r0, r7
 8003b92:	47c0      	blx	r8
 8003b94:	3001      	adds	r0, #1
 8003b96:	d103      	bne.n	8003ba0 <_printf_common+0xb0>
 8003b98:	f04f 30ff 	mov.w	r0, #4294967295
 8003b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ba0:	3501      	adds	r5, #1
 8003ba2:	e7c4      	b.n	8003b2e <_printf_common+0x3e>
 8003ba4:	2030      	movs	r0, #48	; 0x30
 8003ba6:	18e1      	adds	r1, r4, r3
 8003ba8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bb2:	4422      	add	r2, r4
 8003bb4:	3302      	adds	r3, #2
 8003bb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003bba:	e7c5      	b.n	8003b48 <_printf_common+0x58>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	4622      	mov	r2, r4
 8003bc0:	4649      	mov	r1, r9
 8003bc2:	4638      	mov	r0, r7
 8003bc4:	47c0      	blx	r8
 8003bc6:	3001      	adds	r0, #1
 8003bc8:	d0e6      	beq.n	8003b98 <_printf_common+0xa8>
 8003bca:	3601      	adds	r6, #1
 8003bcc:	e7d9      	b.n	8003b82 <_printf_common+0x92>
	...

08003bd0 <_printf_i>:
 8003bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bd4:	460c      	mov	r4, r1
 8003bd6:	7e27      	ldrb	r7, [r4, #24]
 8003bd8:	4691      	mov	r9, r2
 8003bda:	2f78      	cmp	r7, #120	; 0x78
 8003bdc:	4680      	mov	r8, r0
 8003bde:	469a      	mov	sl, r3
 8003be0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003be2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003be6:	d807      	bhi.n	8003bf8 <_printf_i+0x28>
 8003be8:	2f62      	cmp	r7, #98	; 0x62
 8003bea:	d80a      	bhi.n	8003c02 <_printf_i+0x32>
 8003bec:	2f00      	cmp	r7, #0
 8003bee:	f000 80d9 	beq.w	8003da4 <_printf_i+0x1d4>
 8003bf2:	2f58      	cmp	r7, #88	; 0x58
 8003bf4:	f000 80a4 	beq.w	8003d40 <_printf_i+0x170>
 8003bf8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003bfc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003c00:	e03a      	b.n	8003c78 <_printf_i+0xa8>
 8003c02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003c06:	2b15      	cmp	r3, #21
 8003c08:	d8f6      	bhi.n	8003bf8 <_printf_i+0x28>
 8003c0a:	a001      	add	r0, pc, #4	; (adr r0, 8003c10 <_printf_i+0x40>)
 8003c0c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003c10:	08003c69 	.word	0x08003c69
 8003c14:	08003c7d 	.word	0x08003c7d
 8003c18:	08003bf9 	.word	0x08003bf9
 8003c1c:	08003bf9 	.word	0x08003bf9
 8003c20:	08003bf9 	.word	0x08003bf9
 8003c24:	08003bf9 	.word	0x08003bf9
 8003c28:	08003c7d 	.word	0x08003c7d
 8003c2c:	08003bf9 	.word	0x08003bf9
 8003c30:	08003bf9 	.word	0x08003bf9
 8003c34:	08003bf9 	.word	0x08003bf9
 8003c38:	08003bf9 	.word	0x08003bf9
 8003c3c:	08003d8b 	.word	0x08003d8b
 8003c40:	08003cad 	.word	0x08003cad
 8003c44:	08003d6d 	.word	0x08003d6d
 8003c48:	08003bf9 	.word	0x08003bf9
 8003c4c:	08003bf9 	.word	0x08003bf9
 8003c50:	08003dad 	.word	0x08003dad
 8003c54:	08003bf9 	.word	0x08003bf9
 8003c58:	08003cad 	.word	0x08003cad
 8003c5c:	08003bf9 	.word	0x08003bf9
 8003c60:	08003bf9 	.word	0x08003bf9
 8003c64:	08003d75 	.word	0x08003d75
 8003c68:	680b      	ldr	r3, [r1, #0]
 8003c6a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003c6e:	1d1a      	adds	r2, r3, #4
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	600a      	str	r2, [r1, #0]
 8003c74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e0a4      	b.n	8003dc6 <_printf_i+0x1f6>
 8003c7c:	6825      	ldr	r5, [r4, #0]
 8003c7e:	6808      	ldr	r0, [r1, #0]
 8003c80:	062e      	lsls	r6, r5, #24
 8003c82:	f100 0304 	add.w	r3, r0, #4
 8003c86:	d50a      	bpl.n	8003c9e <_printf_i+0xce>
 8003c88:	6805      	ldr	r5, [r0, #0]
 8003c8a:	600b      	str	r3, [r1, #0]
 8003c8c:	2d00      	cmp	r5, #0
 8003c8e:	da03      	bge.n	8003c98 <_printf_i+0xc8>
 8003c90:	232d      	movs	r3, #45	; 0x2d
 8003c92:	426d      	negs	r5, r5
 8003c94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c98:	230a      	movs	r3, #10
 8003c9a:	485e      	ldr	r0, [pc, #376]	; (8003e14 <_printf_i+0x244>)
 8003c9c:	e019      	b.n	8003cd2 <_printf_i+0x102>
 8003c9e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ca2:	6805      	ldr	r5, [r0, #0]
 8003ca4:	600b      	str	r3, [r1, #0]
 8003ca6:	bf18      	it	ne
 8003ca8:	b22d      	sxthne	r5, r5
 8003caa:	e7ef      	b.n	8003c8c <_printf_i+0xbc>
 8003cac:	680b      	ldr	r3, [r1, #0]
 8003cae:	6825      	ldr	r5, [r4, #0]
 8003cb0:	1d18      	adds	r0, r3, #4
 8003cb2:	6008      	str	r0, [r1, #0]
 8003cb4:	0628      	lsls	r0, r5, #24
 8003cb6:	d501      	bpl.n	8003cbc <_printf_i+0xec>
 8003cb8:	681d      	ldr	r5, [r3, #0]
 8003cba:	e002      	b.n	8003cc2 <_printf_i+0xf2>
 8003cbc:	0669      	lsls	r1, r5, #25
 8003cbe:	d5fb      	bpl.n	8003cb8 <_printf_i+0xe8>
 8003cc0:	881d      	ldrh	r5, [r3, #0]
 8003cc2:	2f6f      	cmp	r7, #111	; 0x6f
 8003cc4:	bf0c      	ite	eq
 8003cc6:	2308      	moveq	r3, #8
 8003cc8:	230a      	movne	r3, #10
 8003cca:	4852      	ldr	r0, [pc, #328]	; (8003e14 <_printf_i+0x244>)
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cd2:	6866      	ldr	r6, [r4, #4]
 8003cd4:	2e00      	cmp	r6, #0
 8003cd6:	bfa8      	it	ge
 8003cd8:	6821      	ldrge	r1, [r4, #0]
 8003cda:	60a6      	str	r6, [r4, #8]
 8003cdc:	bfa4      	itt	ge
 8003cde:	f021 0104 	bicge.w	r1, r1, #4
 8003ce2:	6021      	strge	r1, [r4, #0]
 8003ce4:	b90d      	cbnz	r5, 8003cea <_printf_i+0x11a>
 8003ce6:	2e00      	cmp	r6, #0
 8003ce8:	d04d      	beq.n	8003d86 <_printf_i+0x1b6>
 8003cea:	4616      	mov	r6, r2
 8003cec:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cf0:	fb03 5711 	mls	r7, r3, r1, r5
 8003cf4:	5dc7      	ldrb	r7, [r0, r7]
 8003cf6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cfa:	462f      	mov	r7, r5
 8003cfc:	42bb      	cmp	r3, r7
 8003cfe:	460d      	mov	r5, r1
 8003d00:	d9f4      	bls.n	8003cec <_printf_i+0x11c>
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d10b      	bne.n	8003d1e <_printf_i+0x14e>
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	07df      	lsls	r7, r3, #31
 8003d0a:	d508      	bpl.n	8003d1e <_printf_i+0x14e>
 8003d0c:	6923      	ldr	r3, [r4, #16]
 8003d0e:	6861      	ldr	r1, [r4, #4]
 8003d10:	4299      	cmp	r1, r3
 8003d12:	bfde      	ittt	le
 8003d14:	2330      	movle	r3, #48	; 0x30
 8003d16:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d1a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d1e:	1b92      	subs	r2, r2, r6
 8003d20:	6122      	str	r2, [r4, #16]
 8003d22:	464b      	mov	r3, r9
 8003d24:	4621      	mov	r1, r4
 8003d26:	4640      	mov	r0, r8
 8003d28:	f8cd a000 	str.w	sl, [sp]
 8003d2c:	aa03      	add	r2, sp, #12
 8003d2e:	f7ff fedf 	bl	8003af0 <_printf_common>
 8003d32:	3001      	adds	r0, #1
 8003d34:	d14c      	bne.n	8003dd0 <_printf_i+0x200>
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	b004      	add	sp, #16
 8003d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d40:	4834      	ldr	r0, [pc, #208]	; (8003e14 <_printf_i+0x244>)
 8003d42:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003d46:	680e      	ldr	r6, [r1, #0]
 8003d48:	6823      	ldr	r3, [r4, #0]
 8003d4a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003d4e:	061f      	lsls	r7, r3, #24
 8003d50:	600e      	str	r6, [r1, #0]
 8003d52:	d514      	bpl.n	8003d7e <_printf_i+0x1ae>
 8003d54:	07d9      	lsls	r1, r3, #31
 8003d56:	bf44      	itt	mi
 8003d58:	f043 0320 	orrmi.w	r3, r3, #32
 8003d5c:	6023      	strmi	r3, [r4, #0]
 8003d5e:	b91d      	cbnz	r5, 8003d68 <_printf_i+0x198>
 8003d60:	6823      	ldr	r3, [r4, #0]
 8003d62:	f023 0320 	bic.w	r3, r3, #32
 8003d66:	6023      	str	r3, [r4, #0]
 8003d68:	2310      	movs	r3, #16
 8003d6a:	e7af      	b.n	8003ccc <_printf_i+0xfc>
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	f043 0320 	orr.w	r3, r3, #32
 8003d72:	6023      	str	r3, [r4, #0]
 8003d74:	2378      	movs	r3, #120	; 0x78
 8003d76:	4828      	ldr	r0, [pc, #160]	; (8003e18 <_printf_i+0x248>)
 8003d78:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d7c:	e7e3      	b.n	8003d46 <_printf_i+0x176>
 8003d7e:	065e      	lsls	r6, r3, #25
 8003d80:	bf48      	it	mi
 8003d82:	b2ad      	uxthmi	r5, r5
 8003d84:	e7e6      	b.n	8003d54 <_printf_i+0x184>
 8003d86:	4616      	mov	r6, r2
 8003d88:	e7bb      	b.n	8003d02 <_printf_i+0x132>
 8003d8a:	680b      	ldr	r3, [r1, #0]
 8003d8c:	6826      	ldr	r6, [r4, #0]
 8003d8e:	1d1d      	adds	r5, r3, #4
 8003d90:	6960      	ldr	r0, [r4, #20]
 8003d92:	600d      	str	r5, [r1, #0]
 8003d94:	0635      	lsls	r5, r6, #24
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	d501      	bpl.n	8003d9e <_printf_i+0x1ce>
 8003d9a:	6018      	str	r0, [r3, #0]
 8003d9c:	e002      	b.n	8003da4 <_printf_i+0x1d4>
 8003d9e:	0671      	lsls	r1, r6, #25
 8003da0:	d5fb      	bpl.n	8003d9a <_printf_i+0x1ca>
 8003da2:	8018      	strh	r0, [r3, #0]
 8003da4:	2300      	movs	r3, #0
 8003da6:	4616      	mov	r6, r2
 8003da8:	6123      	str	r3, [r4, #16]
 8003daa:	e7ba      	b.n	8003d22 <_printf_i+0x152>
 8003dac:	680b      	ldr	r3, [r1, #0]
 8003dae:	1d1a      	adds	r2, r3, #4
 8003db0:	600a      	str	r2, [r1, #0]
 8003db2:	681e      	ldr	r6, [r3, #0]
 8003db4:	2100      	movs	r1, #0
 8003db6:	4630      	mov	r0, r6
 8003db8:	6862      	ldr	r2, [r4, #4]
 8003dba:	f000 f82f 	bl	8003e1c <memchr>
 8003dbe:	b108      	cbz	r0, 8003dc4 <_printf_i+0x1f4>
 8003dc0:	1b80      	subs	r0, r0, r6
 8003dc2:	6060      	str	r0, [r4, #4]
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	6123      	str	r3, [r4, #16]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dce:	e7a8      	b.n	8003d22 <_printf_i+0x152>
 8003dd0:	4632      	mov	r2, r6
 8003dd2:	4649      	mov	r1, r9
 8003dd4:	4640      	mov	r0, r8
 8003dd6:	6923      	ldr	r3, [r4, #16]
 8003dd8:	47d0      	blx	sl
 8003dda:	3001      	adds	r0, #1
 8003ddc:	d0ab      	beq.n	8003d36 <_printf_i+0x166>
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	079b      	lsls	r3, r3, #30
 8003de2:	d413      	bmi.n	8003e0c <_printf_i+0x23c>
 8003de4:	68e0      	ldr	r0, [r4, #12]
 8003de6:	9b03      	ldr	r3, [sp, #12]
 8003de8:	4298      	cmp	r0, r3
 8003dea:	bfb8      	it	lt
 8003dec:	4618      	movlt	r0, r3
 8003dee:	e7a4      	b.n	8003d3a <_printf_i+0x16a>
 8003df0:	2301      	movs	r3, #1
 8003df2:	4632      	mov	r2, r6
 8003df4:	4649      	mov	r1, r9
 8003df6:	4640      	mov	r0, r8
 8003df8:	47d0      	blx	sl
 8003dfa:	3001      	adds	r0, #1
 8003dfc:	d09b      	beq.n	8003d36 <_printf_i+0x166>
 8003dfe:	3501      	adds	r5, #1
 8003e00:	68e3      	ldr	r3, [r4, #12]
 8003e02:	9903      	ldr	r1, [sp, #12]
 8003e04:	1a5b      	subs	r3, r3, r1
 8003e06:	42ab      	cmp	r3, r5
 8003e08:	dcf2      	bgt.n	8003df0 <_printf_i+0x220>
 8003e0a:	e7eb      	b.n	8003de4 <_printf_i+0x214>
 8003e0c:	2500      	movs	r5, #0
 8003e0e:	f104 0619 	add.w	r6, r4, #25
 8003e12:	e7f5      	b.n	8003e00 <_printf_i+0x230>
 8003e14:	08004481 	.word	0x08004481
 8003e18:	08004492 	.word	0x08004492

08003e1c <memchr>:
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	b510      	push	{r4, lr}
 8003e20:	b2c9      	uxtb	r1, r1
 8003e22:	4402      	add	r2, r0
 8003e24:	4293      	cmp	r3, r2
 8003e26:	4618      	mov	r0, r3
 8003e28:	d101      	bne.n	8003e2e <memchr+0x12>
 8003e2a:	2000      	movs	r0, #0
 8003e2c:	e003      	b.n	8003e36 <memchr+0x1a>
 8003e2e:	7804      	ldrb	r4, [r0, #0]
 8003e30:	3301      	adds	r3, #1
 8003e32:	428c      	cmp	r4, r1
 8003e34:	d1f6      	bne.n	8003e24 <memchr+0x8>
 8003e36:	bd10      	pop	{r4, pc}

08003e38 <memmove>:
 8003e38:	4288      	cmp	r0, r1
 8003e3a:	b510      	push	{r4, lr}
 8003e3c:	eb01 0402 	add.w	r4, r1, r2
 8003e40:	d902      	bls.n	8003e48 <memmove+0x10>
 8003e42:	4284      	cmp	r4, r0
 8003e44:	4623      	mov	r3, r4
 8003e46:	d807      	bhi.n	8003e58 <memmove+0x20>
 8003e48:	1e43      	subs	r3, r0, #1
 8003e4a:	42a1      	cmp	r1, r4
 8003e4c:	d008      	beq.n	8003e60 <memmove+0x28>
 8003e4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e56:	e7f8      	b.n	8003e4a <memmove+0x12>
 8003e58:	4601      	mov	r1, r0
 8003e5a:	4402      	add	r2, r0
 8003e5c:	428a      	cmp	r2, r1
 8003e5e:	d100      	bne.n	8003e62 <memmove+0x2a>
 8003e60:	bd10      	pop	{r4, pc}
 8003e62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e6a:	e7f7      	b.n	8003e5c <memmove+0x24>

08003e6c <_free_r>:
 8003e6c:	b538      	push	{r3, r4, r5, lr}
 8003e6e:	4605      	mov	r5, r0
 8003e70:	2900      	cmp	r1, #0
 8003e72:	d043      	beq.n	8003efc <_free_r+0x90>
 8003e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e78:	1f0c      	subs	r4, r1, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	bfb8      	it	lt
 8003e7e:	18e4      	addlt	r4, r4, r3
 8003e80:	f000 f8d0 	bl	8004024 <__malloc_lock>
 8003e84:	4a1e      	ldr	r2, [pc, #120]	; (8003f00 <_free_r+0x94>)
 8003e86:	6813      	ldr	r3, [r2, #0]
 8003e88:	4610      	mov	r0, r2
 8003e8a:	b933      	cbnz	r3, 8003e9a <_free_r+0x2e>
 8003e8c:	6063      	str	r3, [r4, #4]
 8003e8e:	6014      	str	r4, [r2, #0]
 8003e90:	4628      	mov	r0, r5
 8003e92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e96:	f000 b8cb 	b.w	8004030 <__malloc_unlock>
 8003e9a:	42a3      	cmp	r3, r4
 8003e9c:	d90a      	bls.n	8003eb4 <_free_r+0x48>
 8003e9e:	6821      	ldr	r1, [r4, #0]
 8003ea0:	1862      	adds	r2, r4, r1
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	bf01      	itttt	eq
 8003ea6:	681a      	ldreq	r2, [r3, #0]
 8003ea8:	685b      	ldreq	r3, [r3, #4]
 8003eaa:	1852      	addeq	r2, r2, r1
 8003eac:	6022      	streq	r2, [r4, #0]
 8003eae:	6063      	str	r3, [r4, #4]
 8003eb0:	6004      	str	r4, [r0, #0]
 8003eb2:	e7ed      	b.n	8003e90 <_free_r+0x24>
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	b10b      	cbz	r3, 8003ebe <_free_r+0x52>
 8003eba:	42a3      	cmp	r3, r4
 8003ebc:	d9fa      	bls.n	8003eb4 <_free_r+0x48>
 8003ebe:	6811      	ldr	r1, [r2, #0]
 8003ec0:	1850      	adds	r0, r2, r1
 8003ec2:	42a0      	cmp	r0, r4
 8003ec4:	d10b      	bne.n	8003ede <_free_r+0x72>
 8003ec6:	6820      	ldr	r0, [r4, #0]
 8003ec8:	4401      	add	r1, r0
 8003eca:	1850      	adds	r0, r2, r1
 8003ecc:	4283      	cmp	r3, r0
 8003ece:	6011      	str	r1, [r2, #0]
 8003ed0:	d1de      	bne.n	8003e90 <_free_r+0x24>
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	4401      	add	r1, r0
 8003ed8:	6011      	str	r1, [r2, #0]
 8003eda:	6053      	str	r3, [r2, #4]
 8003edc:	e7d8      	b.n	8003e90 <_free_r+0x24>
 8003ede:	d902      	bls.n	8003ee6 <_free_r+0x7a>
 8003ee0:	230c      	movs	r3, #12
 8003ee2:	602b      	str	r3, [r5, #0]
 8003ee4:	e7d4      	b.n	8003e90 <_free_r+0x24>
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	1821      	adds	r1, r4, r0
 8003eea:	428b      	cmp	r3, r1
 8003eec:	bf01      	itttt	eq
 8003eee:	6819      	ldreq	r1, [r3, #0]
 8003ef0:	685b      	ldreq	r3, [r3, #4]
 8003ef2:	1809      	addeq	r1, r1, r0
 8003ef4:	6021      	streq	r1, [r4, #0]
 8003ef6:	6063      	str	r3, [r4, #4]
 8003ef8:	6054      	str	r4, [r2, #4]
 8003efa:	e7c9      	b.n	8003e90 <_free_r+0x24>
 8003efc:	bd38      	pop	{r3, r4, r5, pc}
 8003efe:	bf00      	nop
 8003f00:	200000a0 	.word	0x200000a0

08003f04 <_malloc_r>:
 8003f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f06:	1ccd      	adds	r5, r1, #3
 8003f08:	f025 0503 	bic.w	r5, r5, #3
 8003f0c:	3508      	adds	r5, #8
 8003f0e:	2d0c      	cmp	r5, #12
 8003f10:	bf38      	it	cc
 8003f12:	250c      	movcc	r5, #12
 8003f14:	2d00      	cmp	r5, #0
 8003f16:	4606      	mov	r6, r0
 8003f18:	db01      	blt.n	8003f1e <_malloc_r+0x1a>
 8003f1a:	42a9      	cmp	r1, r5
 8003f1c:	d903      	bls.n	8003f26 <_malloc_r+0x22>
 8003f1e:	230c      	movs	r3, #12
 8003f20:	6033      	str	r3, [r6, #0]
 8003f22:	2000      	movs	r0, #0
 8003f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f26:	f000 f87d 	bl	8004024 <__malloc_lock>
 8003f2a:	4921      	ldr	r1, [pc, #132]	; (8003fb0 <_malloc_r+0xac>)
 8003f2c:	680a      	ldr	r2, [r1, #0]
 8003f2e:	4614      	mov	r4, r2
 8003f30:	b99c      	cbnz	r4, 8003f5a <_malloc_r+0x56>
 8003f32:	4f20      	ldr	r7, [pc, #128]	; (8003fb4 <_malloc_r+0xb0>)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	b923      	cbnz	r3, 8003f42 <_malloc_r+0x3e>
 8003f38:	4621      	mov	r1, r4
 8003f3a:	4630      	mov	r0, r6
 8003f3c:	f000 f862 	bl	8004004 <_sbrk_r>
 8003f40:	6038      	str	r0, [r7, #0]
 8003f42:	4629      	mov	r1, r5
 8003f44:	4630      	mov	r0, r6
 8003f46:	f000 f85d 	bl	8004004 <_sbrk_r>
 8003f4a:	1c43      	adds	r3, r0, #1
 8003f4c:	d123      	bne.n	8003f96 <_malloc_r+0x92>
 8003f4e:	230c      	movs	r3, #12
 8003f50:	4630      	mov	r0, r6
 8003f52:	6033      	str	r3, [r6, #0]
 8003f54:	f000 f86c 	bl	8004030 <__malloc_unlock>
 8003f58:	e7e3      	b.n	8003f22 <_malloc_r+0x1e>
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	1b5b      	subs	r3, r3, r5
 8003f5e:	d417      	bmi.n	8003f90 <_malloc_r+0x8c>
 8003f60:	2b0b      	cmp	r3, #11
 8003f62:	d903      	bls.n	8003f6c <_malloc_r+0x68>
 8003f64:	6023      	str	r3, [r4, #0]
 8003f66:	441c      	add	r4, r3
 8003f68:	6025      	str	r5, [r4, #0]
 8003f6a:	e004      	b.n	8003f76 <_malloc_r+0x72>
 8003f6c:	6863      	ldr	r3, [r4, #4]
 8003f6e:	42a2      	cmp	r2, r4
 8003f70:	bf0c      	ite	eq
 8003f72:	600b      	streq	r3, [r1, #0]
 8003f74:	6053      	strne	r3, [r2, #4]
 8003f76:	4630      	mov	r0, r6
 8003f78:	f000 f85a 	bl	8004030 <__malloc_unlock>
 8003f7c:	f104 000b 	add.w	r0, r4, #11
 8003f80:	1d23      	adds	r3, r4, #4
 8003f82:	f020 0007 	bic.w	r0, r0, #7
 8003f86:	1ac2      	subs	r2, r0, r3
 8003f88:	d0cc      	beq.n	8003f24 <_malloc_r+0x20>
 8003f8a:	1a1b      	subs	r3, r3, r0
 8003f8c:	50a3      	str	r3, [r4, r2]
 8003f8e:	e7c9      	b.n	8003f24 <_malloc_r+0x20>
 8003f90:	4622      	mov	r2, r4
 8003f92:	6864      	ldr	r4, [r4, #4]
 8003f94:	e7cc      	b.n	8003f30 <_malloc_r+0x2c>
 8003f96:	1cc4      	adds	r4, r0, #3
 8003f98:	f024 0403 	bic.w	r4, r4, #3
 8003f9c:	42a0      	cmp	r0, r4
 8003f9e:	d0e3      	beq.n	8003f68 <_malloc_r+0x64>
 8003fa0:	1a21      	subs	r1, r4, r0
 8003fa2:	4630      	mov	r0, r6
 8003fa4:	f000 f82e 	bl	8004004 <_sbrk_r>
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d1dd      	bne.n	8003f68 <_malloc_r+0x64>
 8003fac:	e7cf      	b.n	8003f4e <_malloc_r+0x4a>
 8003fae:	bf00      	nop
 8003fb0:	200000a0 	.word	0x200000a0
 8003fb4:	200000a4 	.word	0x200000a4

08003fb8 <_realloc_r>:
 8003fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fba:	4607      	mov	r7, r0
 8003fbc:	4614      	mov	r4, r2
 8003fbe:	460e      	mov	r6, r1
 8003fc0:	b921      	cbnz	r1, 8003fcc <_realloc_r+0x14>
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003fc8:	f7ff bf9c 	b.w	8003f04 <_malloc_r>
 8003fcc:	b922      	cbnz	r2, 8003fd8 <_realloc_r+0x20>
 8003fce:	f7ff ff4d 	bl	8003e6c <_free_r>
 8003fd2:	4625      	mov	r5, r4
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd8:	f000 f830 	bl	800403c <_malloc_usable_size_r>
 8003fdc:	42a0      	cmp	r0, r4
 8003fde:	d20f      	bcs.n	8004000 <_realloc_r+0x48>
 8003fe0:	4621      	mov	r1, r4
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	f7ff ff8e 	bl	8003f04 <_malloc_r>
 8003fe8:	4605      	mov	r5, r0
 8003fea:	2800      	cmp	r0, #0
 8003fec:	d0f2      	beq.n	8003fd4 <_realloc_r+0x1c>
 8003fee:	4631      	mov	r1, r6
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	f7ff fbeb 	bl	80037cc <memcpy>
 8003ff6:	4631      	mov	r1, r6
 8003ff8:	4638      	mov	r0, r7
 8003ffa:	f7ff ff37 	bl	8003e6c <_free_r>
 8003ffe:	e7e9      	b.n	8003fd4 <_realloc_r+0x1c>
 8004000:	4635      	mov	r5, r6
 8004002:	e7e7      	b.n	8003fd4 <_realloc_r+0x1c>

08004004 <_sbrk_r>:
 8004004:	b538      	push	{r3, r4, r5, lr}
 8004006:	2300      	movs	r3, #0
 8004008:	4d05      	ldr	r5, [pc, #20]	; (8004020 <_sbrk_r+0x1c>)
 800400a:	4604      	mov	r4, r0
 800400c:	4608      	mov	r0, r1
 800400e:	602b      	str	r3, [r5, #0]
 8004010:	f7fd fcd2 	bl	80019b8 <_sbrk>
 8004014:	1c43      	adds	r3, r0, #1
 8004016:	d102      	bne.n	800401e <_sbrk_r+0x1a>
 8004018:	682b      	ldr	r3, [r5, #0]
 800401a:	b103      	cbz	r3, 800401e <_sbrk_r+0x1a>
 800401c:	6023      	str	r3, [r4, #0]
 800401e:	bd38      	pop	{r3, r4, r5, pc}
 8004020:	200003b0 	.word	0x200003b0

08004024 <__malloc_lock>:
 8004024:	4801      	ldr	r0, [pc, #4]	; (800402c <__malloc_lock+0x8>)
 8004026:	f000 b811 	b.w	800404c <__retarget_lock_acquire_recursive>
 800402a:	bf00      	nop
 800402c:	200003b8 	.word	0x200003b8

08004030 <__malloc_unlock>:
 8004030:	4801      	ldr	r0, [pc, #4]	; (8004038 <__malloc_unlock+0x8>)
 8004032:	f000 b80c 	b.w	800404e <__retarget_lock_release_recursive>
 8004036:	bf00      	nop
 8004038:	200003b8 	.word	0x200003b8

0800403c <_malloc_usable_size_r>:
 800403c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004040:	1f18      	subs	r0, r3, #4
 8004042:	2b00      	cmp	r3, #0
 8004044:	bfbc      	itt	lt
 8004046:	580b      	ldrlt	r3, [r1, r0]
 8004048:	18c0      	addlt	r0, r0, r3
 800404a:	4770      	bx	lr

0800404c <__retarget_lock_acquire_recursive>:
 800404c:	4770      	bx	lr

0800404e <__retarget_lock_release_recursive>:
 800404e:	4770      	bx	lr

08004050 <_init>:
 8004050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004052:	bf00      	nop
 8004054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004056:	bc08      	pop	{r3}
 8004058:	469e      	mov	lr, r3
 800405a:	4770      	bx	lr

0800405c <_fini>:
 800405c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800405e:	bf00      	nop
 8004060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004062:	bc08      	pop	{r3}
 8004064:	469e      	mov	lr, r3
 8004066:	4770      	bx	lr
