Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu Oct 21 19:52:34 2021
| Host             : localhost.localdomain running 64-bit unknown
| Command          : report_power -file xilinx_pcie_3_0_7vx_ep_power_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_power_summary_routed.pb -rpx xilinx_pcie_3_0_7vx_ep_power_routed.rpx
| Design           : xilinx_pcie_3_0_7vx_ep
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.741        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.340        |
| Device Static (W)        | 0.401        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 80.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.068 |       11 |       --- |             --- |
| Slice Logic             |     0.007 |     9064 |       --- |             --- |
|   LUT as Logic          |     0.006 |     3596 |    433200 |            0.83 |
|   Register              |    <0.001 |     4289 |    866400 |            0.50 |
|   CARRY4                |    <0.001 |      109 |    108300 |            0.10 |
|   F7/F8 Muxes           |    <0.001 |       48 |    433200 |            0.01 |
|   Others                |     0.000 |      161 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       56 |    174200 |            0.03 |
| Signals                 |     0.038 |     9620 |       --- |             --- |
| Block RAM               |     0.162 |       13 |      1470 |            0.88 |
| MMCM                    |     0.109 |        1 |        20 |            5.00 |
| I/O                     |     0.002 |        5 |       850 |            0.59 |
| GTH                     |     2.619 |        8 |       --- |             --- |
| Hard IPs                |     0.334 |        1 |       --- |             --- |
|   PCIE                  |     0.334 |        1 |       --- |             --- |
| Static Power            |     0.401 |          |           |                 |
| Total                   |     3.741 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.282 |       1.059 |      0.223 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.114 |       0.060 |      0.054 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.016 |       0.010 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     1.409 |       1.380 |      0.029 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.630 |       0.622 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.020 |       0.020 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                     | Constraint (ns) |
+---------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y1 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                                                   |             4.0 |
| clk_125mhz_x0y1     | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz                                                                       |             8.0 |
| clk_250mhz_mux_x0y1 | vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                                                   |             4.0 |
| clk_250mhz_x0y1     | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz                                                                       |             4.0 |
| mmcm_fb             | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_fb                                                                          |            10.0 |
| sys_clk             | sys_clk_p                                                                                                                  |            10.0 |
| txoutclk_x0y1       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
| userclk1            | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1                                                                         |             2.0 |
| userclk2            | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2                                                                         |             4.0 |
+---------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| xilinx_pcie_3_0_7vx_ep         |     3.340 |
|   pcie_app_7vx_i               |     0.026 |
|     PIO_i                      |     0.024 |
|       PIO_EP                   |     0.024 |
|   vc709_pcie_x8_gen3_support_i |     3.312 |
|     pipe_clock_i               |     0.111 |
|     vc709_pcie_x8_gen3_i       |     3.200 |
|       inst                     |     3.200 |
+--------------------------------+-----------+


