# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:39 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 12:02:39 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:39 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 12:02:39 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:39 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v 
# -- Compiling module chatter
# 
# Top level modules:
# 	chatter
# End time: 12:02:40 on Dec 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v 
# -- Compiling module REGISTERS
# 
# Top level modules:
# 	REGISTERS
# End time: 12:02:40 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:40 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 12:02:40 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 12:02:43 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v 
# -- Compiling module SP
# 
# Top level modules:
# 	SP
# End time: 12:02:43 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 12:02:43 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:02:43 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:43 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v 
# -- Compiling module REGISTER_A
# 
# Top level modules:
# 	REGISTER_A
# End time: 12:02:43 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v 
# -- Compiling module REGISTER_B
# 
# Top level modules:
# 	REGISTER_B
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:44 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 12:02:44 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v 
# -- Compiling module LOGIC_74HC191
# 
# Top level modules:
# 	LOGIC_74HC191
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v 
# -- Compiling module LOGIC_74HC245
# 
# Top level modules:
# 	LOGIC_74HC245
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v 
# -- Compiling module LOGIC_74HC373
# 
# Top level modules:
# 	LOGIC_74HC373
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:45 on Dec 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip" C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:02:45 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/MEMORY
# reading modelsim.ini
do tb_MEMORY.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/ip/SRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:19 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ip/SRAM.v 
# -- Compiling module SRAM
# 
# Top level modules:
# 	SRAM
# End time: 12:03:19 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/SRM2B256SLMX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:19 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/SRM2B256SLMX.v 
# -- Compiling module LOGIC_SRM2B256SLMX
# 
# Top level modules:
# 	LOGIC_SRM2B256SLMX
# End time: 12:03:19 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:19 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/MEMORY.v 
# -- Compiling module MEMORY
# 
# Top level modules:
# 	MEMORY
# End time: 12:03:19 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_MEMORY.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:19 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work tb_MEMORY.v 
# -- Compiling module tb_MEMORY
# 
# Top level modules:
# 	tb_MEMORY
# End time: 12:03:19 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY
# vsim -t 1ps -L altera_mf_ver -lib rtl_work tb_MEMORY 
# Start time: 12:03:20 on Dec 08,2019
# Loading rtl_work.tb_MEMORY
# Loading rtl_work.MEMORY
# Loading rtl_work.LOGIC_SRM2B256SLMX
# Loading rtl_work.SRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_MEMORY/tb_RST
# add wave -position end  sim:/tb_MEMORY/tb_CLK
# add wave -position end  sim:/tb_MEMORY/tb_nOE
# add wave -position end  sim:/tb_MEMORY/tb_nWE
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/sramclk
# add wave -position end  sim:/tb_MEMORY/tb_ADD
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/A
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/A
# add wave -position end  sim:/tb_MEMORY/tb_IO
# add wave -position end  sim:/tb_MEMORY/tb_IM
# add wave -position end  sim:/tb_MEMORY/tb_LR
# add wave -position end  sim:/tb_MEMORY/tb_SR
# add wave -position end  sim:/tb_MEMORY/tb_OP
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM1_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/m_MEM2_IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/IO
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_in
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM1/m_io_out
# add wave -position end  sim:/tb_MEMORY/U_MEMORY/U_SRAM2/m_io_out
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_MEMORY.v(119)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_MEMORY
# Break in Module tb_MEMORY at tb_MEMORY.v line 119
quit -si
# unknown switch: -si
quit -sim
# End time: 12:35:22 on Dec 08,2019, Elapsed time: 0:32:02
# Errors: 1, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/INSTRUCTION_DECODER
# reading modelsim.ini
do tb_INSTRUCTION_DECODER.do
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:37 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 12:35:37 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:37 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 12:35:37 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:37 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 12:35:37 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:37 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 12:35:37 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:37 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 12:35:37 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER 
# Start time: 12:35:37 on Dec 08,2019
# Loading rtl_work.tb_INSTRUCTION_DECODER
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# ** Error: (vsim-3389) ../../../src/verilog/INSTRUCTION_DECODER.v(62): Port 'CLK' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIVIBRATOR File: ../../../src/verilog/logic/74HC221.v
# ** Fatal: (vsim-3365) ../../../src/verilog/INSTRUCTION_DECODER.v(62): Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /tb_INSTRUCTION_DECODER/UINSTRUCTION_DECODER/U_MULTIVIBRATOR File: ../../../src/verilog/logic/74HC221.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_INSTRUCTION_DECODER.do PAUSED at line 25
do tb_INSTRUCTION_DECODER.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4053.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:27 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4053.v 
# -- Compiling module LOGIC_4053
# 
# Top level modules:
# 	LOGIC_4053
# End time: 12:36:27 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC221.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:27 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC221.v 
# -- Compiling module LOGIC_74HC221
# 
# Top level modules:
# 	LOGIC_74HC221
# End time: 12:36:27 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC138.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:27 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC138.v 
# -- Compiling module LOGIC_74HC138
# 
# Top level modules:
# 	LOGIC_74HC138
# End time: 12:36:28 on Dec 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:28 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/INSTRUCTION_DECODER.v 
# -- Compiling module INSTRUCTION_DECODER
# 
# Top level modules:
# 	INSTRUCTION_DECODER
# End time: 12:36:28 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_INSTRUCTION_DECODER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:28 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work tb_INSTRUCTION_DECODER.v 
# -- Compiling module tb_INSTRUCTION_DECODER
# 
# Top level modules:
# 	tb_INSTRUCTION_DECODER
# End time: 12:36:28 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER
# vsim -t 1ps -lib rtl_work tb_INSTRUCTION_DECODER 
# Start time: 12:35:37 on Dec 08,2019
# Loading rtl_work.tb_INSTRUCTION_DECODER
# Loading rtl_work.INSTRUCTION_DECODER
# Loading rtl_work.LOGIC_4053
# Loading rtl_work.LOGIC_74HC221
# Loading rtl_work.LOGIC_74HC138
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_RST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_CLK
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_Z_FLAG
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_C_FLAG
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_LR
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SR
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_OP
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRU_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nIRD_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_OUT
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nA_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nB_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORU_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nORD_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRU_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nJRD_ST
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SEL
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nFA_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nAND_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nOR_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nXOR_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nSK_EN
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SP_D_nU
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_nPC_LD
# add wave -position end  sim:/tb_INSTRUCTION_DECODER/tb_SPC
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_INSTRUCTION_DECODER.v(147)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_INSTRUCTION_DECODER
# Break in Module tb_INSTRUCTION_DECODER at tb_INSTRUCTION_DECODER.v line 147
quit -sim
# End time: 13:28:03 on Dec 08,2019, Elapsed time: 0:52:26
# Errors: 2, Warnings: 0
cd C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/simulation/modelsim/ALU
# reading modelsim.ini
do tb_ALU.do
# Echoing of Commands Executed in a Macro File
# transcript on
# 
# if Design Unit Exists, Delete the Design Unit from a Specified Library.
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create a Design Library
# vlib rtl_work
# 
# Define a Mapping between a Logical Library Name and a Directory
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile HDL Source
# Define Path Specification
# Relative Path Specification
# vlog -work rtl_work {../../../src/verilog/logic/4030.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:20 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/4030.v 
# -- Compiling module LOGIC_4030
# 
# Top level modules:
# 	LOGIC_4030
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC08.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC08.v 
# -- Compiling module LOGIC_74HC08
# 
# Top level modules:
# 	LOGIC_74HC08
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC32.v 
# -- Compiling module LOGIC_74HC32
# 
# Top level modules:
# 	LOGIC_74HC32
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC125.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC125.v 
# -- Compiling module LOGIC_74HC125
# 
# Top level modules:
# 	LOGIC_74HC125
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC161.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC161.v 
# -- Compiling module LOGIC_74HC161
# 
# Top level modules:
# 	LOGIC_74HC161
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC257.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC257.v 
# -- Compiling module LOGIC_74HC257
# 
# Top level modules:
# 	LOGIC_74HC257
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC259.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC259.v 
# -- Compiling module LOGIC_74HC259
# 
# Top level modules:
# 	LOGIC_74HC259
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/logic/74HC283.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/logic/74HC283.v 
# -- Compiling module LOGIC_74HC283
# 
# Top level modules:
# 	LOGIC_74HC283
# End time: 13:28:21 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work rtl_work {../../../src/verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:21 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work ../../../src/verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 13:28:22 on Dec 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work rtl_work {tb_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:22 on Dec 08,2019
# vlog -reportprogress 300 -work rtl_work tb_ALU.v 
# -- Compiling module tb_ALU
# 
# Top level modules:
# 	tb_ALU
# End time: 13:28:22 on Dec 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Invoke VSIM Simulator
# vsim -t 1ps -lib rtl_work tb_ALU
# vsim -t 1ps -lib rtl_work tb_ALU 
# Start time: 13:28:22 on Dec 08,2019
# Loading rtl_work.tb_ALU
# Loading rtl_work.ALU
# Loading rtl_work.LOGIC_74HC283
# Loading rtl_work.LOGIC_74HC125
# Loading rtl_work.LOGIC_74HC08
# Loading rtl_work.LOGIC_74HC32
# Loading rtl_work.LOGIC_4030
# Loading rtl_work.LOGIC_74HC257
# Loading rtl_work.LOGIC_74HC259
# Loading rtl_work.LOGIC_74HC161
# 
# Prepare Wave Display
# add wave -position end  sim:/tb_ALU/tb_RST
# add wave -position end  sim:/tb_ALU/tb_CLK
# add wave -position end  sim:/tb_ALU/tb_SEL
# add wave -position end  sim:/tb_ALU/tb_X
# add wave -position end  sim:/tb_ALU/tb_Y
# add wave -position end  sim:/tb_ALU/tb_IM
# add wave -position end  sim:/tb_ALU/U_ALU/m_Y
# add wave -position end  sim:/tb_ALU/tb_nFA_EN
# add wave -position end  sim:/tb_ALU/tb_nAND_EN
# add wave -position end  sim:/tb_ALU/tb_nOR_EN
# add wave -position end  sim:/tb_ALU/tb_nXOR_EN
# add wave -position end  sim:/tb_ALU/tb_Z_FLAG
# add wave -position end  sim:/tb_ALU/tb_C_FLAG
# add wave -position end  sim:/tb_ALU/tb_STOREDATA
# add wave -position end  sim:/tb_ALU/U_ALU/m_LOADDATA
# add wave -position end  sim:/tb_ALU/U_ALU/m_REGDATA
# add wave -position end  sim:/tb_ALU/U_ALU/m_ADDEROUT
# add wave -position end  sim:/tb_ALU/U_ALU/m_ANDOUT
# add wave -position end  sim:/tb_ALU/U_ALU/m_OROUT
# add wave -position end  sim:/tb_ALU/U_ALU/m_XOROUT
# add wave -position end  sim:/tb_ALU/U_ALU/m_DECODEROUT
# add wave -position end  sim:/tb_ALU/U_ALU/m_COUNTEROUT
# 
# quit -force
# 
# Loading all Signals in WLF file
# log -r *
# 
# Run Simulation until $stop or $finish
# run -all
# ***** SIMULATION TIMEOUT ***** at        100
# ** Note: $stop    : tb_ALU.v(97)
#    Time: 1990 ns  Iteration: 2  Instance: /tb_ALU
# Break in Module tb_ALU at tb_ALU.v line 97
