

================================================================
== Vivado HLS Report for 'eq'
================================================================
* Date:           Thu Dec 16 16:15:53 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        c_to_rtl
* Solution:       sol
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.743 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind" [C_code/eq.c:2]   --->   Operation 7 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i32 %b_read to i65" [C_code/eq.c:4]   --->   Operation 8 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (6.63ns)   --->   "%mul_ln4 = mul i65 %sext_ln4, 6871947674" [C_code/eq.c:4]   --->   Operation 9 'mul' 'mul_ln4' <Predicate = true> <Delay = 6.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %b_read, i32 31)" [C_code/eq.c:4]   --->   Operation 10 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln4, i32 36, i32 64)" [C_code/eq.c:4]   --->   Operation 11 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.26>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind" [C_code/eq.c:2]   --->   Operation 12 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.00ns)   --->   "%sub_ln4 = sub i65 0, %mul_ln4" [C_code/eq.c:4]   --->   Operation 13 'sub' 'sub_ln4' <Predicate = (tmp_2)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln4, i32 36, i32 64)" [C_code/eq.c:4]   --->   Operation 14 'partselect' 'tmp_3' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%sext_ln4_1 = sext i29 %tmp_3 to i32" [C_code/eq.c:4]   --->   Operation 15 'sext' 'sext_ln4_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln4_2 = sext i29 %tmp to i32" [C_code/eq.c:4]   --->   Operation 16 'sext' 'sext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln4_1)   --->   "%select_ln4 = select i1 %tmp_2, i32 %sext_ln4_1, i32 %sext_ln4_2" [C_code/eq.c:4]   --->   Operation 17 'select' 'select_ln4' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.62ns) (out node of the LUT)   --->   "%sub_ln4_1 = sub i32 0, %select_ln4" [C_code/eq.c:4]   --->   Operation 18 'sub' 'sub_ln4_1' <Predicate = (tmp_2)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln4)   --->   "%select_ln4_1 = select i1 %tmp_2, i32 %sub_ln4_1, i32 %sext_ln4_2" [C_code/eq.c:4]   --->   Operation 19 'select' 'select_ln4_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln4 = add nsw i32 %a_read, %select_ln4_1" [C_code/eq.c:4]   --->   Operation 20 'add' 'add_ln4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 21 [4/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 21 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 22 [3/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 22 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 23 [2/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 23 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.74>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @eq_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/4] (6.74ns)   --->   "%sum = sitofp i32 %add_ln4 to float" [C_code/eq.c:4]   --->   Operation 28 'sitofp' 'sum' <Predicate = true> <Delay = 6.74> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.74> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "ret float %sum" [C_code/eq.c:5]   --->   Operation 29 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read            (read         ) [ 0000000]
sext_ln4          (sext         ) [ 0000000]
mul_ln4           (mul          ) [ 0010000]
tmp_2             (bitselect    ) [ 0010000]
tmp               (partselect   ) [ 0010000]
a_read            (read         ) [ 0000000]
sub_ln4           (sub          ) [ 0000000]
tmp_3             (partselect   ) [ 0000000]
sext_ln4_1        (sext         ) [ 0000000]
sext_ln4_2        (sext         ) [ 0000000]
select_ln4        (select       ) [ 0000000]
sub_ln4_1         (sub          ) [ 0000000]
select_ln4_1      (select       ) [ 0000000]
add_ln4           (add          ) [ 0001111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
spectopmodule_ln0 (spectopmodule) [ 0000000]
sum               (sitofp       ) [ 0000000]
ret_ln5           (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="eq_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="b_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="a_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="1"/>
<pin id="44" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="sext_ln4_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="0"/>
<pin id="47" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="mul_ln4_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="34" slack="0"/>
<pin id="52" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tmp_2_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="29" slack="0"/>
<pin id="65" dir="0" index="1" bw="65" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="0" index="3" bw="8" slack="0"/>
<pin id="68" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sub_ln4_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="65" slack="1"/>
<pin id="76" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="29" slack="0"/>
<pin id="80" dir="0" index="1" bw="65" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="0" index="3" bw="8" slack="0"/>
<pin id="83" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln4_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="29" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln4_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="29" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4_2/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="select_ln4_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="29" slack="0"/>
<pin id="98" dir="0" index="2" bw="29" slack="0"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln4_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln4_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="select_ln4_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="0" index="2" bw="29" slack="0"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln4_1/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln4_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="31" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="mul_ln4_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="65" slack="1"/>
<pin id="123" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_2_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="29" slack="1"/>
<pin id="134" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="137" class="1005" name="add_ln4_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="30" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="53"><net_src comp="45" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="49" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="73" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="78" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="88" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="92" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="36" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="49" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="129"><net_src comp="55" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="135"><net_src comp="63" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="140"><net_src comp="115" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="42" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: eq : a | {2 }
	Port: eq : b | {1 }
  - Chain level:
	State 1
		mul_ln4 : 1
		tmp : 2
	State 2
		tmp_3 : 1
		sext_ln4_1 : 2
		select_ln4 : 3
		sub_ln4_1 : 4
		select_ln4_1 : 5
		add_ln4 : 6
	State 3
	State 4
	State 5
	State 6
		ret_ln5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|  sitofp  |      grp_fu_42      |    0    |   168   |   339   |
|----------|---------------------|---------|---------|---------|
|    sub   |    sub_ln4_fu_73    |    0    |    0    |    72   |
|          |   sub_ln4_1_fu_102  |    0    |    0    |    36   |
|----------|---------------------|---------|---------|---------|
|  select  |   select_ln4_fu_95  |    0    |    0    |    29   |
|          | select_ln4_1_fu_108 |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|    add   |    add_ln4_fu_115   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|    mul   |    mul_ln4_fu_49    |    4    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|   read   |  b_read_read_fu_30  |    0    |    0    |    0    |
|          |  a_read_read_fu_36  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    sext_ln4_fu_45   |    0    |    0    |    0    |
|   sext   |   sext_ln4_1_fu_88  |    0    |    0    |    0    |
|          |   sext_ln4_2_fu_92  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_55     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_63      |    0    |    0    |    0    |
|          |     tmp_3_fu_78     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |   168   |   569   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|add_ln4_reg_137|   32   |
|mul_ln4_reg_121|   65   |
| tmp_2_reg_126 |    1   |
|  tmp_reg_132  |   29   |
+---------------+--------+
|     Total     |   127  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   168  |   569  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   295  |   569  |
+-----------+--------+--------+--------+
