
blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d14  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003ee4  08003ee4  00004ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f64  08003f64  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003f64  08003f64  00004f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f6c  08003f6c  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003f70  08003f70  00004f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003f74  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000698  2000005c  08003fd0  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006f4  08003fd0  000056f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c21f  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d8d  00000000  00000000  000112ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  00013038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ab  00000000  00000000  00013a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a5f  00000000  00000000  000141eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d306  00000000  00000000  00035c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cacf4  00000000  00000000  00042f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010dc44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e78  00000000  00000000  0010dc88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00110b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003ecc 	.word	0x08003ecc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08003ecc 	.word	0x08003ecc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b090      	sub	sp, #64	@ 0x40
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b6:	f000 fb4d 	bl	8000c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ba:	f000 f851 	bl	8000660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005be:	f000 f913 	bl	80007e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005c2:	f000 f8b9 	bl	8000738 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005c6:	f000 f8e1 	bl	800078c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  // Welcome Message
  char msg[50];
  sprintf(msg, "ECE342 UART - Test! \n", 100);
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2264      	movs	r2, #100	@ 0x64
 80005ce:	4920      	ldr	r1, [pc, #128]	@ (8000650 <main+0xa0>)
 80005d0:	4618      	mov	r0, r3
 80005d2:	f002 ffdb 	bl	800358c <siprintf>
  uint32_t last_tx_time = HAL_GetTick();
 80005d6:	f000 fba3 	bl	8000d20 <HAL_GetTick>
 80005da:	63f8      	str	r0, [r7, #60]	@ 0x3c
	uint32_t counter = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	63bb      	str	r3, [r7, #56]	@ 0x38
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80005e0:	2101      	movs	r1, #1
 80005e2:	481c      	ldr	r0, [pc, #112]	@ (8000654 <main+0xa4>)
 80005e4:	f000 fe5f 	bl	80012a6 <HAL_GPIO_TogglePin>


	  // Send message every 1 second
	  if(HAL_GetTick() - last_tx_time >= 1000){
 80005e8:	f000 fb9a 	bl	8000d20 <HAL_GetTick>
 80005ec:	4602      	mov	r2, r0
 80005ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80005f0:	1ad3      	subs	r3, r2, r3
 80005f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005f6:	d320      	bcc.n	800063a <main+0x8a>
		  sprintf(msg, "Time: %lu ms, Counter: %lu\n", HAL_GetTick(), counter ++);
 80005f8:	f000 fb92 	bl	8000d20 <HAL_GetTick>
 80005fc:	4601      	mov	r1, r0
 80005fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000600:	1c5a      	adds	r2, r3, #1
 8000602:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000604:	1d38      	adds	r0, r7, #4
 8000606:	460a      	mov	r2, r1
 8000608:	4913      	ldr	r1, [pc, #76]	@ (8000658 <main+0xa8>)
 800060a:	f002 ffbf 	bl	800358c <siprintf>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800060e:	2201      	movs	r2, #1
 8000610:	2180      	movs	r1, #128	@ 0x80
 8000612:	4810      	ldr	r0, [pc, #64]	@ (8000654 <main+0xa4>)
 8000614:	f000 fe2e 	bl	8001274 <HAL_GPIO_WritePin>

		  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff fdf8 	bl	8000210 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	b29a      	uxth	r2, r3
 8000624:	1d39      	adds	r1, r7, #4
 8000626:	2364      	movs	r3, #100	@ 0x64
 8000628:	480c      	ldr	r0, [pc, #48]	@ (800065c <main+0xac>)
 800062a:	f002 f8f3 	bl	8002814 <HAL_UART_Transmit>

		  HAL_Delay(100);
 800062e:	2064      	movs	r0, #100	@ 0x64
 8000630:	f000 fb82 	bl	8000d38 <HAL_Delay>
		  last_tx_time = HAL_GetTick();
 8000634:	f000 fb74 	bl	8000d20 <HAL_GetTick>
 8000638:	63f8      	str	r0, [r7, #60]	@ 0x3c
	  }

	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2180      	movs	r1, #128	@ 0x80
 800063e:	4805      	ldr	r0, [pc, #20]	@ (8000654 <main+0xa4>)
 8000640:	f000 fe18 	bl	8001274 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000644:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000648:	f000 fb76 	bl	8000d38 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800064c:	e7c8      	b.n	80005e0 <main+0x30>
 800064e:	bf00      	nop
 8000650:	08003ee4 	.word	0x08003ee4
 8000654:	40020400 	.word	0x40020400
 8000658:	08003efc 	.word	0x08003efc
 800065c:	20000078 	.word	0x20000078

08000660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	@ 0x50
 8000664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000666:	f107 031c 	add.w	r3, r7, #28
 800066a:	2234      	movs	r2, #52	@ 0x34
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f002 ffac 	bl	80035cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b29      	ldr	r3, [pc, #164]	@ (8000730 <SystemClock_Config+0xd0>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	4a28      	ldr	r2, [pc, #160]	@ (8000730 <SystemClock_Config+0xd0>)
 800068e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000692:	6413      	str	r3, [r2, #64]	@ 0x40
 8000694:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <SystemClock_Config+0xd0>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a0:	2300      	movs	r3, #0
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	4b23      	ldr	r3, [pc, #140]	@ (8000734 <SystemClock_Config+0xd4>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a22      	ldr	r2, [pc, #136]	@ (8000734 <SystemClock_Config+0xd4>)
 80006aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ae:	6013      	str	r3, [r2, #0]
 80006b0:	4b20      	ldr	r3, [pc, #128]	@ (8000734 <SystemClock_Config+0xd4>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006b8:	603b      	str	r3, [r7, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006bc:	2301      	movs	r3, #1
 80006be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006c0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c6:	2302      	movs	r3, #2
 80006c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006d0:	2304      	movs	r3, #4
 80006d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006d4:	23a8      	movs	r3, #168	@ 0xa8
 80006d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006dc:	2307      	movs	r3, #7
 80006de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4618      	mov	r0, r3
 80006ea:	f001 fda5 	bl	8002238 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006f4:	f000 f926 	bl	8000944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2302      	movs	r3, #2
 80006fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000704:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000708:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800070e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	2105      	movs	r1, #5
 8000716:	4618      	mov	r0, r3
 8000718:	f000 ff1a 	bl	8001550 <HAL_RCC_ClockConfig>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000722:	f000 f90f 	bl	8000944 <Error_Handler>
  }
}
 8000726:	bf00      	nop
 8000728:	3750      	adds	r7, #80	@ 0x50
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	40023800 	.word	0x40023800
 8000734:	40007000 	.word	0x40007000

08000738 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <MX_USART3_UART_Init+0x50>)
 8000740:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 8000744:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000748:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0b      	ldr	r3, [pc, #44]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800076e:	4805      	ldr	r0, [pc, #20]	@ (8000784 <MX_USART3_UART_Init+0x4c>)
 8000770:	f002 f800 	bl	8002774 <HAL_UART_Init>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800077a:	f000 f8e3 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800077e:	bf00      	nop
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000078 	.word	0x20000078
 8000788:	40004800 	.word	0x40004800

0800078c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000792:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000796:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000798:	4b12      	ldr	r3, [pc, #72]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800079a:	2206      	movs	r2, #6
 800079c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800079e:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007a0:	2202      	movs	r2, #2
 80007a2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007a4:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ac:	2202      	movs	r2, #2
 80007ae:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80007b0:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007b2:	2201      	movs	r2, #1
 80007b4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80007bc:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007be:	2200      	movs	r2, #0
 80007c0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80007c2:	4b08      	ldr	r3, [pc, #32]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	@ (80007e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007d0:	f000 fd83 	bl	80012da <HAL_PCD_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80007da:	f000 f8b3 	bl	8000944 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200000c0 	.word	0x200000c0

080007e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08c      	sub	sp, #48	@ 0x30
 80007ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]
 80007fa:	60da      	str	r2, [r3, #12]
 80007fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
 8000802:	4b4c      	ldr	r3, [pc, #304]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a4b      	ldr	r2, [pc, #300]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b49      	ldr	r3, [pc, #292]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	61bb      	str	r3, [r7, #24]
 8000818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
 800081e:	4b45      	ldr	r3, [pc, #276]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a44      	ldr	r2, [pc, #272]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b42      	ldr	r3, [pc, #264]	@ (8000934 <MX_GPIO_Init+0x14c>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	613b      	str	r3, [r7, #16]
 800083a:	4b3e      	ldr	r3, [pc, #248]	@ (8000934 <MX_GPIO_Init+0x14c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a3d      	ldr	r2, [pc, #244]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000840:	f043 0302 	orr.w	r3, r3, #2
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b3b      	ldr	r3, [pc, #236]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0302 	and.w	r3, r3, #2
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60fb      	str	r3, [r7, #12]
 8000856:	4b37      	ldr	r3, [pc, #220]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a36      	ldr	r2, [pc, #216]	@ (8000934 <MX_GPIO_Init+0x14c>)
 800085c:	f043 0308 	orr.w	r3, r3, #8
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b34      	ldr	r3, [pc, #208]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0308 	and.w	r3, r3, #8
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b30      	ldr	r3, [pc, #192]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a2f      	ldr	r2, [pc, #188]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b2d      	ldr	r3, [pc, #180]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b29      	ldr	r3, [pc, #164]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a28      	ldr	r2, [pc, #160]	@ (8000934 <MX_GPIO_Init+0x14c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b26      	ldr	r3, [pc, #152]	@ (8000934 <MX_GPIO_Init+0x14c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008ac:	4822      	ldr	r0, [pc, #136]	@ (8000938 <MX_GPIO_Init+0x150>)
 80008ae:	f000 fce1 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008b2:	2200      	movs	r2, #0
 80008b4:	2140      	movs	r1, #64	@ 0x40
 80008b6:	4821      	ldr	r0, [pc, #132]	@ (800093c <MX_GPIO_Init+0x154>)
 80008b8:	f000 fcdc 	bl	8001274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	481b      	ldr	r0, [pc, #108]	@ (8000940 <MX_GPIO_Init+0x158>)
 80008d4:	f000 fb3a 	bl	8000f4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008d8:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4811      	ldr	r0, [pc, #68]	@ (8000938 <MX_GPIO_Init+0x150>)
 80008f2:	f000 fb2b 	bl	8000f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008f6:	2340      	movs	r3, #64	@ 0x40
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 031c 	add.w	r3, r7, #28
 800090a:	4619      	mov	r1, r3
 800090c:	480b      	ldr	r0, [pc, #44]	@ (800093c <MX_GPIO_Init+0x154>)
 800090e:	f000 fb1d 	bl	8000f4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000912:	2380      	movs	r3, #128	@ 0x80
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000916:	2300      	movs	r3, #0
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	4619      	mov	r1, r3
 8000924:	4805      	ldr	r0, [pc, #20]	@ (800093c <MX_GPIO_Init+0x154>)
 8000926:	f000 fb11 	bl	8000f4c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800092a:	bf00      	nop
 800092c:	3730      	adds	r7, #48	@ 0x30
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800
 8000938:	40020400 	.word	0x40020400
 800093c:	40021800 	.word	0x40021800
 8000940:	40020800 	.word	0x40020800

08000944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000948:	b672      	cpsid	i
}
 800094a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094c:	bf00      	nop
 800094e:	e7fd      	b.n	800094c <Error_Handler+0x8>

08000950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	607b      	str	r3, [r7, #4]
 800095a:	4b10      	ldr	r3, [pc, #64]	@ (800099c <HAL_MspInit+0x4c>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095e:	4a0f      	ldr	r2, [pc, #60]	@ (800099c <HAL_MspInit+0x4c>)
 8000960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000964:	6453      	str	r3, [r2, #68]	@ 0x44
 8000966:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <HAL_MspInit+0x4c>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800096a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	603b      	str	r3, [r7, #0]
 8000976:	4b09      	ldr	r3, [pc, #36]	@ (800099c <HAL_MspInit+0x4c>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	4a08      	ldr	r2, [pc, #32]	@ (800099c <HAL_MspInit+0x4c>)
 800097c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000980:	6413      	str	r3, [r2, #64]	@ 0x40
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <HAL_MspInit+0x4c>)
 8000984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098e:	bf00      	nop
 8000990:	370c      	adds	r7, #12
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	40023800 	.word	0x40023800

080009a0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08a      	sub	sp, #40	@ 0x28
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a19      	ldr	r2, [pc, #100]	@ (8000a24 <HAL_UART_MspInit+0x84>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d12c      	bne.n	8000a1c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ca:	4a17      	ldr	r2, [pc, #92]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80009d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a10      	ldr	r2, [pc, #64]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009e8:	f043 0308 	orr.w	r3, r3, #8
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000a28 <HAL_UART_MspInit+0x88>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0308 	and.w	r3, r3, #8
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80009fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80009fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000a0c:	2307      	movs	r3, #7
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	4805      	ldr	r0, [pc, #20]	@ (8000a2c <HAL_UART_MspInit+0x8c>)
 8000a18:	f000 fa98 	bl	8000f4c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000a1c:	bf00      	nop
 8000a1e:	3728      	adds	r7, #40	@ 0x28
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40004800 	.word	0x40004800
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	40020c00 	.word	0x40020c00

08000a30 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b0a0      	sub	sp, #128	@ 0x80
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	225c      	movs	r2, #92	@ 0x5c
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f002 fdbb 	bl	80035cc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a5e:	d14e      	bne.n	8000afe <HAL_PCD_MspInit+0xce>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000a60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a64:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000a66:	2300      	movs	r3, #0
 8000a68:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a6a:	f107 0310 	add.w	r3, r7, #16
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 fe88 	bl	8001784 <HAL_RCCEx_PeriphCLKConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8000a7a:	f7ff ff63 	bl	8000944 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a86:	4a20      	ldr	r2, [pc, #128]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000a9a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000a9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000aac:	230a      	movs	r3, #10
 8000aae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4815      	ldr	r0, [pc, #84]	@ (8000b0c <HAL_PCD_MspInit+0xdc>)
 8000ab8:	f000 fa48 	bl	8000f4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000abc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ac0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000aca:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000ace:	4619      	mov	r1, r3
 8000ad0:	480e      	ldr	r0, [pc, #56]	@ (8000b0c <HAL_PCD_MspInit+0xdc>)
 8000ad2:	f000 fa3b 	bl	8000f4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ada:	4a0b      	ldr	r2, [pc, #44]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae0:	6353      	str	r3, [r2, #52]	@ 0x34
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000aec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af2:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <HAL_PCD_MspInit+0xd8>)
 8000af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000afe:	bf00      	nop
 8000b00:	3780      	adds	r7, #128	@ 0x80
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020000 	.word	0x40020000

08000b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <NMI_Handler+0x4>

08000b18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <HardFault_Handler+0x4>

08000b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <MemManage_Handler+0x4>

08000b28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <BusFault_Handler+0x4>

08000b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <UsageFault_Handler+0x4>

08000b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr

08000b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b66:	f000 f8c7 	bl	8000cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
	...

08000b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b78:	4a14      	ldr	r2, [pc, #80]	@ (8000bcc <_sbrk+0x5c>)
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <_sbrk+0x60>)
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b84:	4b13      	ldr	r3, [pc, #76]	@ (8000bd4 <_sbrk+0x64>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d102      	bne.n	8000b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b8c:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <_sbrk+0x64>)
 8000b8e:	4a12      	ldr	r2, [pc, #72]	@ (8000bd8 <_sbrk+0x68>)
 8000b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b92:	4b10      	ldr	r3, [pc, #64]	@ (8000bd4 <_sbrk+0x64>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4413      	add	r3, r2
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d207      	bcs.n	8000bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba0:	f002 fd1c 	bl	80035dc <__errno>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000baa:	f04f 33ff 	mov.w	r3, #4294967295
 8000bae:	e009      	b.n	8000bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb0:	4b08      	ldr	r3, [pc, #32]	@ (8000bd4 <_sbrk+0x64>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb6:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	4a05      	ldr	r2, [pc, #20]	@ (8000bd4 <_sbrk+0x64>)
 8000bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20020000 	.word	0x20020000
 8000bd0:	00000400 	.word	0x00000400
 8000bd4:	200005a4 	.word	0x200005a4
 8000bd8:	200006f8 	.word	0x200006f8

08000bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <SystemInit+0x20>)
 8000be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000be6:	4a05      	ldr	r2, [pc, #20]	@ (8000bfc <SystemInit+0x20>)
 8000be8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c04:	f7ff ffea 	bl	8000bdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c0a:	490d      	ldr	r1, [pc, #52]	@ (8000c40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c10:	e002      	b.n	8000c18 <LoopCopyDataInit>

08000c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c16:	3304      	adds	r3, #4

08000c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c1c:	d3f9      	bcc.n	8000c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c20:	4c0a      	ldr	r4, [pc, #40]	@ (8000c4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c24:	e001      	b.n	8000c2a <LoopFillZerobss>

08000c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c28:	3204      	adds	r2, #4

08000c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c2c:	d3fb      	bcc.n	8000c26 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f002 fcdb 	bl	80035e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c32:	f7ff fcbd 	bl	80005b0 <main>
  bx  lr    
 8000c36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c40:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c44:	08003f74 	.word	0x08003f74
  ldr r2, =_sbss
 8000c48:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c4c:	200006f4 	.word	0x200006f4

08000c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC_IRQHandler>
	...

08000c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c58:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <HAL_Init+0x40>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c94 <HAL_Init+0x40>)
 8000c5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c64:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <HAL_Init+0x40>)
 8000c6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a07      	ldr	r2, [pc, #28]	@ (8000c94 <HAL_Init+0x40>)
 8000c76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f000 f931 	bl	8000ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c82:	2000      	movs	r0, #0
 8000c84:	f000 f808 	bl	8000c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c88:	f7ff fe62 	bl	8000950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40023c00 	.word	0x40023c00

08000c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ca0:	4b12      	ldr	r3, [pc, #72]	@ (8000cec <HAL_InitTick+0x54>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b12      	ldr	r3, [pc, #72]	@ (8000cf0 <HAL_InitTick+0x58>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 f93b 	bl	8000f32 <HAL_SYSTICK_Config>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e00e      	b.n	8000ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2b0f      	cmp	r3, #15
 8000cca:	d80a      	bhi.n	8000ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd4:	f000 f911 	bl	8000efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd8:	4a06      	ldr	r2, [pc, #24]	@ (8000cf4 <HAL_InitTick+0x5c>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e000      	b.n	8000ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000004 	.word	0x20000004

08000cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_IncTick+0x20>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <HAL_IncTick+0x24>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a04      	ldr	r2, [pc, #16]	@ (8000d1c <HAL_IncTick+0x24>)
 8000d0a:	6013      	str	r3, [r2, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	200005a8 	.word	0x200005a8

08000d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return uwTick;
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <HAL_GetTick+0x14>)
 8000d26:	681b      	ldr	r3, [r3, #0]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	200005a8 	.word	0x200005a8

08000d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d40:	f7ff ffee 	bl	8000d20 <HAL_GetTick>
 8000d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d50:	d005      	beq.n	8000d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <HAL_Delay+0x44>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	461a      	mov	r2, r3
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d5e:	bf00      	nop
 8000d60:	f7ff ffde 	bl	8000d20 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d8f7      	bhi.n	8000d60 <HAL_Delay+0x28>
  {
  }
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000008 	.word	0x20000008

08000d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	f003 0307 	and.w	r3, r3, #7
 8000d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d90:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d96:	68ba      	ldr	r2, [r7, #8]
 8000d98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000da8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db2:	4a04      	ldr	r2, [pc, #16]	@ (8000dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000db4:	68bb      	ldr	r3, [r7, #8]
 8000db6:	60d3      	str	r3, [r2, #12]
}
 8000db8:	bf00      	nop
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dcc:	4b04      	ldr	r3, [pc, #16]	@ (8000de0 <__NVIC_GetPriorityGrouping+0x18>)
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	0a1b      	lsrs	r3, r3, #8
 8000dd2:	f003 0307 	and.w	r3, r3, #7
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	@ (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	@ (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	@ 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	@ 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eb0:	d301      	bcc.n	8000eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00f      	b.n	8000ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee0 <SysTick_Config+0x40>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec4:	f7ff ff8e 	bl	8000de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec8:	4b05      	ldr	r3, [pc, #20]	@ (8000ee0 <SysTick_Config+0x40>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ece:	4b04      	ldr	r3, [pc, #16]	@ (8000ee0 <SysTick_Config+0x40>)
 8000ed0:	2207      	movs	r2, #7
 8000ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff47 	bl	8000d80 <__NVIC_SetPriorityGrouping>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0c:	f7ff ff5c 	bl	8000dc8 <__NVIC_GetPriorityGrouping>
 8000f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	6978      	ldr	r0, [r7, #20]
 8000f18:	f7ff ff8e 	bl	8000e38 <NVIC_EncodePriority>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5d 	bl	8000de4 <__NVIC_SetPriority>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f7ff ffb0 	bl	8000ea0 <SysTick_Config>
 8000f40:	4603      	mov	r3, r0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b089      	sub	sp, #36	@ 0x24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	61fb      	str	r3, [r7, #28]
 8000f66:	e165      	b.n	8001234 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f68:	2201      	movs	r2, #1
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	697a      	ldr	r2, [r7, #20]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f7c:	693a      	ldr	r2, [r7, #16]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	f040 8154 	bne.w	800122e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d005      	beq.n	8000f9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d130      	bne.n	8001000 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	689b      	ldr	r3, [r3, #8]
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	005b      	lsls	r3, r3, #1
 8000fa8:	2203      	movs	r2, #3
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	68da      	ldr	r2, [r3, #12]
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	091b      	lsrs	r3, r3, #4
 8000fea:	f003 0201 	and.w	r2, r3, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f003 0303 	and.w	r3, r3, #3
 8001008:	2b03      	cmp	r3, #3
 800100a:	d017      	beq.n	800103c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	2203      	movs	r2, #3
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	69ba      	ldr	r2, [r7, #24]
 8001020:	4013      	ands	r3, r2
 8001022:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	689a      	ldr	r2, [r3, #8]
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f003 0303 	and.w	r3, r3, #3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d123      	bne.n	8001090 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	08da      	lsrs	r2, r3, #3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3208      	adds	r2, #8
 8001050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	f003 0307 	and.w	r3, r3, #7
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	220f      	movs	r2, #15
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	691a      	ldr	r2, [r3, #16]
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4313      	orrs	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	08da      	lsrs	r2, r3, #3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	3208      	adds	r2, #8
 800108a:	69b9      	ldr	r1, [r7, #24]
 800108c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	2203      	movs	r2, #3
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0203 	and.w	r2, r3, #3
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	f000 80ae 	beq.w	800122e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b5d      	ldr	r3, [pc, #372]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010da:	4a5c      	ldr	r2, [pc, #368]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010e2:	4b5a      	ldr	r3, [pc, #360]	@ (800124c <HAL_GPIO_Init+0x300>)
 80010e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ee:	4a58      	ldr	r2, [pc, #352]	@ (8001250 <HAL_GPIO_Init+0x304>)
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	089b      	lsrs	r3, r3, #2
 80010f4:	3302      	adds	r3, #2
 80010f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	220f      	movs	r2, #15
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a4f      	ldr	r2, [pc, #316]	@ (8001254 <HAL_GPIO_Init+0x308>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x21a>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a4e      	ldr	r2, [pc, #312]	@ (8001258 <HAL_GPIO_Init+0x30c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x216>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4d      	ldr	r2, [pc, #308]	@ (800125c <HAL_GPIO_Init+0x310>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x212>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4c      	ldr	r2, [pc, #304]	@ (8001260 <HAL_GPIO_Init+0x314>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x20e>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4b      	ldr	r2, [pc, #300]	@ (8001264 <HAL_GPIO_Init+0x318>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x20a>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4a      	ldr	r2, [pc, #296]	@ (8001268 <HAL_GPIO_Init+0x31c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x206>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a49      	ldr	r2, [pc, #292]	@ (800126c <HAL_GPIO_Init+0x320>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x202>
 800114a:	2306      	movs	r3, #6
 800114c:	e00c      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800114e:	2307      	movs	r3, #7
 8001150:	e00a      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001152:	2305      	movs	r3, #5
 8001154:	e008      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001156:	2304      	movs	r3, #4
 8001158:	e006      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115a:	2303      	movs	r3, #3
 800115c:	e004      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 800115e:	2302      	movs	r3, #2
 8001160:	e002      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_GPIO_Init+0x21c>
 8001166:	2300      	movs	r3, #0
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	f002 0203 	and.w	r2, r2, #3
 800116e:	0092      	lsls	r2, r2, #2
 8001170:	4093      	lsls	r3, r2
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001178:	4935      	ldr	r1, [pc, #212]	@ (8001250 <HAL_GPIO_Init+0x304>)
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001186:	4b3a      	ldr	r3, [pc, #232]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	43db      	mvns	r3, r3
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011aa:	4a31      	ldr	r2, [pc, #196]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d4:	4a26      	ldr	r2, [pc, #152]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011d6:	69bb      	ldr	r3, [r7, #24]
 80011d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011da:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <HAL_GPIO_Init+0x324>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	43db      	mvns	r3, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4013      	ands	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001204:	4b1a      	ldr	r3, [pc, #104]	@ (8001270 <HAL_GPIO_Init+0x324>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d003      	beq.n	8001228 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001228:	4a11      	ldr	r2, [pc, #68]	@ (8001270 <HAL_GPIO_Init+0x324>)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3301      	adds	r3, #1
 8001232:	61fb      	str	r3, [r7, #28]
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	f67f ae96 	bls.w	8000f68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	3724      	adds	r7, #36	@ 0x24
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40023800 	.word	0x40023800
 8001250:	40013800 	.word	0x40013800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020400 	.word	0x40020400
 800125c:	40020800 	.word	0x40020800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40021000 	.word	0x40021000
 8001268:	40021400 	.word	0x40021400
 800126c:	40021800 	.word	0x40021800
 8001270:	40013c00 	.word	0x40013c00

08001274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	807b      	strh	r3, [r7, #2]
 8001280:	4613      	mov	r3, r2
 8001282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001284:	787b      	ldrb	r3, [r7, #1]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800128a:	887a      	ldrh	r2, [r7, #2]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001290:	e003      	b.n	800129a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001292:	887b      	ldrh	r3, [r7, #2]
 8001294:	041a      	lsls	r2, r3, #16
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	619a      	str	r2, [r3, #24]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
 80012ae:	460b      	mov	r3, r1
 80012b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
 80012b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012b8:	887a      	ldrh	r2, [r7, #2]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	4013      	ands	r3, r2
 80012be:	041a      	lsls	r2, r3, #16
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	43d9      	mvns	r1, r3
 80012c4:	887b      	ldrh	r3, [r7, #2]
 80012c6:	400b      	ands	r3, r1
 80012c8:	431a      	orrs	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	619a      	str	r2, [r3, #24]
}
 80012ce:	bf00      	nop
 80012d0:	3714      	adds	r7, #20
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b086      	sub	sp, #24
 80012de:	af02      	add	r7, sp, #8
 80012e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d101      	bne.n	80012ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e108      	b.n	80014fe <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d106      	bne.n	800130c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff fb92 	bl	8000a30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2203      	movs	r2, #3
 8001310:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800131a:	d102      	bne.n	8001322 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4618      	mov	r0, r3
 8001328:	f001 fe94 	bl	8003054 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7c1a      	ldrb	r2, [r3, #16]
 8001334:	f88d 2000 	strb.w	r2, [sp]
 8001338:	3304      	adds	r3, #4
 800133a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800133c:	f001 fe26 	bl	8002f8c <USB_CoreInit>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d005      	beq.n	8001352 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2202      	movs	r2, #2
 800134a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e0d5      	b.n	80014fe <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2100      	movs	r1, #0
 8001358:	4618      	mov	r0, r3
 800135a:	f001 fe8c 	bl	8003076 <USB_SetCurrentMode>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d005      	beq.n	8001370 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2202      	movs	r2, #2
 8001368:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e0c6      	b.n	80014fe <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001370:	2300      	movs	r3, #0
 8001372:	73fb      	strb	r3, [r7, #15]
 8001374:	e04a      	b.n	800140c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001376:	7bfa      	ldrb	r2, [r7, #15]
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4413      	add	r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	3315      	adds	r3, #21
 8001386:	2201      	movs	r2, #1
 8001388:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800138a:	7bfa      	ldrb	r2, [r7, #15]
 800138c:	6879      	ldr	r1, [r7, #4]
 800138e:	4613      	mov	r3, r2
 8001390:	00db      	lsls	r3, r3, #3
 8001392:	4413      	add	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	440b      	add	r3, r1
 8001398:	3314      	adds	r3, #20
 800139a:	7bfa      	ldrb	r2, [r7, #15]
 800139c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	b298      	uxth	r0, r3
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	440b      	add	r3, r1
 80013b0:	332e      	adds	r3, #46	@ 0x2e
 80013b2:	4602      	mov	r2, r0
 80013b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80013b6:	7bfa      	ldrb	r2, [r7, #15]
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	4613      	mov	r3, r2
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	4413      	add	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	440b      	add	r3, r1
 80013c4:	3318      	adds	r3, #24
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80013ca:	7bfa      	ldrb	r2, [r7, #15]
 80013cc:	6879      	ldr	r1, [r7, #4]
 80013ce:	4613      	mov	r3, r2
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	4413      	add	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	440b      	add	r3, r1
 80013d8:	331c      	adds	r3, #28
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80013de:	7bfa      	ldrb	r2, [r7, #15]
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	4613      	mov	r3, r2
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	3320      	adds	r3, #32
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013f2:	7bfa      	ldrb	r2, [r7, #15]
 80013f4:	6879      	ldr	r1, [r7, #4]
 80013f6:	4613      	mov	r3, r2
 80013f8:	00db      	lsls	r3, r3, #3
 80013fa:	4413      	add	r3, r2
 80013fc:	009b      	lsls	r3, r3, #2
 80013fe:	440b      	add	r3, r1
 8001400:	3324      	adds	r3, #36	@ 0x24
 8001402:	2200      	movs	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	3301      	adds	r3, #1
 800140a:	73fb      	strb	r3, [r7, #15]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	791b      	ldrb	r3, [r3, #4]
 8001410:	7bfa      	ldrb	r2, [r7, #15]
 8001412:	429a      	cmp	r2, r3
 8001414:	d3af      	bcc.n	8001376 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001416:	2300      	movs	r3, #0
 8001418:	73fb      	strb	r3, [r7, #15]
 800141a:	e044      	b.n	80014a6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800141c:	7bfa      	ldrb	r2, [r7, #15]
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4613      	mov	r3, r2
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4413      	add	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	440b      	add	r3, r1
 800142a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001432:	7bfa      	ldrb	r2, [r7, #15]
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001444:	7bfa      	ldrb	r2, [r7, #15]
 8001446:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001448:	7bfa      	ldrb	r2, [r7, #15]
 800144a:	6879      	ldr	r1, [r7, #4]
 800144c:	4613      	mov	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4413      	add	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	440b      	add	r3, r1
 8001456:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800145a:	2200      	movs	r2, #0
 800145c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800145e:	7bfa      	ldrb	r2, [r7, #15]
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	4613      	mov	r3, r2
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4413      	add	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001474:	7bfa      	ldrb	r2, [r7, #15]
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4613      	mov	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800148a:	7bfa      	ldrb	r2, [r7, #15]
 800148c:	6879      	ldr	r1, [r7, #4]
 800148e:	4613      	mov	r3, r2
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	4413      	add	r3, r2
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	440b      	add	r3, r1
 8001498:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014a0:	7bfb      	ldrb	r3, [r7, #15]
 80014a2:	3301      	adds	r3, #1
 80014a4:	73fb      	strb	r3, [r7, #15]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	791b      	ldrb	r3, [r3, #4]
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	d3b5      	bcc.n	800141c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6818      	ldr	r0, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	7c1a      	ldrb	r2, [r3, #16]
 80014b8:	f88d 2000 	strb.w	r2, [sp]
 80014bc:	3304      	adds	r3, #4
 80014be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014c0:	f001 fe26 	bl	8003110 <USB_DevInit>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d005      	beq.n	80014d6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2202      	movs	r2, #2
 80014ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e013      	b.n	80014fe <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2201      	movs	r2, #1
 80014e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	7b1b      	ldrb	r3, [r3, #12]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d102      	bne.n	80014f2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f000 f80a 	bl	8001506 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f001 ffe1 	bl	80034be <USB_DevDisconnect>

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001506:	b480      	push	{r7}
 8001508:	b085      	sub	sp, #20
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2201      	movs	r2, #1
 8001518:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001538:	f043 0303 	orr.w	r3, r3, #3
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001540:	2300      	movs	r3, #0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
	...

08001550 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d101      	bne.n	8001564 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e0cc      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001564:	4b68      	ldr	r3, [pc, #416]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 030f 	and.w	r3, r3, #15
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	429a      	cmp	r2, r3
 8001570:	d90c      	bls.n	800158c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001572:	4b65      	ldr	r3, [pc, #404]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b63      	ldr	r3, [pc, #396]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 030f 	and.w	r3, r3, #15
 8001582:	683a      	ldr	r2, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e0b8      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d020      	beq.n	80015da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a4:	4b59      	ldr	r3, [pc, #356]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	4a58      	ldr	r2, [pc, #352]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0308 	and.w	r3, r3, #8
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015bc:	4b53      	ldr	r3, [pc, #332]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	4a52      	ldr	r2, [pc, #328]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c8:	4b50      	ldr	r3, [pc, #320]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	494d      	ldr	r1, [pc, #308]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	4313      	orrs	r3, r2
 80015d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d044      	beq.n	8001670 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d107      	bne.n	80015fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ee:	4b47      	ldr	r3, [pc, #284]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d119      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e07f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d003      	beq.n	800160e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800160a:	2b03      	cmp	r3, #3
 800160c:	d107      	bne.n	800161e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800160e:	4b3f      	ldr	r3, [pc, #252]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d109      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e06f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800161e:	4b3b      	ldr	r3, [pc, #236]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e067      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f023 0203 	bic.w	r2, r3, #3
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	4934      	ldr	r1, [pc, #208]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 800163c:	4313      	orrs	r3, r2
 800163e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001640:	f7ff fb6e 	bl	8000d20 <HAL_GetTick>
 8001644:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001646:	e00a      	b.n	800165e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001648:	f7ff fb6a 	bl	8000d20 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001656:	4293      	cmp	r3, r2
 8001658:	d901      	bls.n	800165e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e04f      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165e:	4b2b      	ldr	r3, [pc, #172]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f003 020c 	and.w	r2, r3, #12
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	429a      	cmp	r2, r3
 800166e:	d1eb      	bne.n	8001648 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001670:	4b25      	ldr	r3, [pc, #148]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d20c      	bcs.n	8001698 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b22      	ldr	r3, [pc, #136]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	683a      	ldr	r2, [r7, #0]
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001686:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <HAL_RCC_ClockConfig+0x1b8>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 030f 	and.w	r3, r3, #15
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d001      	beq.n	8001698 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e032      	b.n	80016fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a4:	4b19      	ldr	r3, [pc, #100]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4916      	ldr	r1, [pc, #88]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016c2:	4b12      	ldr	r3, [pc, #72]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	490e      	ldr	r1, [pc, #56]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016d6:	f000 fb7f 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 80016da:	4602      	mov	r2, r0
 80016dc:	4b0b      	ldr	r3, [pc, #44]	@ (800170c <HAL_RCC_ClockConfig+0x1bc>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	490a      	ldr	r1, [pc, #40]	@ (8001710 <HAL_RCC_ClockConfig+0x1c0>)
 80016e8:	5ccb      	ldrb	r3, [r1, r3]
 80016ea:	fa22 f303 	lsr.w	r3, r2, r3
 80016ee:	4a09      	ldr	r2, [pc, #36]	@ (8001714 <HAL_RCC_ClockConfig+0x1c4>)
 80016f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80016f2:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <HAL_RCC_ClockConfig+0x1c8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff face 	bl	8000c98 <HAL_InitTick>

  return HAL_OK;
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023c00 	.word	0x40023c00
 800170c:	40023800 	.word	0x40023800
 8001710:	08003f18 	.word	0x08003f18
 8001714:	20000000 	.word	0x20000000
 8001718:	20000004 	.word	0x20000004

0800171c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001720:	4b03      	ldr	r3, [pc, #12]	@ (8001730 <HAL_RCC_GetHCLKFreq+0x14>)
 8001722:	681b      	ldr	r3, [r3, #0]
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	20000000 	.word	0x20000000

08001734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001738:	f7ff fff0 	bl	800171c <HAL_RCC_GetHCLKFreq>
 800173c:	4602      	mov	r2, r0
 800173e:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	0a9b      	lsrs	r3, r3, #10
 8001744:	f003 0307 	and.w	r3, r3, #7
 8001748:	4903      	ldr	r1, [pc, #12]	@ (8001758 <HAL_RCC_GetPCLK1Freq+0x24>)
 800174a:	5ccb      	ldrb	r3, [r1, r3]
 800174c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001750:	4618      	mov	r0, r3
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40023800 	.word	0x40023800
 8001758:	08003f28 	.word	0x08003f28

0800175c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001760:	f7ff ffdc 	bl	800171c <HAL_RCC_GetHCLKFreq>
 8001764:	4602      	mov	r2, r0
 8001766:	4b05      	ldr	r3, [pc, #20]	@ (800177c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	0b5b      	lsrs	r3, r3, #13
 800176c:	f003 0307 	and.w	r3, r3, #7
 8001770:	4903      	ldr	r1, [pc, #12]	@ (8001780 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001772:	5ccb      	ldrb	r3, [r1, r3]
 8001774:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001778:	4618      	mov	r0, r3
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40023800 	.word	0x40023800
 8001780:	08003f28 	.word	0x08003f28

08001784 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	@ 0x30
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800178c:	2300      	movs	r3, #0
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001794:	2300      	movs	r3, #0
 8001796:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001798:	2300      	movs	r3, #0
 800179a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80017a0:	2300      	movs	r3, #0
 80017a2:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0301 	and.w	r3, r3, #1
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d010      	beq.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80017bc:	4b6f      	ldr	r3, [pc, #444]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017c2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ca:	496c      	ldr	r1, [pc, #432]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80017da:	2301      	movs	r3, #1
 80017dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d010      	beq.n	800180c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80017ea:	4b64      	ldr	r3, [pc, #400]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017f0:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017f8:	4960      	ldr	r1, [pc, #384]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001808:	2301      	movs	r3, #1
 800180a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d017      	beq.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001818:	4b58      	ldr	r3, [pc, #352]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800181a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800181e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4955      	ldr	r1, [pc, #340]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001828:	4313      	orrs	r3, r2
 800182a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001836:	d101      	bne.n	800183c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001838:	2301      	movs	r3, #1
 800183a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001844:	2301      	movs	r3, #1
 8001846:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	2b00      	cmp	r3, #0
 8001852:	d017      	beq.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001854:	4b49      	ldr	r3, [pc, #292]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001856:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800185a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001862:	4946      	ldr	r1, [pc, #280]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001864:	4313      	orrs	r3, r2
 8001866:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800186e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001872:	d101      	bne.n	8001878 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001874:	2301      	movs	r3, #1
 8001876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001880:	2301      	movs	r3, #1
 8001882:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0320 	and.w	r3, r3, #32
 800188c:	2b00      	cmp	r3, #0
 800188e:	f000 808a 	beq.w	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	4b39      	ldr	r3, [pc, #228]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	4a38      	ldr	r2, [pc, #224]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800189c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a2:	4b36      	ldr	r3, [pc, #216]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80018ae:	4b34      	ldr	r3, [pc, #208]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a33      	ldr	r2, [pc, #204]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018b8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018ba:	f7ff fa31 	bl	8000d20 <HAL_GetTick>
 80018be:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c2:	f7ff fa2d 	bl	8000d20 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e278      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80018d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001980 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018e0:	4b26      	ldr	r3, [pc, #152]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80018e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018e8:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018ea:	6a3b      	ldr	r3, [r7, #32]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d02f      	beq.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018f8:	6a3a      	ldr	r2, [r7, #32]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d028      	beq.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018fe:	4b1f      	ldr	r3, [pc, #124]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001906:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001908:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800190a:	2201      	movs	r2, #1
 800190c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800190e:	4b1d      	ldr	r3, [pc, #116]	@ (8001984 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001914:	4a19      	ldr	r2, [pc, #100]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001916:	6a3b      	ldr	r3, [r7, #32]
 8001918:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800191a:	4b18      	ldr	r3, [pc, #96]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800191c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b01      	cmp	r3, #1
 8001924:	d114      	bne.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001926:	f7ff f9fb 	bl	8000d20 <HAL_GetTick>
 800192a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800192c:	e00a      	b.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800192e:	f7ff f9f7 	bl	8000d20 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800193c:	4293      	cmp	r3, r2
 800193e:	d901      	bls.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001940:	2303      	movs	r3, #3
 8001942:	e240      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001944:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001948:	f003 0302 	and.w	r3, r3, #2
 800194c:	2b00      	cmp	r3, #0
 800194e:	d0ee      	beq.n	800192e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001958:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800195c:	d114      	bne.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800196e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001972:	4902      	ldr	r1, [pc, #8]	@ (800197c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001974:	4313      	orrs	r3, r2
 8001976:	608b      	str	r3, [r1, #8]
 8001978:	e00c      	b.n	8001994 <HAL_RCCEx_PeriphCLKConfig+0x210>
 800197a:	bf00      	nop
 800197c:	40023800 	.word	0x40023800
 8001980:	40007000 	.word	0x40007000
 8001984:	42470e40 	.word	0x42470e40
 8001988:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a49      	ldr	r2, [pc, #292]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800198e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001992:	6093      	str	r3, [r2, #8]
 8001994:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001996:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019a0:	4944      	ldr	r1, [pc, #272]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019a2:	4313      	orrs	r3, r2
 80019a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d004      	beq.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 80019b8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80019ba:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d00a      	beq.n	80019de <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80019c8:	4b3a      	ldr	r3, [pc, #232]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019d6:	4937      	ldr	r1, [pc, #220]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00a      	beq.n	8001a00 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80019ea:	4b32      	ldr	r3, [pc, #200]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f0:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019f8:	492e      	ldr	r1, [pc, #184]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d011      	beq.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001a0c:	4b29      	ldr	r3, [pc, #164]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a12:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a1a:	4926      	ldr	r1, [pc, #152]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001a2a:	d101      	bne.n	8001a30 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d00a      	beq.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a42:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a4a:	491a      	ldr	r1, [pc, #104]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d011      	beq.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a64:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a6c:	4911      	ldr	r1, [pc, #68]	@ (8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d005      	beq.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a90:	f040 80ff 	bne.w	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001a94:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a9a:	f7ff f941 	bl	8000d20 <HAL_GetTick>
 8001a9e:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001aa0:	e00e      	b.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001aa2:	f7ff f93d 	bl	8000d20 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d907      	bls.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e188      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	424711e0 	.word	0x424711e0
 8001abc:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001ac0:	4b7e      	ldr	r3, [pc, #504]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1ea      	bne.n	8001aa2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d009      	beq.n	8001af4 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d028      	beq.n	8001b3e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d124      	bne.n	8001b3e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001af4:	4b71      	ldr	r3, [pc, #452]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001af6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001afa:	0c1b      	lsrs	r3, r3, #16
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	3301      	adds	r3, #1
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001b06:	4b6d      	ldr	r3, [pc, #436]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b0c:	0e1b      	lsrs	r3, r3, #24
 8001b0e:	f003 030f 	and.w	r3, r3, #15
 8001b12:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685a      	ldr	r2, [r3, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	019b      	lsls	r3, r3, #6
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	085b      	lsrs	r3, r3, #1
 8001b24:	3b01      	subs	r3, #1
 8001b26:	041b      	lsls	r3, r3, #16
 8001b28:	431a      	orrs	r2, r3
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	061b      	lsls	r3, r3, #24
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	695b      	ldr	r3, [r3, #20]
 8001b34:	071b      	lsls	r3, r3, #28
 8001b36:	4961      	ldr	r1, [pc, #388]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0304 	and.w	r3, r3, #4
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d004      	beq.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b52:	d00a      	beq.n	8001b6a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d035      	beq.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b68:	d130      	bne.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001b6a:	4b54      	ldr	r3, [pc, #336]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b70:	0c1b      	lsrs	r3, r3, #16
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	3301      	adds	r3, #1
 8001b78:	005b      	lsls	r3, r3, #1
 8001b7a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001b7c:	4b4f      	ldr	r3, [pc, #316]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001b7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b82:	0f1b      	lsrs	r3, r3, #28
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	019b      	lsls	r3, r3, #6
 8001b94:	431a      	orrs	r2, r3
 8001b96:	69fb      	ldr	r3, [r7, #28]
 8001b98:	085b      	lsrs	r3, r3, #1
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	041b      	lsls	r3, r3, #16
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	061b      	lsls	r3, r3, #24
 8001ba6:	431a      	orrs	r2, r3
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	071b      	lsls	r3, r3, #28
 8001bac:	4943      	ldr	r1, [pc, #268]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001bb4:	4b41      	ldr	r3, [pc, #260]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bba:	f023 021f 	bic.w	r2, r3, #31
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	493d      	ldr	r1, [pc, #244]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d029      	beq.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001be0:	d124      	bne.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001be2:	4b36      	ldr	r3, [pc, #216]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001be8:	0c1b      	lsrs	r3, r3, #16
 8001bea:	f003 0303 	and.w	r3, r3, #3
 8001bee:	3301      	adds	r3, #1
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001bf4:	4b31      	ldr	r3, [pc, #196]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001bf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001bfa:	0f1b      	lsrs	r3, r3, #28
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	019b      	lsls	r3, r3, #6
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	085b      	lsrs	r3, r3, #1
 8001c14:	3b01      	subs	r3, #1
 8001c16:	041b      	lsls	r3, r3, #16
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	061b      	lsls	r3, r3, #24
 8001c1e:	431a      	orrs	r2, r3
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	071b      	lsls	r3, r3, #28
 8001c24:	4925      	ldr	r1, [pc, #148]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d016      	beq.n	8001c66 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	019b      	lsls	r3, r3, #6
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	085b      	lsrs	r3, r3, #1
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	041b      	lsls	r3, r3, #16
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691b      	ldr	r3, [r3, #16]
 8001c54:	061b      	lsls	r3, r3, #24
 8001c56:	431a      	orrs	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	695b      	ldr	r3, [r3, #20]
 8001c5c:	071b      	lsls	r3, r3, #28
 8001c5e:	4917      	ldr	r1, [pc, #92]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c6c:	f7ff f858 	bl	8000d20 <HAL_GetTick>
 8001c70:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001c74:	f7ff f854 	bl	8000d20 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e09f      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c86:	4b0d      	ldr	r3, [pc, #52]	@ (8001cbc <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0f0      	beq.n	8001c74 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8001c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	f040 8095 	bne.w	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001ca0:	f7ff f83e 	bl	8000d20 <HAL_GetTick>
 8001ca4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ca6:	e00f      	b.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001ca8:	f7ff f83a 	bl	8000d20 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb0:	1ad3      	subs	r3, r2, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d908      	bls.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e085      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001cba:	bf00      	nop
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	42470068 	.word	0x42470068
 8001cc4:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001cc8:	4b41      	ldr	r3, [pc, #260]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cd4:	d0e8      	beq.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0304 	and.w	r3, r3, #4
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d009      	beq.n	8001cfe <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d02b      	beq.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d127      	bne.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001cfe:	4b34      	ldr	r3, [pc, #208]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d04:	0c1b      	lsrs	r3, r3, #16
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	699a      	ldr	r2, [r3, #24]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69db      	ldr	r3, [r3, #28]
 8001d18:	019b      	lsls	r3, r3, #6
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	085b      	lsrs	r3, r3, #1
 8001d20:	3b01      	subs	r3, #1
 8001d22:	041b      	lsls	r3, r3, #16
 8001d24:	431a      	orrs	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	061b      	lsls	r3, r3, #24
 8001d2c:	4928      	ldr	r1, [pc, #160]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001d34:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d3a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d42:	3b01      	subs	r3, #1
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	4922      	ldr	r1, [pc, #136]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d01d      	beq.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001d62:	d118      	bne.n	8001d96 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001d64:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d6a:	0e1b      	lsrs	r3, r3, #24
 8001d6c:	f003 030f 	and.w	r3, r3, #15
 8001d70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699a      	ldr	r2, [r3, #24]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	019b      	lsls	r3, r3, #6
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	3b01      	subs	r3, #1
 8001d86:	041b      	lsls	r3, r3, #16
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	061b      	lsls	r3, r3, #24
 8001d8e:	4910      	ldr	r1, [pc, #64]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001d90:	4313      	orrs	r3, r2
 8001d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001d96:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8001d98:	2201      	movs	r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001d9c:	f7fe ffc0 	bl	8000d20 <HAL_GetTick>
 8001da0:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001da4:	f7fe ffbc 	bl	8000d20 <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e007      	b.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001dc2:	d1ef      	bne.n	8001da4 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3730      	adds	r7, #48	@ 0x30
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	42470070 	.word	0x42470070

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ddc:	b0ae      	sub	sp, #184	@ 0xb8
 8001dde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dfe:	4bcb      	ldr	r3, [pc, #812]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 030c 	and.w	r3, r3, #12
 8001e06:	2b0c      	cmp	r3, #12
 8001e08:	f200 8206 	bhi.w	8002218 <HAL_RCC_GetSysClockFreq+0x440>
 8001e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e12:	bf00      	nop
 8001e14:	08001e49 	.word	0x08001e49
 8001e18:	08002219 	.word	0x08002219
 8001e1c:	08002219 	.word	0x08002219
 8001e20:	08002219 	.word	0x08002219
 8001e24:	08001e51 	.word	0x08001e51
 8001e28:	08002219 	.word	0x08002219
 8001e2c:	08002219 	.word	0x08002219
 8001e30:	08002219 	.word	0x08002219
 8001e34:	08001e59 	.word	0x08001e59
 8001e38:	08002219 	.word	0x08002219
 8001e3c:	08002219 	.word	0x08002219
 8001e40:	08002219 	.word	0x08002219
 8001e44:	08002049 	.word	0x08002049
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e48:	4bb9      	ldr	r3, [pc, #740]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x358>)
 8001e4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e4e:	e1e7      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e50:	4bb8      	ldr	r3, [pc, #736]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001e52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001e56:	e1e3      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e58:	4bb4      	ldr	r3, [pc, #720]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e64:	4bb1      	ldr	r3, [pc, #708]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d071      	beq.n	8001f54 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e70:	4bae      	ldr	r3, [pc, #696]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	099b      	lsrs	r3, r3, #6
 8001e76:	2200      	movs	r2, #0
 8001e78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e7c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001e80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001e96:	4622      	mov	r2, r4
 8001e98:	462b      	mov	r3, r5
 8001e9a:	f04f 0000 	mov.w	r0, #0
 8001e9e:	f04f 0100 	mov.w	r1, #0
 8001ea2:	0159      	lsls	r1, r3, #5
 8001ea4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ea8:	0150      	lsls	r0, r2, #5
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4621      	mov	r1, r4
 8001eb0:	1a51      	subs	r1, r2, r1
 8001eb2:	6439      	str	r1, [r7, #64]	@ 0x40
 8001eb4:	4629      	mov	r1, r5
 8001eb6:	eb63 0301 	sbc.w	r3, r3, r1
 8001eba:	647b      	str	r3, [r7, #68]	@ 0x44
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	f04f 0300 	mov.w	r3, #0
 8001ec4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001ec8:	4649      	mov	r1, r9
 8001eca:	018b      	lsls	r3, r1, #6
 8001ecc:	4641      	mov	r1, r8
 8001ece:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ed2:	4641      	mov	r1, r8
 8001ed4:	018a      	lsls	r2, r1, #6
 8001ed6:	4641      	mov	r1, r8
 8001ed8:	1a51      	subs	r1, r2, r1
 8001eda:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001edc:	4649      	mov	r1, r9
 8001ede:	eb63 0301 	sbc.w	r3, r3, r1
 8001ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ee4:	f04f 0200 	mov.w	r2, #0
 8001ee8:	f04f 0300 	mov.w	r3, #0
 8001eec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001ef0:	4649      	mov	r1, r9
 8001ef2:	00cb      	lsls	r3, r1, #3
 8001ef4:	4641      	mov	r1, r8
 8001ef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001efa:	4641      	mov	r1, r8
 8001efc:	00ca      	lsls	r2, r1, #3
 8001efe:	4610      	mov	r0, r2
 8001f00:	4619      	mov	r1, r3
 8001f02:	4603      	mov	r3, r0
 8001f04:	4622      	mov	r2, r4
 8001f06:	189b      	adds	r3, r3, r2
 8001f08:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f0a:	462b      	mov	r3, r5
 8001f0c:	460a      	mov	r2, r1
 8001f0e:	eb42 0303 	adc.w	r3, r2, r3
 8001f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	f04f 0300 	mov.w	r3, #0
 8001f1c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001f20:	4629      	mov	r1, r5
 8001f22:	024b      	lsls	r3, r1, #9
 8001f24:	4621      	mov	r1, r4
 8001f26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f2a:	4621      	mov	r1, r4
 8001f2c:	024a      	lsls	r2, r1, #9
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f36:	2200      	movs	r2, #0
 8001f38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001f3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001f40:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f44:	f7fe f9bc 	bl	80002c0 <__aeabi_uldivmod>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	460b      	mov	r3, r1
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001f52:	e067      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f54:	4b75      	ldr	r3, [pc, #468]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	099b      	lsrs	r3, r3, #6
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001f60:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001f64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001f6e:	2300      	movs	r3, #0
 8001f70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f72:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001f76:	4622      	mov	r2, r4
 8001f78:	462b      	mov	r3, r5
 8001f7a:	f04f 0000 	mov.w	r0, #0
 8001f7e:	f04f 0100 	mov.w	r1, #0
 8001f82:	0159      	lsls	r1, r3, #5
 8001f84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f88:	0150      	lsls	r0, r2, #5
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4621      	mov	r1, r4
 8001f90:	1a51      	subs	r1, r2, r1
 8001f92:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001f94:	4629      	mov	r1, r5
 8001f96:	eb63 0301 	sbc.w	r3, r3, r1
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f9c:	f04f 0200 	mov.w	r2, #0
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001fa8:	4649      	mov	r1, r9
 8001faa:	018b      	lsls	r3, r1, #6
 8001fac:	4641      	mov	r1, r8
 8001fae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fb2:	4641      	mov	r1, r8
 8001fb4:	018a      	lsls	r2, r1, #6
 8001fb6:	4641      	mov	r1, r8
 8001fb8:	ebb2 0a01 	subs.w	sl, r2, r1
 8001fbc:	4649      	mov	r1, r9
 8001fbe:	eb63 0b01 	sbc.w	fp, r3, r1
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	f04f 0300 	mov.w	r3, #0
 8001fca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001fce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001fd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001fd6:	4692      	mov	sl, r2
 8001fd8:	469b      	mov	fp, r3
 8001fda:	4623      	mov	r3, r4
 8001fdc:	eb1a 0303 	adds.w	r3, sl, r3
 8001fe0:	623b      	str	r3, [r7, #32]
 8001fe2:	462b      	mov	r3, r5
 8001fe4:	eb4b 0303 	adc.w	r3, fp, r3
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	f04f 0300 	mov.w	r3, #0
 8001ff2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	028b      	lsls	r3, r1, #10
 8001ffa:	4621      	mov	r1, r4
 8001ffc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002000:	4621      	mov	r1, r4
 8002002:	028a      	lsls	r2, r1, #10
 8002004:	4610      	mov	r0, r2
 8002006:	4619      	mov	r1, r3
 8002008:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800200c:	2200      	movs	r2, #0
 800200e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002010:	677a      	str	r2, [r7, #116]	@ 0x74
 8002012:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002016:	f7fe f953 	bl	80002c0 <__aeabi_uldivmod>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4613      	mov	r3, r2
 8002020:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002024:	4b41      	ldr	r3, [pc, #260]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	0c1b      	lsrs	r3, r3, #16
 800202a:	f003 0303 	and.w	r3, r3, #3
 800202e:	3301      	adds	r3, #1
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002036:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800203a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800203e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002042:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002046:	e0eb      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002048:	4b38      	ldr	r3, [pc, #224]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002050:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002054:	4b35      	ldr	r3, [pc, #212]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d06b      	beq.n	8002138 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002060:	4b32      	ldr	r3, [pc, #200]	@ (800212c <HAL_RCC_GetSysClockFreq+0x354>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	099b      	lsrs	r3, r3, #6
 8002066:	2200      	movs	r2, #0
 8002068:	66bb      	str	r3, [r7, #104]	@ 0x68
 800206a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800206c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800206e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002072:	663b      	str	r3, [r7, #96]	@ 0x60
 8002074:	2300      	movs	r3, #0
 8002076:	667b      	str	r3, [r7, #100]	@ 0x64
 8002078:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800207c:	4622      	mov	r2, r4
 800207e:	462b      	mov	r3, r5
 8002080:	f04f 0000 	mov.w	r0, #0
 8002084:	f04f 0100 	mov.w	r1, #0
 8002088:	0159      	lsls	r1, r3, #5
 800208a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800208e:	0150      	lsls	r0, r2, #5
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4621      	mov	r1, r4
 8002096:	1a51      	subs	r1, r2, r1
 8002098:	61b9      	str	r1, [r7, #24]
 800209a:	4629      	mov	r1, r5
 800209c:	eb63 0301 	sbc.w	r3, r3, r1
 80020a0:	61fb      	str	r3, [r7, #28]
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80020ae:	4659      	mov	r1, fp
 80020b0:	018b      	lsls	r3, r1, #6
 80020b2:	4651      	mov	r1, sl
 80020b4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020b8:	4651      	mov	r1, sl
 80020ba:	018a      	lsls	r2, r1, #6
 80020bc:	4651      	mov	r1, sl
 80020be:	ebb2 0801 	subs.w	r8, r2, r1
 80020c2:	4659      	mov	r1, fp
 80020c4:	eb63 0901 	sbc.w	r9, r3, r1
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020dc:	4690      	mov	r8, r2
 80020de:	4699      	mov	r9, r3
 80020e0:	4623      	mov	r3, r4
 80020e2:	eb18 0303 	adds.w	r3, r8, r3
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	462b      	mov	r3, r5
 80020ea:	eb49 0303 	adc.w	r3, r9, r3
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	f04f 0300 	mov.w	r3, #0
 80020f8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80020fc:	4629      	mov	r1, r5
 80020fe:	024b      	lsls	r3, r1, #9
 8002100:	4621      	mov	r1, r4
 8002102:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002106:	4621      	mov	r1, r4
 8002108:	024a      	lsls	r2, r1, #9
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002112:	2200      	movs	r2, #0
 8002114:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002116:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002118:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800211c:	f7fe f8d0 	bl	80002c0 <__aeabi_uldivmod>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4613      	mov	r3, r2
 8002126:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800212a:	e065      	b.n	80021f8 <HAL_RCC_GetSysClockFreq+0x420>
 800212c:	40023800 	.word	0x40023800
 8002130:	00f42400 	.word	0x00f42400
 8002134:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002138:	4b3d      	ldr	r3, [pc, #244]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x458>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	2200      	movs	r2, #0
 8002140:	4618      	mov	r0, r3
 8002142:	4611      	mov	r1, r2
 8002144:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002148:	653b      	str	r3, [r7, #80]	@ 0x50
 800214a:	2300      	movs	r3, #0
 800214c:	657b      	str	r3, [r7, #84]	@ 0x54
 800214e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002152:	4642      	mov	r2, r8
 8002154:	464b      	mov	r3, r9
 8002156:	f04f 0000 	mov.w	r0, #0
 800215a:	f04f 0100 	mov.w	r1, #0
 800215e:	0159      	lsls	r1, r3, #5
 8002160:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002164:	0150      	lsls	r0, r2, #5
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4641      	mov	r1, r8
 800216c:	1a51      	subs	r1, r2, r1
 800216e:	60b9      	str	r1, [r7, #8]
 8002170:	4649      	mov	r1, r9
 8002172:	eb63 0301 	sbc.w	r3, r3, r1
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	f04f 0200 	mov.w	r2, #0
 800217c:	f04f 0300 	mov.w	r3, #0
 8002180:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002184:	4659      	mov	r1, fp
 8002186:	018b      	lsls	r3, r1, #6
 8002188:	4651      	mov	r1, sl
 800218a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800218e:	4651      	mov	r1, sl
 8002190:	018a      	lsls	r2, r1, #6
 8002192:	4651      	mov	r1, sl
 8002194:	1a54      	subs	r4, r2, r1
 8002196:	4659      	mov	r1, fp
 8002198:	eb63 0501 	sbc.w	r5, r3, r1
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	00eb      	lsls	r3, r5, #3
 80021a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021aa:	00e2      	lsls	r2, r4, #3
 80021ac:	4614      	mov	r4, r2
 80021ae:	461d      	mov	r5, r3
 80021b0:	4643      	mov	r3, r8
 80021b2:	18e3      	adds	r3, r4, r3
 80021b4:	603b      	str	r3, [r7, #0]
 80021b6:	464b      	mov	r3, r9
 80021b8:	eb45 0303 	adc.w	r3, r5, r3
 80021bc:	607b      	str	r3, [r7, #4]
 80021be:	f04f 0200 	mov.w	r2, #0
 80021c2:	f04f 0300 	mov.w	r3, #0
 80021c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80021ca:	4629      	mov	r1, r5
 80021cc:	028b      	lsls	r3, r1, #10
 80021ce:	4621      	mov	r1, r4
 80021d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80021d4:	4621      	mov	r1, r4
 80021d6:	028a      	lsls	r2, r1, #10
 80021d8:	4610      	mov	r0, r2
 80021da:	4619      	mov	r1, r3
 80021dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80021e0:	2200      	movs	r2, #0
 80021e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80021e4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80021e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80021ea:	f7fe f869 	bl	80002c0 <__aeabi_uldivmod>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	4613      	mov	r3, r2
 80021f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002230 <HAL_RCC_GetSysClockFreq+0x458>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	0f1b      	lsrs	r3, r3, #28
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002206:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800220a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800220e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002212:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002216:	e003      	b.n	8002220 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_RCC_GetSysClockFreq+0x45c>)
 800221a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800221e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002220:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002224:	4618      	mov	r0, r3
 8002226:	37b8      	adds	r7, #184	@ 0xb8
 8002228:	46bd      	mov	sp, r7
 800222a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	00f42400 	.word	0x00f42400

08002238 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b086      	sub	sp, #24
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e28d      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	f000 8083 	beq.w	800235e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002258:	4b94      	ldr	r3, [pc, #592]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 030c 	and.w	r3, r3, #12
 8002260:	2b04      	cmp	r3, #4
 8002262:	d019      	beq.n	8002298 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002264:	4b91      	ldr	r3, [pc, #580]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 030c 	and.w	r3, r3, #12
        || \
 800226c:	2b08      	cmp	r3, #8
 800226e:	d106      	bne.n	800227e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002270:	4b8e      	ldr	r3, [pc, #568]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002278:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800227c:	d00c      	beq.n	8002298 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227e:	4b8b      	ldr	r3, [pc, #556]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002286:	2b0c      	cmp	r3, #12
 8002288:	d112      	bne.n	80022b0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800228a:	4b88      	ldr	r3, [pc, #544]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002292:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002296:	d10b      	bne.n	80022b0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002298:	4b84      	ldr	r3, [pc, #528]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d05b      	beq.n	800235c <HAL_RCC_OscConfig+0x124>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d157      	bne.n	800235c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e25a      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022b8:	d106      	bne.n	80022c8 <HAL_RCC_OscConfig+0x90>
 80022ba:	4b7c      	ldr	r3, [pc, #496]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a7b      	ldr	r2, [pc, #492]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	e01d      	b.n	8002304 <HAL_RCC_OscConfig+0xcc>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022d0:	d10c      	bne.n	80022ec <HAL_RCC_OscConfig+0xb4>
 80022d2:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a75      	ldr	r2, [pc, #468]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	4b73      	ldr	r3, [pc, #460]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a72      	ldr	r2, [pc, #456]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	e00b      	b.n	8002304 <HAL_RCC_OscConfig+0xcc>
 80022ec:	4b6f      	ldr	r3, [pc, #444]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a6e      	ldr	r2, [pc, #440]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b6c      	ldr	r3, [pc, #432]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6b      	ldr	r2, [pc, #428]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80022fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d013      	beq.n	8002334 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fe fd08 	bl	8000d20 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002314:	f7fe fd04 	bl	8000d20 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	@ 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e21f      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	4b61      	ldr	r3, [pc, #388]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0xdc>
 8002332:	e014      	b.n	800235e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7fe fcf4 	bl	8000d20 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800233c:	f7fe fcf0 	bl	8000d20 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b64      	cmp	r3, #100	@ 0x64
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e20b      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234e:	4b57      	ldr	r3, [pc, #348]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x104>
 800235a:	e000      	b.n	800235e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800235c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d06f      	beq.n	800244a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800236a:	4b50      	ldr	r3, [pc, #320]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b00      	cmp	r3, #0
 8002374:	d017      	beq.n	80023a6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002376:	4b4d      	ldr	r3, [pc, #308]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
        || \
 800237e:	2b08      	cmp	r3, #8
 8002380:	d105      	bne.n	800238e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002382:	4b4a      	ldr	r3, [pc, #296]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800238e:	4b47      	ldr	r3, [pc, #284]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002396:	2b0c      	cmp	r3, #12
 8002398:	d11c      	bne.n	80023d4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800239a:	4b44      	ldr	r3, [pc, #272]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d116      	bne.n	80023d4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	4b41      	ldr	r3, [pc, #260]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <HAL_RCC_OscConfig+0x186>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d001      	beq.n	80023be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e1d3      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023be:	4b3b      	ldr	r3, [pc, #236]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4937      	ldr	r1, [pc, #220]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d2:	e03a      	b.n	800244a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d020      	beq.n	800241e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023dc:	4b34      	ldr	r3, [pc, #208]	@ (80024b0 <HAL_RCC_OscConfig+0x278>)
 80023de:	2201      	movs	r2, #1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7fe fc9d 	bl	8000d20 <HAL_GetTick>
 80023e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e8:	e008      	b.n	80023fc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ea:	f7fe fc99 	bl	8000d20 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d901      	bls.n	80023fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e1b4      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023fc:	4b2b      	ldr	r3, [pc, #172]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0302 	and.w	r3, r3, #2
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0f0      	beq.n	80023ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002408:	4b28      	ldr	r3, [pc, #160]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4925      	ldr	r1, [pc, #148]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002418:	4313      	orrs	r3, r2
 800241a:	600b      	str	r3, [r1, #0]
 800241c:	e015      	b.n	800244a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800241e:	4b24      	ldr	r3, [pc, #144]	@ (80024b0 <HAL_RCC_OscConfig+0x278>)
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fc7c 	bl	8000d20 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242c:	f7fe fc78 	bl	8000d20 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e193      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800243e:	4b1b      	ldr	r3, [pc, #108]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f0      	bne.n	800242c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0308 	and.w	r3, r3, #8
 8002452:	2b00      	cmp	r3, #0
 8002454:	d036      	beq.n	80024c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d016      	beq.n	800248c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800245e:	4b15      	ldr	r3, [pc, #84]	@ (80024b4 <HAL_RCC_OscConfig+0x27c>)
 8002460:	2201      	movs	r2, #1
 8002462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002464:	f7fe fc5c 	bl	8000d20 <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800246c:	f7fe fc58 	bl	8000d20 <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e173      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800247e:	4b0b      	ldr	r3, [pc, #44]	@ (80024ac <HAL_RCC_OscConfig+0x274>)
 8002480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0f0      	beq.n	800246c <HAL_RCC_OscConfig+0x234>
 800248a:	e01b      	b.n	80024c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800248c:	4b09      	ldr	r3, [pc, #36]	@ (80024b4 <HAL_RCC_OscConfig+0x27c>)
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002492:	f7fe fc45 	bl	8000d20 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002498:	e00e      	b.n	80024b8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249a:	f7fe fc41 	bl	8000d20 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d907      	bls.n	80024b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e15c      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
 80024ac:	40023800 	.word	0x40023800
 80024b0:	42470000 	.word	0x42470000
 80024b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b8:	4b8a      	ldr	r3, [pc, #552]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80024ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024bc:	f003 0302 	and.w	r3, r3, #2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1ea      	bne.n	800249a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	f000 8097 	beq.w	8002600 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024d2:	2300      	movs	r3, #0
 80024d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024d6:	4b83      	ldr	r3, [pc, #524]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10f      	bne.n	8002502 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	60bb      	str	r3, [r7, #8]
 80024e6:	4b7f      	ldr	r3, [pc, #508]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	4a7e      	ldr	r2, [pc, #504]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80024ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024f2:	4b7c      	ldr	r3, [pc, #496]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	60bb      	str	r3, [r7, #8]
 80024fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024fe:	2301      	movs	r3, #1
 8002500:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002502:	4b79      	ldr	r3, [pc, #484]	@ (80026e8 <HAL_RCC_OscConfig+0x4b0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800250a:	2b00      	cmp	r3, #0
 800250c:	d118      	bne.n	8002540 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800250e:	4b76      	ldr	r3, [pc, #472]	@ (80026e8 <HAL_RCC_OscConfig+0x4b0>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a75      	ldr	r2, [pc, #468]	@ (80026e8 <HAL_RCC_OscConfig+0x4b0>)
 8002514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800251a:	f7fe fc01 	bl	8000d20 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002520:	e008      	b.n	8002534 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002522:	f7fe fbfd 	bl	8000d20 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e118      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002534:	4b6c      	ldr	r3, [pc, #432]	@ (80026e8 <HAL_RCC_OscConfig+0x4b0>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253c:	2b00      	cmp	r3, #0
 800253e:	d0f0      	beq.n	8002522 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d106      	bne.n	8002556 <HAL_RCC_OscConfig+0x31e>
 8002548:	4b66      	ldr	r3, [pc, #408]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800254a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800254c:	4a65      	ldr	r2, [pc, #404]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800254e:	f043 0301 	orr.w	r3, r3, #1
 8002552:	6713      	str	r3, [r2, #112]	@ 0x70
 8002554:	e01c      	b.n	8002590 <HAL_RCC_OscConfig+0x358>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	2b05      	cmp	r3, #5
 800255c:	d10c      	bne.n	8002578 <HAL_RCC_OscConfig+0x340>
 800255e:	4b61      	ldr	r3, [pc, #388]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002562:	4a60      	ldr	r2, [pc, #384]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	6713      	str	r3, [r2, #112]	@ 0x70
 800256a:	4b5e      	ldr	r3, [pc, #376]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800256c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256e:	4a5d      	ldr	r2, [pc, #372]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	6713      	str	r3, [r2, #112]	@ 0x70
 8002576:	e00b      	b.n	8002590 <HAL_RCC_OscConfig+0x358>
 8002578:	4b5a      	ldr	r3, [pc, #360]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800257a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257c:	4a59      	ldr	r2, [pc, #356]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800257e:	f023 0301 	bic.w	r3, r3, #1
 8002582:	6713      	str	r3, [r2, #112]	@ 0x70
 8002584:	4b57      	ldr	r3, [pc, #348]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002588:	4a56      	ldr	r2, [pc, #344]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800258a:	f023 0304 	bic.w	r3, r3, #4
 800258e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d015      	beq.n	80025c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002598:	f7fe fbc2 	bl	8000d20 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259e:	e00a      	b.n	80025b6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a0:	f7fe fbbe 	bl	8000d20 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e0d7      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b6:	4b4b      	ldr	r3, [pc, #300]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80025b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0ee      	beq.n	80025a0 <HAL_RCC_OscConfig+0x368>
 80025c2:	e014      	b.n	80025ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c4:	f7fe fbac 	bl	8000d20 <HAL_GetTick>
 80025c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ca:	e00a      	b.n	80025e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025cc:	f7fe fba8 	bl	8000d20 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025da:	4293      	cmp	r3, r2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e0c1      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e2:	4b40      	ldr	r3, [pc, #256]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80025e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ee      	bne.n	80025cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025ee:	7dfb      	ldrb	r3, [r7, #23]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d105      	bne.n	8002600 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f4:	4b3b      	ldr	r3, [pc, #236]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80025f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f8:	4a3a      	ldr	r2, [pc, #232]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80025fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	2b00      	cmp	r3, #0
 8002606:	f000 80ad 	beq.w	8002764 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800260a:	4b36      	ldr	r3, [pc, #216]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b08      	cmp	r3, #8
 8002614:	d060      	beq.n	80026d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d145      	bne.n	80026aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800261e:	4b33      	ldr	r3, [pc, #204]	@ (80026ec <HAL_RCC_OscConfig+0x4b4>)
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002624:	f7fe fb7c 	bl	8000d20 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800262c:	f7fe fb78 	bl	8000d20 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b02      	cmp	r3, #2
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e093      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800263e:	4b29      	ldr	r3, [pc, #164]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1f0      	bne.n	800262c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69da      	ldr	r2, [r3, #28]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	431a      	orrs	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002658:	019b      	lsls	r3, r3, #6
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	085b      	lsrs	r3, r3, #1
 8002662:	3b01      	subs	r3, #1
 8002664:	041b      	lsls	r3, r3, #16
 8002666:	431a      	orrs	r2, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266c:	061b      	lsls	r3, r3, #24
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002674:	071b      	lsls	r3, r3, #28
 8002676:	491b      	ldr	r1, [pc, #108]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 8002678:	4313      	orrs	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800267c:	4b1b      	ldr	r3, [pc, #108]	@ (80026ec <HAL_RCC_OscConfig+0x4b4>)
 800267e:	2201      	movs	r2, #1
 8002680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7fe fb4d 	bl	8000d20 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268a:	f7fe fb49 	bl	8000d20 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e064      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269c:	4b11      	ldr	r3, [pc, #68]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d0f0      	beq.n	800268a <HAL_RCC_OscConfig+0x452>
 80026a8:	e05c      	b.n	8002764 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026aa:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <HAL_RCC_OscConfig+0x4b4>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7fe fb36 	bl	8000d20 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b8:	f7fe fb32 	bl	8000d20 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e04d      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ca:	4b06      	ldr	r3, [pc, #24]	@ (80026e4 <HAL_RCC_OscConfig+0x4ac>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x480>
 80026d6:	e045      	b.n	8002764 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d107      	bne.n	80026f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e040      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40007000 	.word	0x40007000
 80026ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002770 <HAL_RCC_OscConfig+0x538>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d030      	beq.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d129      	bne.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d122      	bne.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002720:	4013      	ands	r3, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002726:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002728:	4293      	cmp	r3, r2
 800272a:	d119      	bne.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002736:	085b      	lsrs	r3, r3, #1
 8002738:	3b01      	subs	r3, #1
 800273a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d10f      	bne.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d107      	bne.n	8002760 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800275c:	429a      	cmp	r2, r3
 800275e:	d001      	beq.n	8002764 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e000      	b.n	8002766 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002764:	2300      	movs	r3, #0
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40023800 	.word	0x40023800

08002774 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e042      	b.n	800280c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d106      	bne.n	80027a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f7fe f900 	bl	80009a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2224      	movs	r2, #36	@ 0x24
 80027a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f973 	bl	8002aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695a      	ldr	r2, [r3, #20]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68da      	ldr	r2, [r3, #12]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80027ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2220      	movs	r2, #32
 80027f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	@ 0x28
 8002818:	af02      	add	r7, sp, #8
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	4613      	mov	r3, r2
 8002822:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2b20      	cmp	r3, #32
 8002832:	d175      	bne.n	8002920 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d002      	beq.n	8002840 <HAL_UART_Transmit+0x2c>
 800283a:	88fb      	ldrh	r3, [r7, #6]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e06e      	b.n	8002922 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2221      	movs	r2, #33	@ 0x21
 800284e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002852:	f7fe fa65 	bl	8000d20 <HAL_GetTick>
 8002856:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	88fa      	ldrh	r2, [r7, #6]
 800285c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	88fa      	ldrh	r2, [r7, #6]
 8002862:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800286c:	d108      	bne.n	8002880 <HAL_UART_Transmit+0x6c>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d104      	bne.n	8002880 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	e003      	b.n	8002888 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002884:	2300      	movs	r3, #0
 8002886:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002888:	e02e      	b.n	80028e8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2200      	movs	r2, #0
 8002892:	2180      	movs	r1, #128	@ 0x80
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 f848 	bl	800292a <UART_WaitOnFlagUntilTimeout>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e03a      	b.n	8002922 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10b      	bne.n	80028ca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	881b      	ldrh	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	3302      	adds	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
 80028c8:	e007      	b.n	80028da <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	3301      	adds	r3, #1
 80028d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028de:	b29b      	uxth	r3, r3
 80028e0:	3b01      	subs	r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1cb      	bne.n	800288a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	9300      	str	r3, [sp, #0]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2200      	movs	r2, #0
 80028fa:	2140      	movs	r1, #64	@ 0x40
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f000 f814 	bl	800292a <UART_WaitOnFlagUntilTimeout>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d005      	beq.n	8002914 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002910:	2303      	movs	r3, #3
 8002912:	e006      	b.n	8002922 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2220      	movs	r2, #32
 8002918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	e000      	b.n	8002922 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002920:	2302      	movs	r3, #2
  }
}
 8002922:	4618      	mov	r0, r3
 8002924:	3720      	adds	r7, #32
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b086      	sub	sp, #24
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	603b      	str	r3, [r7, #0]
 8002936:	4613      	mov	r3, r2
 8002938:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800293a:	e03b      	b.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002942:	d037      	beq.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002944:	f7fe f9ec 	bl	8000d20 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	6a3a      	ldr	r2, [r7, #32]
 8002950:	429a      	cmp	r2, r3
 8002952:	d302      	bcc.n	800295a <UART_WaitOnFlagUntilTimeout+0x30>
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d101      	bne.n	800295e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e03a      	b.n	80029d4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b00      	cmp	r3, #0
 800296a:	d023      	beq.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	2b80      	cmp	r3, #128	@ 0x80
 8002970:	d020      	beq.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	2b40      	cmp	r3, #64	@ 0x40
 8002976:	d01d      	beq.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b08      	cmp	r3, #8
 8002984:	d116      	bne.n	80029b4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002986:	2300      	movs	r3, #0
 8002988:	617b      	str	r3, [r7, #20]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	617b      	str	r3, [r7, #20]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 f81d 	bl	80029dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2208      	movs	r2, #8
 80029a6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e00f      	b.n	80029d4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	4013      	ands	r3, r2
 80029be:	68ba      	ldr	r2, [r7, #8]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	bf0c      	ite	eq
 80029c4:	2301      	moveq	r3, #1
 80029c6:	2300      	movne	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	461a      	mov	r2, r3
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d0b4      	beq.n	800293c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3718      	adds	r7, #24
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029dc:	b480      	push	{r7}
 80029de:	b095      	sub	sp, #84	@ 0x54
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	330c      	adds	r3, #12
 80029ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029ee:	e853 3f00 	ldrex	r3, [r3]
 80029f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	330c      	adds	r3, #12
 8002a02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a04:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a0c:	e841 2300 	strex	r3, r2, [r1]
 8002a10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1e5      	bne.n	80029e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3314      	adds	r3, #20
 8002a1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a20:	6a3b      	ldr	r3, [r7, #32]
 8002a22:	e853 3f00 	ldrex	r3, [r3]
 8002a26:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3314      	adds	r3, #20
 8002a36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a40:	e841 2300 	strex	r3, r2, [r1]
 8002a44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1e5      	bne.n	8002a18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d119      	bne.n	8002a88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	330c      	adds	r3, #12
 8002a5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	e853 3f00 	ldrex	r3, [r3]
 8002a62:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f023 0310 	bic.w	r3, r3, #16
 8002a6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	330c      	adds	r3, #12
 8002a72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a74:	61ba      	str	r2, [r7, #24]
 8002a76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a78:	6979      	ldr	r1, [r7, #20]
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	e841 2300 	strex	r3, r2, [r1]
 8002a80:	613b      	str	r3, [r7, #16]
   return(result);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1e5      	bne.n	8002a54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a96:	bf00      	nop
 8002a98:	3754      	adds	r7, #84	@ 0x54
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
	...

08002aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002aa8:	b0c0      	sub	sp, #256	@ 0x100
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac0:	68d9      	ldr	r1, [r3, #12]
 8002ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	ea40 0301 	orr.w	r3, r0, r1
 8002acc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	431a      	orrs	r2, r3
 8002adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002afc:	f021 010c 	bic.w	r1, r1, #12
 8002b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002b0a:	430b      	orrs	r3, r1
 8002b0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b1e:	6999      	ldr	r1, [r3, #24]
 8002b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	ea40 0301 	orr.w	r3, r0, r1
 8002b2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	4b8f      	ldr	r3, [pc, #572]	@ (8002d70 <UART_SetConfig+0x2cc>)
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d005      	beq.n	8002b44 <UART_SetConfig+0xa0>
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	4b8d      	ldr	r3, [pc, #564]	@ (8002d74 <UART_SetConfig+0x2d0>)
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d104      	bne.n	8002b4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002b44:	f7fe fe0a 	bl	800175c <HAL_RCC_GetPCLK2Freq>
 8002b48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002b4c:	e003      	b.n	8002b56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002b4e:	f7fe fdf1 	bl	8001734 <HAL_RCC_GetPCLK1Freq>
 8002b52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b60:	f040 810c 	bne.w	8002d7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002b72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002b76:	4622      	mov	r2, r4
 8002b78:	462b      	mov	r3, r5
 8002b7a:	1891      	adds	r1, r2, r2
 8002b7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b7e:	415b      	adcs	r3, r3
 8002b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b86:	4621      	mov	r1, r4
 8002b88:	eb12 0801 	adds.w	r8, r2, r1
 8002b8c:	4629      	mov	r1, r5
 8002b8e:	eb43 0901 	adc.w	r9, r3, r1
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ba2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ba6:	4690      	mov	r8, r2
 8002ba8:	4699      	mov	r9, r3
 8002baa:	4623      	mov	r3, r4
 8002bac:	eb18 0303 	adds.w	r3, r8, r3
 8002bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002bb4:	462b      	mov	r3, r5
 8002bb6:	eb49 0303 	adc.w	r3, r9, r3
 8002bba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002bca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002bce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	18db      	adds	r3, r3, r3
 8002bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002bd8:	4613      	mov	r3, r2
 8002bda:	eb42 0303 	adc.w	r3, r2, r3
 8002bde:	657b      	str	r3, [r7, #84]	@ 0x54
 8002be0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002be4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002be8:	f7fd fb6a 	bl	80002c0 <__aeabi_uldivmod>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4b61      	ldr	r3, [pc, #388]	@ (8002d78 <UART_SetConfig+0x2d4>)
 8002bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8002bf6:	095b      	lsrs	r3, r3, #5
 8002bf8:	011c      	lsls	r4, r3, #4
 8002bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002c04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002c08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002c0c:	4642      	mov	r2, r8
 8002c0e:	464b      	mov	r3, r9
 8002c10:	1891      	adds	r1, r2, r2
 8002c12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002c14:	415b      	adcs	r3, r3
 8002c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002c1c:	4641      	mov	r1, r8
 8002c1e:	eb12 0a01 	adds.w	sl, r2, r1
 8002c22:	4649      	mov	r1, r9
 8002c24:	eb43 0b01 	adc.w	fp, r3, r1
 8002c28:	f04f 0200 	mov.w	r2, #0
 8002c2c:	f04f 0300 	mov.w	r3, #0
 8002c30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c3c:	4692      	mov	sl, r2
 8002c3e:	469b      	mov	fp, r3
 8002c40:	4643      	mov	r3, r8
 8002c42:	eb1a 0303 	adds.w	r3, sl, r3
 8002c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002c4a:	464b      	mov	r3, r9
 8002c4c:	eb4b 0303 	adc.w	r3, fp, r3
 8002c50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002c64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	18db      	adds	r3, r3, r3
 8002c6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c6e:	4613      	mov	r3, r2
 8002c70:	eb42 0303 	adc.w	r3, r2, r3
 8002c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002c7e:	f7fd fb1f 	bl	80002c0 <__aeabi_uldivmod>
 8002c82:	4602      	mov	r2, r0
 8002c84:	460b      	mov	r3, r1
 8002c86:	4611      	mov	r1, r2
 8002c88:	4b3b      	ldr	r3, [pc, #236]	@ (8002d78 <UART_SetConfig+0x2d4>)
 8002c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2264      	movs	r2, #100	@ 0x64
 8002c92:	fb02 f303 	mul.w	r3, r2, r3
 8002c96:	1acb      	subs	r3, r1, r3
 8002c98:	00db      	lsls	r3, r3, #3
 8002c9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002c9e:	4b36      	ldr	r3, [pc, #216]	@ (8002d78 <UART_SetConfig+0x2d4>)
 8002ca0:	fba3 2302 	umull	r2, r3, r3, r2
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002cac:	441c      	add	r4, r3
 8002cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002cb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002cbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002cc0:	4642      	mov	r2, r8
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	1891      	adds	r1, r2, r2
 8002cc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002cc8:	415b      	adcs	r3, r3
 8002cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ccc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	1851      	adds	r1, r2, r1
 8002cd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8002cd6:	4649      	mov	r1, r9
 8002cd8:	414b      	adcs	r3, r1
 8002cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cdc:	f04f 0200 	mov.w	r2, #0
 8002ce0:	f04f 0300 	mov.w	r3, #0
 8002ce4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002ce8:	4659      	mov	r1, fp
 8002cea:	00cb      	lsls	r3, r1, #3
 8002cec:	4651      	mov	r1, sl
 8002cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cf2:	4651      	mov	r1, sl
 8002cf4:	00ca      	lsls	r2, r1, #3
 8002cf6:	4610      	mov	r0, r2
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4642      	mov	r2, r8
 8002cfe:	189b      	adds	r3, r3, r2
 8002d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002d04:	464b      	mov	r3, r9
 8002d06:	460a      	mov	r2, r1
 8002d08:	eb42 0303 	adc.w	r3, r2, r3
 8002d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002d20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002d24:	460b      	mov	r3, r1
 8002d26:	18db      	adds	r3, r3, r3
 8002d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	eb42 0303 	adc.w	r3, r2, r3
 8002d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002d3a:	f7fd fac1 	bl	80002c0 <__aeabi_uldivmod>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	460b      	mov	r3, r1
 8002d42:	4b0d      	ldr	r3, [pc, #52]	@ (8002d78 <UART_SetConfig+0x2d4>)
 8002d44:	fba3 1302 	umull	r1, r3, r3, r2
 8002d48:	095b      	lsrs	r3, r3, #5
 8002d4a:	2164      	movs	r1, #100	@ 0x64
 8002d4c:	fb01 f303 	mul.w	r3, r1, r3
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	3332      	adds	r3, #50	@ 0x32
 8002d56:	4a08      	ldr	r2, [pc, #32]	@ (8002d78 <UART_SetConfig+0x2d4>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	095b      	lsrs	r3, r3, #5
 8002d5e:	f003 0207 	and.w	r2, r3, #7
 8002d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4422      	add	r2, r4
 8002d6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d6c:	e106      	b.n	8002f7c <UART_SetConfig+0x4d8>
 8002d6e:	bf00      	nop
 8002d70:	40011000 	.word	0x40011000
 8002d74:	40011400 	.word	0x40011400
 8002d78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d80:	2200      	movs	r2, #0
 8002d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002d8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d8e:	4642      	mov	r2, r8
 8002d90:	464b      	mov	r3, r9
 8002d92:	1891      	adds	r1, r2, r2
 8002d94:	6239      	str	r1, [r7, #32]
 8002d96:	415b      	adcs	r3, r3
 8002d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d9e:	4641      	mov	r1, r8
 8002da0:	1854      	adds	r4, r2, r1
 8002da2:	4649      	mov	r1, r9
 8002da4:	eb43 0501 	adc.w	r5, r3, r1
 8002da8:	f04f 0200 	mov.w	r2, #0
 8002dac:	f04f 0300 	mov.w	r3, #0
 8002db0:	00eb      	lsls	r3, r5, #3
 8002db2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002db6:	00e2      	lsls	r2, r4, #3
 8002db8:	4614      	mov	r4, r2
 8002dba:	461d      	mov	r5, r3
 8002dbc:	4643      	mov	r3, r8
 8002dbe:	18e3      	adds	r3, r4, r3
 8002dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002dc4:	464b      	mov	r3, r9
 8002dc6:	eb45 0303 	adc.w	r3, r5, r3
 8002dca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002dda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	f04f 0300 	mov.w	r3, #0
 8002de6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002dea:	4629      	mov	r1, r5
 8002dec:	008b      	lsls	r3, r1, #2
 8002dee:	4621      	mov	r1, r4
 8002df0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002df4:	4621      	mov	r1, r4
 8002df6:	008a      	lsls	r2, r1, #2
 8002df8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002dfc:	f7fd fa60 	bl	80002c0 <__aeabi_uldivmod>
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	4b60      	ldr	r3, [pc, #384]	@ (8002f88 <UART_SetConfig+0x4e4>)
 8002e06:	fba3 2302 	umull	r2, r3, r3, r2
 8002e0a:	095b      	lsrs	r3, r3, #5
 8002e0c:	011c      	lsls	r4, r3, #4
 8002e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e12:	2200      	movs	r2, #0
 8002e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002e20:	4642      	mov	r2, r8
 8002e22:	464b      	mov	r3, r9
 8002e24:	1891      	adds	r1, r2, r2
 8002e26:	61b9      	str	r1, [r7, #24]
 8002e28:	415b      	adcs	r3, r3
 8002e2a:	61fb      	str	r3, [r7, #28]
 8002e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e30:	4641      	mov	r1, r8
 8002e32:	1851      	adds	r1, r2, r1
 8002e34:	6139      	str	r1, [r7, #16]
 8002e36:	4649      	mov	r1, r9
 8002e38:	414b      	adcs	r3, r1
 8002e3a:	617b      	str	r3, [r7, #20]
 8002e3c:	f04f 0200 	mov.w	r2, #0
 8002e40:	f04f 0300 	mov.w	r3, #0
 8002e44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e48:	4659      	mov	r1, fp
 8002e4a:	00cb      	lsls	r3, r1, #3
 8002e4c:	4651      	mov	r1, sl
 8002e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e52:	4651      	mov	r1, sl
 8002e54:	00ca      	lsls	r2, r1, #3
 8002e56:	4610      	mov	r0, r2
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	4642      	mov	r2, r8
 8002e5e:	189b      	adds	r3, r3, r2
 8002e60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e64:	464b      	mov	r3, r9
 8002e66:	460a      	mov	r2, r1
 8002e68:	eb42 0303 	adc.w	r3, r2, r3
 8002e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002e88:	4649      	mov	r1, r9
 8002e8a:	008b      	lsls	r3, r1, #2
 8002e8c:	4641      	mov	r1, r8
 8002e8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e92:	4641      	mov	r1, r8
 8002e94:	008a      	lsls	r2, r1, #2
 8002e96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e9a:	f7fd fa11 	bl	80002c0 <__aeabi_uldivmod>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4b38      	ldr	r3, [pc, #224]	@ (8002f88 <UART_SetConfig+0x4e4>)
 8002ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	2264      	movs	r2, #100	@ 0x64
 8002eae:	fb02 f303 	mul.w	r3, r2, r3
 8002eb2:	1acb      	subs	r3, r1, r3
 8002eb4:	011b      	lsls	r3, r3, #4
 8002eb6:	3332      	adds	r3, #50	@ 0x32
 8002eb8:	4a33      	ldr	r2, [pc, #204]	@ (8002f88 <UART_SetConfig+0x4e4>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ec4:	441c      	add	r4, r3
 8002ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eca:	2200      	movs	r2, #0
 8002ecc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ece:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ed0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ed4:	4642      	mov	r2, r8
 8002ed6:	464b      	mov	r3, r9
 8002ed8:	1891      	adds	r1, r2, r2
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	415b      	adcs	r3, r3
 8002ede:	60fb      	str	r3, [r7, #12]
 8002ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ee4:	4641      	mov	r1, r8
 8002ee6:	1851      	adds	r1, r2, r1
 8002ee8:	6039      	str	r1, [r7, #0]
 8002eea:	4649      	mov	r1, r9
 8002eec:	414b      	adcs	r3, r1
 8002eee:	607b      	str	r3, [r7, #4]
 8002ef0:	f04f 0200 	mov.w	r2, #0
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002efc:	4659      	mov	r1, fp
 8002efe:	00cb      	lsls	r3, r1, #3
 8002f00:	4651      	mov	r1, sl
 8002f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f06:	4651      	mov	r1, sl
 8002f08:	00ca      	lsls	r2, r1, #3
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4603      	mov	r3, r0
 8002f10:	4642      	mov	r2, r8
 8002f12:	189b      	adds	r3, r3, r2
 8002f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f16:	464b      	mov	r3, r9
 8002f18:	460a      	mov	r2, r1
 8002f1a:	eb42 0303 	adc.w	r3, r2, r3
 8002f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002f2c:	f04f 0200 	mov.w	r2, #0
 8002f30:	f04f 0300 	mov.w	r3, #0
 8002f34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002f38:	4649      	mov	r1, r9
 8002f3a:	008b      	lsls	r3, r1, #2
 8002f3c:	4641      	mov	r1, r8
 8002f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002f42:	4641      	mov	r1, r8
 8002f44:	008a      	lsls	r2, r1, #2
 8002f46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002f4a:	f7fd f9b9 	bl	80002c0 <__aeabi_uldivmod>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	460b      	mov	r3, r1
 8002f52:	4b0d      	ldr	r3, [pc, #52]	@ (8002f88 <UART_SetConfig+0x4e4>)
 8002f54:	fba3 1302 	umull	r1, r3, r3, r2
 8002f58:	095b      	lsrs	r3, r3, #5
 8002f5a:	2164      	movs	r1, #100	@ 0x64
 8002f5c:	fb01 f303 	mul.w	r3, r1, r3
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	3332      	adds	r3, #50	@ 0x32
 8002f66:	4a08      	ldr	r2, [pc, #32]	@ (8002f88 <UART_SetConfig+0x4e4>)
 8002f68:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6c:	095b      	lsrs	r3, r3, #5
 8002f6e:	f003 020f 	and.w	r2, r3, #15
 8002f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4422      	add	r2, r4
 8002f7a:	609a      	str	r2, [r3, #8]
}
 8002f7c:	bf00      	nop
 8002f7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f82:	46bd      	mov	sp, r7
 8002f84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f88:	51eb851f 	.word	0x51eb851f

08002f8c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002f8c:	b084      	sub	sp, #16
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	f107 001c 	add.w	r0, r7, #28
 8002f9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002f9e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d123      	bne.n	8002fee <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002faa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8002fba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002fce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d105      	bne.n	8002fe2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fa9a 	bl	800351c <USB_CoreReset>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	73fb      	strb	r3, [r7, #15]
 8002fec:	e01b      	b.n	8003026 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f000 fa8e 	bl	800351c <USB_CoreReset>
 8003000:	4603      	mov	r3, r0
 8003002:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003004:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003008:	2b00      	cmp	r3, #0
 800300a:	d106      	bne.n	800301a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003010:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	639a      	str	r2, [r3, #56]	@ 0x38
 8003018:	e005      	b.n	8003026 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003026:	7fbb      	ldrb	r3, [r7, #30]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d10b      	bne.n	8003044 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689b      	ldr	r3, [r3, #8]
 8003030:	f043 0206 	orr.w	r2, r3, #6
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f043 0220 	orr.w	r2, r3, #32
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003044:	7bfb      	ldrb	r3, [r7, #15]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003050:	b004      	add	sp, #16
 8003052:	4770      	bx	lr

08003054 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f023 0201 	bic.w	r2, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b084      	sub	sp, #16
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d115      	bne.n	80030c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80030a4:	200a      	movs	r0, #10
 80030a6:	f7fd fe47 	bl	8000d38 <HAL_Delay>
      ms += 10U;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	330a      	adds	r3, #10
 80030ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fa25 	bl	8003500 <USB_GetMode>
 80030b6:	4603      	mov	r3, r0
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d01e      	beq.n	80030fa <USB_SetCurrentMode+0x84>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2bc7      	cmp	r3, #199	@ 0xc7
 80030c0:	d9f0      	bls.n	80030a4 <USB_SetCurrentMode+0x2e>
 80030c2:	e01a      	b.n	80030fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d115      	bne.n	80030f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80030d6:	200a      	movs	r0, #10
 80030d8:	f7fd fe2e 	bl	8000d38 <HAL_Delay>
      ms += 10U;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	330a      	adds	r3, #10
 80030e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 fa0c 	bl	8003500 <USB_GetMode>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <USB_SetCurrentMode+0x84>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2bc7      	cmp	r3, #199	@ 0xc7
 80030f2:	d9f0      	bls.n	80030d6 <USB_SetCurrentMode+0x60>
 80030f4:	e001      	b.n	80030fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e005      	b.n	8003106 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2bc8      	cmp	r3, #200	@ 0xc8
 80030fe:	d101      	bne.n	8003104 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e000      	b.n	8003106 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
	...

08003110 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003110:	b084      	sub	sp, #16
 8003112:	b580      	push	{r7, lr}
 8003114:	b086      	sub	sp, #24
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
 800311a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800311e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003122:	2300      	movs	r3, #0
 8003124:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800312a:	2300      	movs	r3, #0
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	e009      	b.n	8003144 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	3340      	adds	r3, #64	@ 0x40
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	2200      	movs	r2, #0
 800313c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	3301      	adds	r3, #1
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	2b0e      	cmp	r3, #14
 8003148:	d9f2      	bls.n	8003130 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800314a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800314e:	2b00      	cmp	r3, #0
 8003150:	d11c      	bne.n	800318c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003160:	f043 0302 	orr.w	r3, r3, #2
 8003164:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	601a      	str	r2, [r3, #0]
 800318a:	e005      	b.n	8003198 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003190:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800319e:	461a      	mov	r2, r3
 80031a0:	2300      	movs	r3, #0
 80031a2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80031a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d10d      	bne.n	80031c8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80031ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d104      	bne.n	80031be <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80031b4:	2100      	movs	r1, #0
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f968 	bl	800348c <USB_SetDevSpeed>
 80031bc:	e008      	b.n	80031d0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80031be:	2101      	movs	r1, #1
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f963 	bl	800348c <USB_SetDevSpeed>
 80031c6:	e003      	b.n	80031d0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80031c8:	2103      	movs	r1, #3
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f95e 	bl	800348c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80031d0:	2110      	movs	r1, #16
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8fa 	bl	80033cc <USB_FlushTxFifo>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f924 	bl	8003430 <USB_FlushRxFifo>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031f8:	461a      	mov	r2, r3
 80031fa:	2300      	movs	r3, #0
 80031fc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003204:	461a      	mov	r2, r3
 8003206:	2300      	movs	r3, #0
 8003208:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003210:	461a      	mov	r2, r3
 8003212:	2300      	movs	r3, #0
 8003214:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
 800321a:	e043      	b.n	80032a4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	015a      	lsls	r2, r3, #5
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4413      	add	r3, r2
 8003224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800322e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003232:	d118      	bne.n	8003266 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10a      	bne.n	8003250 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	4413      	add	r3, r2
 8003242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003246:	461a      	mov	r2, r3
 8003248:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800324c:	6013      	str	r3, [r2, #0]
 800324e:	e013      	b.n	8003278 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	015a      	lsls	r2, r3, #5
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800325c:	461a      	mov	r2, r3
 800325e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	e008      	b.n	8003278 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	015a      	lsls	r2, r3, #5
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4413      	add	r3, r2
 800326e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003272:	461a      	mov	r2, r3
 8003274:	2300      	movs	r3, #0
 8003276:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4413      	add	r3, r2
 8003280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003284:	461a      	mov	r2, r3
 8003286:	2300      	movs	r3, #0
 8003288:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	015a      	lsls	r2, r3, #5
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	4413      	add	r3, r2
 8003292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003296:	461a      	mov	r2, r3
 8003298:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800329c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	3301      	adds	r3, #1
 80032a2:	613b      	str	r3, [r7, #16]
 80032a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80032a8:	461a      	mov	r2, r3
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d3b5      	bcc.n	800321c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80032b0:	2300      	movs	r3, #0
 80032b2:	613b      	str	r3, [r7, #16]
 80032b4:	e043      	b.n	800333e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	015a      	lsls	r2, r3, #5
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4413      	add	r3, r2
 80032be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80032c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032cc:	d118      	bne.n	8003300 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10a      	bne.n	80032ea <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	015a      	lsls	r2, r3, #5
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4413      	add	r3, r2
 80032dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032e0:	461a      	mov	r2, r3
 80032e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80032e6:	6013      	str	r3, [r2, #0]
 80032e8:	e013      	b.n	8003312 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	015a      	lsls	r2, r3, #5
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4413      	add	r3, r2
 80032f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032f6:	461a      	mov	r2, r3
 80032f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	e008      	b.n	8003312 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	015a      	lsls	r2, r3, #5
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	4413      	add	r3, r2
 8003308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800330c:	461a      	mov	r2, r3
 800330e:	2300      	movs	r3, #0
 8003310:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	015a      	lsls	r2, r3, #5
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	4413      	add	r3, r2
 800331a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800331e:	461a      	mov	r2, r3
 8003320:	2300      	movs	r3, #0
 8003322:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	015a      	lsls	r2, r3, #5
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4413      	add	r3, r2
 800332c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003330:	461a      	mov	r2, r3
 8003332:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003336:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	3301      	adds	r3, #1
 800333c:	613b      	str	r3, [r7, #16]
 800333e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003342:	461a      	mov	r2, r3
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	4293      	cmp	r3, r2
 8003348:	d3b5      	bcc.n	80032b6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800335c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800336a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800336c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003370:	2b00      	cmp	r3, #0
 8003372:	d105      	bne.n	8003380 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	f043 0210 	orr.w	r2, r3, #16
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	699a      	ldr	r2, [r3, #24]
 8003384:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <USB_DevInit+0x2b8>)
 8003386:	4313      	orrs	r3, r2
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800338c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	f043 0208 	orr.w	r2, r3, #8
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80033a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d107      	bne.n	80033b8 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80033b0:	f043 0304 	orr.w	r3, r3, #4
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80033b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80033c4:	b004      	add	sp, #16
 80033c6:	4770      	bx	lr
 80033c8:	803c3800 	.word	0x803c3800

080033cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	3301      	adds	r3, #1
 80033de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80033e6:	d901      	bls.n	80033ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e01b      	b.n	8003424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	daf2      	bge.n	80033da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	019b      	lsls	r3, r3, #6
 80033fc:	f043 0220 	orr.w	r2, r3, #32
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	3301      	adds	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003410:	d901      	bls.n	8003416 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e006      	b.n	8003424 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0320 	and.w	r3, r3, #32
 800341e:	2b20      	cmp	r3, #32
 8003420:	d0f0      	beq.n	8003404 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	3301      	adds	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003448:	d901      	bls.n	800344e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e018      	b.n	8003480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	2b00      	cmp	r3, #0
 8003454:	daf2      	bge.n	800343c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2210      	movs	r2, #16
 800345e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3301      	adds	r3, #1
 8003464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800346c:	d901      	bls.n	8003472 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e006      	b.n	8003480 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	2b10      	cmp	r3, #16
 800347c:	d0f0      	beq.n	8003460 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	78fb      	ldrb	r3, [r7, #3]
 80034a6:	68f9      	ldr	r1, [r7, #12]
 80034a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80034ac:	4313      	orrs	r3, r2
 80034ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80034be:	b480      	push	{r7}
 80034c0:	b085      	sub	sp, #20
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80034d8:	f023 0303 	bic.w	r3, r3, #3
 80034dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034ec:	f043 0302 	orr.w	r3, r3, #2
 80034f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	f003 0301 	and.w	r3, r3, #1
}
 8003510:	4618      	mov	r0, r3
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003524:	2300      	movs	r3, #0
 8003526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	3301      	adds	r3, #1
 800352c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003534:	d901      	bls.n	800353a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e022      	b.n	8003580 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b00      	cmp	r3, #0
 8003540:	daf2      	bge.n	8003528 <USB_CoreReset+0xc>

  count = 10U;
 8003542:	230a      	movs	r3, #10
 8003544:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8003546:	e002      	b.n	800354e <USB_CoreReset+0x32>
  {
    count--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	3b01      	subs	r3, #1
 800354c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1f9      	bne.n	8003548 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	f043 0201 	orr.w	r2, r3, #1
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3301      	adds	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800356c:	d901      	bls.n	8003572 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e006      	b.n	8003580 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	2b01      	cmp	r3, #1
 800357c:	d0f0      	beq.n	8003560 <USB_CoreReset+0x44>

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <siprintf>:
 800358c:	b40e      	push	{r1, r2, r3}
 800358e:	b500      	push	{lr}
 8003590:	b09c      	sub	sp, #112	@ 0x70
 8003592:	ab1d      	add	r3, sp, #116	@ 0x74
 8003594:	9002      	str	r0, [sp, #8]
 8003596:	9006      	str	r0, [sp, #24]
 8003598:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800359c:	4809      	ldr	r0, [pc, #36]	@ (80035c4 <siprintf+0x38>)
 800359e:	9107      	str	r1, [sp, #28]
 80035a0:	9104      	str	r1, [sp, #16]
 80035a2:	4909      	ldr	r1, [pc, #36]	@ (80035c8 <siprintf+0x3c>)
 80035a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80035a8:	9105      	str	r1, [sp, #20]
 80035aa:	6800      	ldr	r0, [r0, #0]
 80035ac:	9301      	str	r3, [sp, #4]
 80035ae:	a902      	add	r1, sp, #8
 80035b0:	f000 f994 	bl	80038dc <_svfiprintf_r>
 80035b4:	9b02      	ldr	r3, [sp, #8]
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	b01c      	add	sp, #112	@ 0x70
 80035bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80035c0:	b003      	add	sp, #12
 80035c2:	4770      	bx	lr
 80035c4:	2000000c 	.word	0x2000000c
 80035c8:	ffff0208 	.word	0xffff0208

080035cc <memset>:
 80035cc:	4402      	add	r2, r0
 80035ce:	4603      	mov	r3, r0
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d100      	bne.n	80035d6 <memset+0xa>
 80035d4:	4770      	bx	lr
 80035d6:	f803 1b01 	strb.w	r1, [r3], #1
 80035da:	e7f9      	b.n	80035d0 <memset+0x4>

080035dc <__errno>:
 80035dc:	4b01      	ldr	r3, [pc, #4]	@ (80035e4 <__errno+0x8>)
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	2000000c 	.word	0x2000000c

080035e8 <__libc_init_array>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003620 <__libc_init_array+0x38>)
 80035ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003624 <__libc_init_array+0x3c>)
 80035ee:	1b64      	subs	r4, r4, r5
 80035f0:	10a4      	asrs	r4, r4, #2
 80035f2:	2600      	movs	r6, #0
 80035f4:	42a6      	cmp	r6, r4
 80035f6:	d109      	bne.n	800360c <__libc_init_array+0x24>
 80035f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003628 <__libc_init_array+0x40>)
 80035fa:	4c0c      	ldr	r4, [pc, #48]	@ (800362c <__libc_init_array+0x44>)
 80035fc:	f000 fc66 	bl	8003ecc <_init>
 8003600:	1b64      	subs	r4, r4, r5
 8003602:	10a4      	asrs	r4, r4, #2
 8003604:	2600      	movs	r6, #0
 8003606:	42a6      	cmp	r6, r4
 8003608:	d105      	bne.n	8003616 <__libc_init_array+0x2e>
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003610:	4798      	blx	r3
 8003612:	3601      	adds	r6, #1
 8003614:	e7ee      	b.n	80035f4 <__libc_init_array+0xc>
 8003616:	f855 3b04 	ldr.w	r3, [r5], #4
 800361a:	4798      	blx	r3
 800361c:	3601      	adds	r6, #1
 800361e:	e7f2      	b.n	8003606 <__libc_init_array+0x1e>
 8003620:	08003f6c 	.word	0x08003f6c
 8003624:	08003f6c 	.word	0x08003f6c
 8003628:	08003f6c 	.word	0x08003f6c
 800362c:	08003f70 	.word	0x08003f70

08003630 <__retarget_lock_acquire_recursive>:
 8003630:	4770      	bx	lr

08003632 <__retarget_lock_release_recursive>:
 8003632:	4770      	bx	lr

08003634 <_free_r>:
 8003634:	b538      	push	{r3, r4, r5, lr}
 8003636:	4605      	mov	r5, r0
 8003638:	2900      	cmp	r1, #0
 800363a:	d041      	beq.n	80036c0 <_free_r+0x8c>
 800363c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003640:	1f0c      	subs	r4, r1, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	bfb8      	it	lt
 8003646:	18e4      	addlt	r4, r4, r3
 8003648:	f000 f8e0 	bl	800380c <__malloc_lock>
 800364c:	4a1d      	ldr	r2, [pc, #116]	@ (80036c4 <_free_r+0x90>)
 800364e:	6813      	ldr	r3, [r2, #0]
 8003650:	b933      	cbnz	r3, 8003660 <_free_r+0x2c>
 8003652:	6063      	str	r3, [r4, #4]
 8003654:	6014      	str	r4, [r2, #0]
 8003656:	4628      	mov	r0, r5
 8003658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800365c:	f000 b8dc 	b.w	8003818 <__malloc_unlock>
 8003660:	42a3      	cmp	r3, r4
 8003662:	d908      	bls.n	8003676 <_free_r+0x42>
 8003664:	6820      	ldr	r0, [r4, #0]
 8003666:	1821      	adds	r1, r4, r0
 8003668:	428b      	cmp	r3, r1
 800366a:	bf01      	itttt	eq
 800366c:	6819      	ldreq	r1, [r3, #0]
 800366e:	685b      	ldreq	r3, [r3, #4]
 8003670:	1809      	addeq	r1, r1, r0
 8003672:	6021      	streq	r1, [r4, #0]
 8003674:	e7ed      	b.n	8003652 <_free_r+0x1e>
 8003676:	461a      	mov	r2, r3
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	b10b      	cbz	r3, 8003680 <_free_r+0x4c>
 800367c:	42a3      	cmp	r3, r4
 800367e:	d9fa      	bls.n	8003676 <_free_r+0x42>
 8003680:	6811      	ldr	r1, [r2, #0]
 8003682:	1850      	adds	r0, r2, r1
 8003684:	42a0      	cmp	r0, r4
 8003686:	d10b      	bne.n	80036a0 <_free_r+0x6c>
 8003688:	6820      	ldr	r0, [r4, #0]
 800368a:	4401      	add	r1, r0
 800368c:	1850      	adds	r0, r2, r1
 800368e:	4283      	cmp	r3, r0
 8003690:	6011      	str	r1, [r2, #0]
 8003692:	d1e0      	bne.n	8003656 <_free_r+0x22>
 8003694:	6818      	ldr	r0, [r3, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	6053      	str	r3, [r2, #4]
 800369a:	4408      	add	r0, r1
 800369c:	6010      	str	r0, [r2, #0]
 800369e:	e7da      	b.n	8003656 <_free_r+0x22>
 80036a0:	d902      	bls.n	80036a8 <_free_r+0x74>
 80036a2:	230c      	movs	r3, #12
 80036a4:	602b      	str	r3, [r5, #0]
 80036a6:	e7d6      	b.n	8003656 <_free_r+0x22>
 80036a8:	6820      	ldr	r0, [r4, #0]
 80036aa:	1821      	adds	r1, r4, r0
 80036ac:	428b      	cmp	r3, r1
 80036ae:	bf04      	itt	eq
 80036b0:	6819      	ldreq	r1, [r3, #0]
 80036b2:	685b      	ldreq	r3, [r3, #4]
 80036b4:	6063      	str	r3, [r4, #4]
 80036b6:	bf04      	itt	eq
 80036b8:	1809      	addeq	r1, r1, r0
 80036ba:	6021      	streq	r1, [r4, #0]
 80036bc:	6054      	str	r4, [r2, #4]
 80036be:	e7ca      	b.n	8003656 <_free_r+0x22>
 80036c0:	bd38      	pop	{r3, r4, r5, pc}
 80036c2:	bf00      	nop
 80036c4:	200006f0 	.word	0x200006f0

080036c8 <sbrk_aligned>:
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	4e0f      	ldr	r6, [pc, #60]	@ (8003708 <sbrk_aligned+0x40>)
 80036cc:	460c      	mov	r4, r1
 80036ce:	6831      	ldr	r1, [r6, #0]
 80036d0:	4605      	mov	r5, r0
 80036d2:	b911      	cbnz	r1, 80036da <sbrk_aligned+0x12>
 80036d4:	f000 fba6 	bl	8003e24 <_sbrk_r>
 80036d8:	6030      	str	r0, [r6, #0]
 80036da:	4621      	mov	r1, r4
 80036dc:	4628      	mov	r0, r5
 80036de:	f000 fba1 	bl	8003e24 <_sbrk_r>
 80036e2:	1c43      	adds	r3, r0, #1
 80036e4:	d103      	bne.n	80036ee <sbrk_aligned+0x26>
 80036e6:	f04f 34ff 	mov.w	r4, #4294967295
 80036ea:	4620      	mov	r0, r4
 80036ec:	bd70      	pop	{r4, r5, r6, pc}
 80036ee:	1cc4      	adds	r4, r0, #3
 80036f0:	f024 0403 	bic.w	r4, r4, #3
 80036f4:	42a0      	cmp	r0, r4
 80036f6:	d0f8      	beq.n	80036ea <sbrk_aligned+0x22>
 80036f8:	1a21      	subs	r1, r4, r0
 80036fa:	4628      	mov	r0, r5
 80036fc:	f000 fb92 	bl	8003e24 <_sbrk_r>
 8003700:	3001      	adds	r0, #1
 8003702:	d1f2      	bne.n	80036ea <sbrk_aligned+0x22>
 8003704:	e7ef      	b.n	80036e6 <sbrk_aligned+0x1e>
 8003706:	bf00      	nop
 8003708:	200006ec 	.word	0x200006ec

0800370c <_malloc_r>:
 800370c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003710:	1ccd      	adds	r5, r1, #3
 8003712:	f025 0503 	bic.w	r5, r5, #3
 8003716:	3508      	adds	r5, #8
 8003718:	2d0c      	cmp	r5, #12
 800371a:	bf38      	it	cc
 800371c:	250c      	movcc	r5, #12
 800371e:	2d00      	cmp	r5, #0
 8003720:	4606      	mov	r6, r0
 8003722:	db01      	blt.n	8003728 <_malloc_r+0x1c>
 8003724:	42a9      	cmp	r1, r5
 8003726:	d904      	bls.n	8003732 <_malloc_r+0x26>
 8003728:	230c      	movs	r3, #12
 800372a:	6033      	str	r3, [r6, #0]
 800372c:	2000      	movs	r0, #0
 800372e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003732:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003808 <_malloc_r+0xfc>
 8003736:	f000 f869 	bl	800380c <__malloc_lock>
 800373a:	f8d8 3000 	ldr.w	r3, [r8]
 800373e:	461c      	mov	r4, r3
 8003740:	bb44      	cbnz	r4, 8003794 <_malloc_r+0x88>
 8003742:	4629      	mov	r1, r5
 8003744:	4630      	mov	r0, r6
 8003746:	f7ff ffbf 	bl	80036c8 <sbrk_aligned>
 800374a:	1c43      	adds	r3, r0, #1
 800374c:	4604      	mov	r4, r0
 800374e:	d158      	bne.n	8003802 <_malloc_r+0xf6>
 8003750:	f8d8 4000 	ldr.w	r4, [r8]
 8003754:	4627      	mov	r7, r4
 8003756:	2f00      	cmp	r7, #0
 8003758:	d143      	bne.n	80037e2 <_malloc_r+0xd6>
 800375a:	2c00      	cmp	r4, #0
 800375c:	d04b      	beq.n	80037f6 <_malloc_r+0xea>
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	4639      	mov	r1, r7
 8003762:	4630      	mov	r0, r6
 8003764:	eb04 0903 	add.w	r9, r4, r3
 8003768:	f000 fb5c 	bl	8003e24 <_sbrk_r>
 800376c:	4581      	cmp	r9, r0
 800376e:	d142      	bne.n	80037f6 <_malloc_r+0xea>
 8003770:	6821      	ldr	r1, [r4, #0]
 8003772:	1a6d      	subs	r5, r5, r1
 8003774:	4629      	mov	r1, r5
 8003776:	4630      	mov	r0, r6
 8003778:	f7ff ffa6 	bl	80036c8 <sbrk_aligned>
 800377c:	3001      	adds	r0, #1
 800377e:	d03a      	beq.n	80037f6 <_malloc_r+0xea>
 8003780:	6823      	ldr	r3, [r4, #0]
 8003782:	442b      	add	r3, r5
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	f8d8 3000 	ldr.w	r3, [r8]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	bb62      	cbnz	r2, 80037e8 <_malloc_r+0xdc>
 800378e:	f8c8 7000 	str.w	r7, [r8]
 8003792:	e00f      	b.n	80037b4 <_malloc_r+0xa8>
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	1b52      	subs	r2, r2, r5
 8003798:	d420      	bmi.n	80037dc <_malloc_r+0xd0>
 800379a:	2a0b      	cmp	r2, #11
 800379c:	d917      	bls.n	80037ce <_malloc_r+0xc2>
 800379e:	1961      	adds	r1, r4, r5
 80037a0:	42a3      	cmp	r3, r4
 80037a2:	6025      	str	r5, [r4, #0]
 80037a4:	bf18      	it	ne
 80037a6:	6059      	strne	r1, [r3, #4]
 80037a8:	6863      	ldr	r3, [r4, #4]
 80037aa:	bf08      	it	eq
 80037ac:	f8c8 1000 	streq.w	r1, [r8]
 80037b0:	5162      	str	r2, [r4, r5]
 80037b2:	604b      	str	r3, [r1, #4]
 80037b4:	4630      	mov	r0, r6
 80037b6:	f000 f82f 	bl	8003818 <__malloc_unlock>
 80037ba:	f104 000b 	add.w	r0, r4, #11
 80037be:	1d23      	adds	r3, r4, #4
 80037c0:	f020 0007 	bic.w	r0, r0, #7
 80037c4:	1ac2      	subs	r2, r0, r3
 80037c6:	bf1c      	itt	ne
 80037c8:	1a1b      	subne	r3, r3, r0
 80037ca:	50a3      	strne	r3, [r4, r2]
 80037cc:	e7af      	b.n	800372e <_malloc_r+0x22>
 80037ce:	6862      	ldr	r2, [r4, #4]
 80037d0:	42a3      	cmp	r3, r4
 80037d2:	bf0c      	ite	eq
 80037d4:	f8c8 2000 	streq.w	r2, [r8]
 80037d8:	605a      	strne	r2, [r3, #4]
 80037da:	e7eb      	b.n	80037b4 <_malloc_r+0xa8>
 80037dc:	4623      	mov	r3, r4
 80037de:	6864      	ldr	r4, [r4, #4]
 80037e0:	e7ae      	b.n	8003740 <_malloc_r+0x34>
 80037e2:	463c      	mov	r4, r7
 80037e4:	687f      	ldr	r7, [r7, #4]
 80037e6:	e7b6      	b.n	8003756 <_malloc_r+0x4a>
 80037e8:	461a      	mov	r2, r3
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	42a3      	cmp	r3, r4
 80037ee:	d1fb      	bne.n	80037e8 <_malloc_r+0xdc>
 80037f0:	2300      	movs	r3, #0
 80037f2:	6053      	str	r3, [r2, #4]
 80037f4:	e7de      	b.n	80037b4 <_malloc_r+0xa8>
 80037f6:	230c      	movs	r3, #12
 80037f8:	6033      	str	r3, [r6, #0]
 80037fa:	4630      	mov	r0, r6
 80037fc:	f000 f80c 	bl	8003818 <__malloc_unlock>
 8003800:	e794      	b.n	800372c <_malloc_r+0x20>
 8003802:	6005      	str	r5, [r0, #0]
 8003804:	e7d6      	b.n	80037b4 <_malloc_r+0xa8>
 8003806:	bf00      	nop
 8003808:	200006f0 	.word	0x200006f0

0800380c <__malloc_lock>:
 800380c:	4801      	ldr	r0, [pc, #4]	@ (8003814 <__malloc_lock+0x8>)
 800380e:	f7ff bf0f 	b.w	8003630 <__retarget_lock_acquire_recursive>
 8003812:	bf00      	nop
 8003814:	200006e8 	.word	0x200006e8

08003818 <__malloc_unlock>:
 8003818:	4801      	ldr	r0, [pc, #4]	@ (8003820 <__malloc_unlock+0x8>)
 800381a:	f7ff bf0a 	b.w	8003632 <__retarget_lock_release_recursive>
 800381e:	bf00      	nop
 8003820:	200006e8 	.word	0x200006e8

08003824 <__ssputs_r>:
 8003824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003828:	688e      	ldr	r6, [r1, #8]
 800382a:	461f      	mov	r7, r3
 800382c:	42be      	cmp	r6, r7
 800382e:	680b      	ldr	r3, [r1, #0]
 8003830:	4682      	mov	sl, r0
 8003832:	460c      	mov	r4, r1
 8003834:	4690      	mov	r8, r2
 8003836:	d82d      	bhi.n	8003894 <__ssputs_r+0x70>
 8003838:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800383c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003840:	d026      	beq.n	8003890 <__ssputs_r+0x6c>
 8003842:	6965      	ldr	r5, [r4, #20]
 8003844:	6909      	ldr	r1, [r1, #16]
 8003846:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800384a:	eba3 0901 	sub.w	r9, r3, r1
 800384e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003852:	1c7b      	adds	r3, r7, #1
 8003854:	444b      	add	r3, r9
 8003856:	106d      	asrs	r5, r5, #1
 8003858:	429d      	cmp	r5, r3
 800385a:	bf38      	it	cc
 800385c:	461d      	movcc	r5, r3
 800385e:	0553      	lsls	r3, r2, #21
 8003860:	d527      	bpl.n	80038b2 <__ssputs_r+0x8e>
 8003862:	4629      	mov	r1, r5
 8003864:	f7ff ff52 	bl	800370c <_malloc_r>
 8003868:	4606      	mov	r6, r0
 800386a:	b360      	cbz	r0, 80038c6 <__ssputs_r+0xa2>
 800386c:	6921      	ldr	r1, [r4, #16]
 800386e:	464a      	mov	r2, r9
 8003870:	f000 fae8 	bl	8003e44 <memcpy>
 8003874:	89a3      	ldrh	r3, [r4, #12]
 8003876:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800387a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800387e:	81a3      	strh	r3, [r4, #12]
 8003880:	6126      	str	r6, [r4, #16]
 8003882:	6165      	str	r5, [r4, #20]
 8003884:	444e      	add	r6, r9
 8003886:	eba5 0509 	sub.w	r5, r5, r9
 800388a:	6026      	str	r6, [r4, #0]
 800388c:	60a5      	str	r5, [r4, #8]
 800388e:	463e      	mov	r6, r7
 8003890:	42be      	cmp	r6, r7
 8003892:	d900      	bls.n	8003896 <__ssputs_r+0x72>
 8003894:	463e      	mov	r6, r7
 8003896:	6820      	ldr	r0, [r4, #0]
 8003898:	4632      	mov	r2, r6
 800389a:	4641      	mov	r1, r8
 800389c:	f000 faa8 	bl	8003df0 <memmove>
 80038a0:	68a3      	ldr	r3, [r4, #8]
 80038a2:	1b9b      	subs	r3, r3, r6
 80038a4:	60a3      	str	r3, [r4, #8]
 80038a6:	6823      	ldr	r3, [r4, #0]
 80038a8:	4433      	add	r3, r6
 80038aa:	6023      	str	r3, [r4, #0]
 80038ac:	2000      	movs	r0, #0
 80038ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b2:	462a      	mov	r2, r5
 80038b4:	f000 fad4 	bl	8003e60 <_realloc_r>
 80038b8:	4606      	mov	r6, r0
 80038ba:	2800      	cmp	r0, #0
 80038bc:	d1e0      	bne.n	8003880 <__ssputs_r+0x5c>
 80038be:	6921      	ldr	r1, [r4, #16]
 80038c0:	4650      	mov	r0, sl
 80038c2:	f7ff feb7 	bl	8003634 <_free_r>
 80038c6:	230c      	movs	r3, #12
 80038c8:	f8ca 3000 	str.w	r3, [sl]
 80038cc:	89a3      	ldrh	r3, [r4, #12]
 80038ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038d2:	81a3      	strh	r3, [r4, #12]
 80038d4:	f04f 30ff 	mov.w	r0, #4294967295
 80038d8:	e7e9      	b.n	80038ae <__ssputs_r+0x8a>
	...

080038dc <_svfiprintf_r>:
 80038dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e0:	4698      	mov	r8, r3
 80038e2:	898b      	ldrh	r3, [r1, #12]
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	b09d      	sub	sp, #116	@ 0x74
 80038e8:	4607      	mov	r7, r0
 80038ea:	460d      	mov	r5, r1
 80038ec:	4614      	mov	r4, r2
 80038ee:	d510      	bpl.n	8003912 <_svfiprintf_r+0x36>
 80038f0:	690b      	ldr	r3, [r1, #16]
 80038f2:	b973      	cbnz	r3, 8003912 <_svfiprintf_r+0x36>
 80038f4:	2140      	movs	r1, #64	@ 0x40
 80038f6:	f7ff ff09 	bl	800370c <_malloc_r>
 80038fa:	6028      	str	r0, [r5, #0]
 80038fc:	6128      	str	r0, [r5, #16]
 80038fe:	b930      	cbnz	r0, 800390e <_svfiprintf_r+0x32>
 8003900:	230c      	movs	r3, #12
 8003902:	603b      	str	r3, [r7, #0]
 8003904:	f04f 30ff 	mov.w	r0, #4294967295
 8003908:	b01d      	add	sp, #116	@ 0x74
 800390a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800390e:	2340      	movs	r3, #64	@ 0x40
 8003910:	616b      	str	r3, [r5, #20]
 8003912:	2300      	movs	r3, #0
 8003914:	9309      	str	r3, [sp, #36]	@ 0x24
 8003916:	2320      	movs	r3, #32
 8003918:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800391c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003920:	2330      	movs	r3, #48	@ 0x30
 8003922:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003ac0 <_svfiprintf_r+0x1e4>
 8003926:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800392a:	f04f 0901 	mov.w	r9, #1
 800392e:	4623      	mov	r3, r4
 8003930:	469a      	mov	sl, r3
 8003932:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003936:	b10a      	cbz	r2, 800393c <_svfiprintf_r+0x60>
 8003938:	2a25      	cmp	r2, #37	@ 0x25
 800393a:	d1f9      	bne.n	8003930 <_svfiprintf_r+0x54>
 800393c:	ebba 0b04 	subs.w	fp, sl, r4
 8003940:	d00b      	beq.n	800395a <_svfiprintf_r+0x7e>
 8003942:	465b      	mov	r3, fp
 8003944:	4622      	mov	r2, r4
 8003946:	4629      	mov	r1, r5
 8003948:	4638      	mov	r0, r7
 800394a:	f7ff ff6b 	bl	8003824 <__ssputs_r>
 800394e:	3001      	adds	r0, #1
 8003950:	f000 80a7 	beq.w	8003aa2 <_svfiprintf_r+0x1c6>
 8003954:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003956:	445a      	add	r2, fp
 8003958:	9209      	str	r2, [sp, #36]	@ 0x24
 800395a:	f89a 3000 	ldrb.w	r3, [sl]
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 809f 	beq.w	8003aa2 <_svfiprintf_r+0x1c6>
 8003964:	2300      	movs	r3, #0
 8003966:	f04f 32ff 	mov.w	r2, #4294967295
 800396a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800396e:	f10a 0a01 	add.w	sl, sl, #1
 8003972:	9304      	str	r3, [sp, #16]
 8003974:	9307      	str	r3, [sp, #28]
 8003976:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800397a:	931a      	str	r3, [sp, #104]	@ 0x68
 800397c:	4654      	mov	r4, sl
 800397e:	2205      	movs	r2, #5
 8003980:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003984:	484e      	ldr	r0, [pc, #312]	@ (8003ac0 <_svfiprintf_r+0x1e4>)
 8003986:	f7fc fc4b 	bl	8000220 <memchr>
 800398a:	9a04      	ldr	r2, [sp, #16]
 800398c:	b9d8      	cbnz	r0, 80039c6 <_svfiprintf_r+0xea>
 800398e:	06d0      	lsls	r0, r2, #27
 8003990:	bf44      	itt	mi
 8003992:	2320      	movmi	r3, #32
 8003994:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003998:	0711      	lsls	r1, r2, #28
 800399a:	bf44      	itt	mi
 800399c:	232b      	movmi	r3, #43	@ 0x2b
 800399e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80039a2:	f89a 3000 	ldrb.w	r3, [sl]
 80039a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80039a8:	d015      	beq.n	80039d6 <_svfiprintf_r+0xfa>
 80039aa:	9a07      	ldr	r2, [sp, #28]
 80039ac:	4654      	mov	r4, sl
 80039ae:	2000      	movs	r0, #0
 80039b0:	f04f 0c0a 	mov.w	ip, #10
 80039b4:	4621      	mov	r1, r4
 80039b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039ba:	3b30      	subs	r3, #48	@ 0x30
 80039bc:	2b09      	cmp	r3, #9
 80039be:	d94b      	bls.n	8003a58 <_svfiprintf_r+0x17c>
 80039c0:	b1b0      	cbz	r0, 80039f0 <_svfiprintf_r+0x114>
 80039c2:	9207      	str	r2, [sp, #28]
 80039c4:	e014      	b.n	80039f0 <_svfiprintf_r+0x114>
 80039c6:	eba0 0308 	sub.w	r3, r0, r8
 80039ca:	fa09 f303 	lsl.w	r3, r9, r3
 80039ce:	4313      	orrs	r3, r2
 80039d0:	9304      	str	r3, [sp, #16]
 80039d2:	46a2      	mov	sl, r4
 80039d4:	e7d2      	b.n	800397c <_svfiprintf_r+0xa0>
 80039d6:	9b03      	ldr	r3, [sp, #12]
 80039d8:	1d19      	adds	r1, r3, #4
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	9103      	str	r1, [sp, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bfbb      	ittet	lt
 80039e2:	425b      	neglt	r3, r3
 80039e4:	f042 0202 	orrlt.w	r2, r2, #2
 80039e8:	9307      	strge	r3, [sp, #28]
 80039ea:	9307      	strlt	r3, [sp, #28]
 80039ec:	bfb8      	it	lt
 80039ee:	9204      	strlt	r2, [sp, #16]
 80039f0:	7823      	ldrb	r3, [r4, #0]
 80039f2:	2b2e      	cmp	r3, #46	@ 0x2e
 80039f4:	d10a      	bne.n	8003a0c <_svfiprintf_r+0x130>
 80039f6:	7863      	ldrb	r3, [r4, #1]
 80039f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80039fa:	d132      	bne.n	8003a62 <_svfiprintf_r+0x186>
 80039fc:	9b03      	ldr	r3, [sp, #12]
 80039fe:	1d1a      	adds	r2, r3, #4
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	9203      	str	r2, [sp, #12]
 8003a04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003a08:	3402      	adds	r4, #2
 8003a0a:	9305      	str	r3, [sp, #20]
 8003a0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003ad0 <_svfiprintf_r+0x1f4>
 8003a10:	7821      	ldrb	r1, [r4, #0]
 8003a12:	2203      	movs	r2, #3
 8003a14:	4650      	mov	r0, sl
 8003a16:	f7fc fc03 	bl	8000220 <memchr>
 8003a1a:	b138      	cbz	r0, 8003a2c <_svfiprintf_r+0x150>
 8003a1c:	9b04      	ldr	r3, [sp, #16]
 8003a1e:	eba0 000a 	sub.w	r0, r0, sl
 8003a22:	2240      	movs	r2, #64	@ 0x40
 8003a24:	4082      	lsls	r2, r0
 8003a26:	4313      	orrs	r3, r2
 8003a28:	3401      	adds	r4, #1
 8003a2a:	9304      	str	r3, [sp, #16]
 8003a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a30:	4824      	ldr	r0, [pc, #144]	@ (8003ac4 <_svfiprintf_r+0x1e8>)
 8003a32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003a36:	2206      	movs	r2, #6
 8003a38:	f7fc fbf2 	bl	8000220 <memchr>
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d036      	beq.n	8003aae <_svfiprintf_r+0x1d2>
 8003a40:	4b21      	ldr	r3, [pc, #132]	@ (8003ac8 <_svfiprintf_r+0x1ec>)
 8003a42:	bb1b      	cbnz	r3, 8003a8c <_svfiprintf_r+0x1b0>
 8003a44:	9b03      	ldr	r3, [sp, #12]
 8003a46:	3307      	adds	r3, #7
 8003a48:	f023 0307 	bic.w	r3, r3, #7
 8003a4c:	3308      	adds	r3, #8
 8003a4e:	9303      	str	r3, [sp, #12]
 8003a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a52:	4433      	add	r3, r6
 8003a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a56:	e76a      	b.n	800392e <_svfiprintf_r+0x52>
 8003a58:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a5c:	460c      	mov	r4, r1
 8003a5e:	2001      	movs	r0, #1
 8003a60:	e7a8      	b.n	80039b4 <_svfiprintf_r+0xd8>
 8003a62:	2300      	movs	r3, #0
 8003a64:	3401      	adds	r4, #1
 8003a66:	9305      	str	r3, [sp, #20]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f04f 0c0a 	mov.w	ip, #10
 8003a6e:	4620      	mov	r0, r4
 8003a70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a74:	3a30      	subs	r2, #48	@ 0x30
 8003a76:	2a09      	cmp	r2, #9
 8003a78:	d903      	bls.n	8003a82 <_svfiprintf_r+0x1a6>
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0c6      	beq.n	8003a0c <_svfiprintf_r+0x130>
 8003a7e:	9105      	str	r1, [sp, #20]
 8003a80:	e7c4      	b.n	8003a0c <_svfiprintf_r+0x130>
 8003a82:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a86:	4604      	mov	r4, r0
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e7f0      	b.n	8003a6e <_svfiprintf_r+0x192>
 8003a8c:	ab03      	add	r3, sp, #12
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	462a      	mov	r2, r5
 8003a92:	4b0e      	ldr	r3, [pc, #56]	@ (8003acc <_svfiprintf_r+0x1f0>)
 8003a94:	a904      	add	r1, sp, #16
 8003a96:	4638      	mov	r0, r7
 8003a98:	f3af 8000 	nop.w
 8003a9c:	1c42      	adds	r2, r0, #1
 8003a9e:	4606      	mov	r6, r0
 8003aa0:	d1d6      	bne.n	8003a50 <_svfiprintf_r+0x174>
 8003aa2:	89ab      	ldrh	r3, [r5, #12]
 8003aa4:	065b      	lsls	r3, r3, #25
 8003aa6:	f53f af2d 	bmi.w	8003904 <_svfiprintf_r+0x28>
 8003aaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003aac:	e72c      	b.n	8003908 <_svfiprintf_r+0x2c>
 8003aae:	ab03      	add	r3, sp, #12
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	462a      	mov	r2, r5
 8003ab4:	4b05      	ldr	r3, [pc, #20]	@ (8003acc <_svfiprintf_r+0x1f0>)
 8003ab6:	a904      	add	r1, sp, #16
 8003ab8:	4638      	mov	r0, r7
 8003aba:	f000 f879 	bl	8003bb0 <_printf_i>
 8003abe:	e7ed      	b.n	8003a9c <_svfiprintf_r+0x1c0>
 8003ac0:	08003f30 	.word	0x08003f30
 8003ac4:	08003f3a 	.word	0x08003f3a
 8003ac8:	00000000 	.word	0x00000000
 8003acc:	08003825 	.word	0x08003825
 8003ad0:	08003f36 	.word	0x08003f36

08003ad4 <_printf_common>:
 8003ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ad8:	4616      	mov	r6, r2
 8003ada:	4698      	mov	r8, r3
 8003adc:	688a      	ldr	r2, [r1, #8]
 8003ade:	690b      	ldr	r3, [r1, #16]
 8003ae0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	bfb8      	it	lt
 8003ae8:	4613      	movlt	r3, r2
 8003aea:	6033      	str	r3, [r6, #0]
 8003aec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003af0:	4607      	mov	r7, r0
 8003af2:	460c      	mov	r4, r1
 8003af4:	b10a      	cbz	r2, 8003afa <_printf_common+0x26>
 8003af6:	3301      	adds	r3, #1
 8003af8:	6033      	str	r3, [r6, #0]
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	0699      	lsls	r1, r3, #26
 8003afe:	bf42      	ittt	mi
 8003b00:	6833      	ldrmi	r3, [r6, #0]
 8003b02:	3302      	addmi	r3, #2
 8003b04:	6033      	strmi	r3, [r6, #0]
 8003b06:	6825      	ldr	r5, [r4, #0]
 8003b08:	f015 0506 	ands.w	r5, r5, #6
 8003b0c:	d106      	bne.n	8003b1c <_printf_common+0x48>
 8003b0e:	f104 0a19 	add.w	sl, r4, #25
 8003b12:	68e3      	ldr	r3, [r4, #12]
 8003b14:	6832      	ldr	r2, [r6, #0]
 8003b16:	1a9b      	subs	r3, r3, r2
 8003b18:	42ab      	cmp	r3, r5
 8003b1a:	dc26      	bgt.n	8003b6a <_printf_common+0x96>
 8003b1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b20:	6822      	ldr	r2, [r4, #0]
 8003b22:	3b00      	subs	r3, #0
 8003b24:	bf18      	it	ne
 8003b26:	2301      	movne	r3, #1
 8003b28:	0692      	lsls	r2, r2, #26
 8003b2a:	d42b      	bmi.n	8003b84 <_printf_common+0xb0>
 8003b2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b30:	4641      	mov	r1, r8
 8003b32:	4638      	mov	r0, r7
 8003b34:	47c8      	blx	r9
 8003b36:	3001      	adds	r0, #1
 8003b38:	d01e      	beq.n	8003b78 <_printf_common+0xa4>
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	6922      	ldr	r2, [r4, #16]
 8003b3e:	f003 0306 	and.w	r3, r3, #6
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	bf02      	ittt	eq
 8003b46:	68e5      	ldreq	r5, [r4, #12]
 8003b48:	6833      	ldreq	r3, [r6, #0]
 8003b4a:	1aed      	subeq	r5, r5, r3
 8003b4c:	68a3      	ldr	r3, [r4, #8]
 8003b4e:	bf0c      	ite	eq
 8003b50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b54:	2500      	movne	r5, #0
 8003b56:	4293      	cmp	r3, r2
 8003b58:	bfc4      	itt	gt
 8003b5a:	1a9b      	subgt	r3, r3, r2
 8003b5c:	18ed      	addgt	r5, r5, r3
 8003b5e:	2600      	movs	r6, #0
 8003b60:	341a      	adds	r4, #26
 8003b62:	42b5      	cmp	r5, r6
 8003b64:	d11a      	bne.n	8003b9c <_printf_common+0xc8>
 8003b66:	2000      	movs	r0, #0
 8003b68:	e008      	b.n	8003b7c <_printf_common+0xa8>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	4652      	mov	r2, sl
 8003b6e:	4641      	mov	r1, r8
 8003b70:	4638      	mov	r0, r7
 8003b72:	47c8      	blx	r9
 8003b74:	3001      	adds	r0, #1
 8003b76:	d103      	bne.n	8003b80 <_printf_common+0xac>
 8003b78:	f04f 30ff 	mov.w	r0, #4294967295
 8003b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b80:	3501      	adds	r5, #1
 8003b82:	e7c6      	b.n	8003b12 <_printf_common+0x3e>
 8003b84:	18e1      	adds	r1, r4, r3
 8003b86:	1c5a      	adds	r2, r3, #1
 8003b88:	2030      	movs	r0, #48	@ 0x30
 8003b8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003b8e:	4422      	add	r2, r4
 8003b90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003b94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b98:	3302      	adds	r3, #2
 8003b9a:	e7c7      	b.n	8003b2c <_printf_common+0x58>
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	4622      	mov	r2, r4
 8003ba0:	4641      	mov	r1, r8
 8003ba2:	4638      	mov	r0, r7
 8003ba4:	47c8      	blx	r9
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	d0e6      	beq.n	8003b78 <_printf_common+0xa4>
 8003baa:	3601      	adds	r6, #1
 8003bac:	e7d9      	b.n	8003b62 <_printf_common+0x8e>
	...

08003bb0 <_printf_i>:
 8003bb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003bb4:	7e0f      	ldrb	r7, [r1, #24]
 8003bb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003bb8:	2f78      	cmp	r7, #120	@ 0x78
 8003bba:	4691      	mov	r9, r2
 8003bbc:	4680      	mov	r8, r0
 8003bbe:	460c      	mov	r4, r1
 8003bc0:	469a      	mov	sl, r3
 8003bc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003bc6:	d807      	bhi.n	8003bd8 <_printf_i+0x28>
 8003bc8:	2f62      	cmp	r7, #98	@ 0x62
 8003bca:	d80a      	bhi.n	8003be2 <_printf_i+0x32>
 8003bcc:	2f00      	cmp	r7, #0
 8003bce:	f000 80d2 	beq.w	8003d76 <_printf_i+0x1c6>
 8003bd2:	2f58      	cmp	r7, #88	@ 0x58
 8003bd4:	f000 80b9 	beq.w	8003d4a <_printf_i+0x19a>
 8003bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003be0:	e03a      	b.n	8003c58 <_printf_i+0xa8>
 8003be2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003be6:	2b15      	cmp	r3, #21
 8003be8:	d8f6      	bhi.n	8003bd8 <_printf_i+0x28>
 8003bea:	a101      	add	r1, pc, #4	@ (adr r1, 8003bf0 <_printf_i+0x40>)
 8003bec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bf0:	08003c49 	.word	0x08003c49
 8003bf4:	08003c5d 	.word	0x08003c5d
 8003bf8:	08003bd9 	.word	0x08003bd9
 8003bfc:	08003bd9 	.word	0x08003bd9
 8003c00:	08003bd9 	.word	0x08003bd9
 8003c04:	08003bd9 	.word	0x08003bd9
 8003c08:	08003c5d 	.word	0x08003c5d
 8003c0c:	08003bd9 	.word	0x08003bd9
 8003c10:	08003bd9 	.word	0x08003bd9
 8003c14:	08003bd9 	.word	0x08003bd9
 8003c18:	08003bd9 	.word	0x08003bd9
 8003c1c:	08003d5d 	.word	0x08003d5d
 8003c20:	08003c87 	.word	0x08003c87
 8003c24:	08003d17 	.word	0x08003d17
 8003c28:	08003bd9 	.word	0x08003bd9
 8003c2c:	08003bd9 	.word	0x08003bd9
 8003c30:	08003d7f 	.word	0x08003d7f
 8003c34:	08003bd9 	.word	0x08003bd9
 8003c38:	08003c87 	.word	0x08003c87
 8003c3c:	08003bd9 	.word	0x08003bd9
 8003c40:	08003bd9 	.word	0x08003bd9
 8003c44:	08003d1f 	.word	0x08003d1f
 8003c48:	6833      	ldr	r3, [r6, #0]
 8003c4a:	1d1a      	adds	r2, r3, #4
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6032      	str	r2, [r6, #0]
 8003c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e09d      	b.n	8003d98 <_printf_i+0x1e8>
 8003c5c:	6833      	ldr	r3, [r6, #0]
 8003c5e:	6820      	ldr	r0, [r4, #0]
 8003c60:	1d19      	adds	r1, r3, #4
 8003c62:	6031      	str	r1, [r6, #0]
 8003c64:	0606      	lsls	r6, r0, #24
 8003c66:	d501      	bpl.n	8003c6c <_printf_i+0xbc>
 8003c68:	681d      	ldr	r5, [r3, #0]
 8003c6a:	e003      	b.n	8003c74 <_printf_i+0xc4>
 8003c6c:	0645      	lsls	r5, r0, #25
 8003c6e:	d5fb      	bpl.n	8003c68 <_printf_i+0xb8>
 8003c70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003c74:	2d00      	cmp	r5, #0
 8003c76:	da03      	bge.n	8003c80 <_printf_i+0xd0>
 8003c78:	232d      	movs	r3, #45	@ 0x2d
 8003c7a:	426d      	negs	r5, r5
 8003c7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c80:	4859      	ldr	r0, [pc, #356]	@ (8003de8 <_printf_i+0x238>)
 8003c82:	230a      	movs	r3, #10
 8003c84:	e011      	b.n	8003caa <_printf_i+0xfa>
 8003c86:	6821      	ldr	r1, [r4, #0]
 8003c88:	6833      	ldr	r3, [r6, #0]
 8003c8a:	0608      	lsls	r0, r1, #24
 8003c8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003c90:	d402      	bmi.n	8003c98 <_printf_i+0xe8>
 8003c92:	0649      	lsls	r1, r1, #25
 8003c94:	bf48      	it	mi
 8003c96:	b2ad      	uxthmi	r5, r5
 8003c98:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c9a:	4853      	ldr	r0, [pc, #332]	@ (8003de8 <_printf_i+0x238>)
 8003c9c:	6033      	str	r3, [r6, #0]
 8003c9e:	bf14      	ite	ne
 8003ca0:	230a      	movne	r3, #10
 8003ca2:	2308      	moveq	r3, #8
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003caa:	6866      	ldr	r6, [r4, #4]
 8003cac:	60a6      	str	r6, [r4, #8]
 8003cae:	2e00      	cmp	r6, #0
 8003cb0:	bfa2      	ittt	ge
 8003cb2:	6821      	ldrge	r1, [r4, #0]
 8003cb4:	f021 0104 	bicge.w	r1, r1, #4
 8003cb8:	6021      	strge	r1, [r4, #0]
 8003cba:	b90d      	cbnz	r5, 8003cc0 <_printf_i+0x110>
 8003cbc:	2e00      	cmp	r6, #0
 8003cbe:	d04b      	beq.n	8003d58 <_printf_i+0x1a8>
 8003cc0:	4616      	mov	r6, r2
 8003cc2:	fbb5 f1f3 	udiv	r1, r5, r3
 8003cc6:	fb03 5711 	mls	r7, r3, r1, r5
 8003cca:	5dc7      	ldrb	r7, [r0, r7]
 8003ccc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003cd0:	462f      	mov	r7, r5
 8003cd2:	42bb      	cmp	r3, r7
 8003cd4:	460d      	mov	r5, r1
 8003cd6:	d9f4      	bls.n	8003cc2 <_printf_i+0x112>
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d10b      	bne.n	8003cf4 <_printf_i+0x144>
 8003cdc:	6823      	ldr	r3, [r4, #0]
 8003cde:	07df      	lsls	r7, r3, #31
 8003ce0:	d508      	bpl.n	8003cf4 <_printf_i+0x144>
 8003ce2:	6923      	ldr	r3, [r4, #16]
 8003ce4:	6861      	ldr	r1, [r4, #4]
 8003ce6:	4299      	cmp	r1, r3
 8003ce8:	bfde      	ittt	le
 8003cea:	2330      	movle	r3, #48	@ 0x30
 8003cec:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003cf0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003cf4:	1b92      	subs	r2, r2, r6
 8003cf6:	6122      	str	r2, [r4, #16]
 8003cf8:	f8cd a000 	str.w	sl, [sp]
 8003cfc:	464b      	mov	r3, r9
 8003cfe:	aa03      	add	r2, sp, #12
 8003d00:	4621      	mov	r1, r4
 8003d02:	4640      	mov	r0, r8
 8003d04:	f7ff fee6 	bl	8003ad4 <_printf_common>
 8003d08:	3001      	adds	r0, #1
 8003d0a:	d14a      	bne.n	8003da2 <_printf_i+0x1f2>
 8003d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d10:	b004      	add	sp, #16
 8003d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	f043 0320 	orr.w	r3, r3, #32
 8003d1c:	6023      	str	r3, [r4, #0]
 8003d1e:	4833      	ldr	r0, [pc, #204]	@ (8003dec <_printf_i+0x23c>)
 8003d20:	2778      	movs	r7, #120	@ 0x78
 8003d22:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	6831      	ldr	r1, [r6, #0]
 8003d2a:	061f      	lsls	r7, r3, #24
 8003d2c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003d30:	d402      	bmi.n	8003d38 <_printf_i+0x188>
 8003d32:	065f      	lsls	r7, r3, #25
 8003d34:	bf48      	it	mi
 8003d36:	b2ad      	uxthmi	r5, r5
 8003d38:	6031      	str	r1, [r6, #0]
 8003d3a:	07d9      	lsls	r1, r3, #31
 8003d3c:	bf44      	itt	mi
 8003d3e:	f043 0320 	orrmi.w	r3, r3, #32
 8003d42:	6023      	strmi	r3, [r4, #0]
 8003d44:	b11d      	cbz	r5, 8003d4e <_printf_i+0x19e>
 8003d46:	2310      	movs	r3, #16
 8003d48:	e7ac      	b.n	8003ca4 <_printf_i+0xf4>
 8003d4a:	4827      	ldr	r0, [pc, #156]	@ (8003de8 <_printf_i+0x238>)
 8003d4c:	e7e9      	b.n	8003d22 <_printf_i+0x172>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	f023 0320 	bic.w	r3, r3, #32
 8003d54:	6023      	str	r3, [r4, #0]
 8003d56:	e7f6      	b.n	8003d46 <_printf_i+0x196>
 8003d58:	4616      	mov	r6, r2
 8003d5a:	e7bd      	b.n	8003cd8 <_printf_i+0x128>
 8003d5c:	6833      	ldr	r3, [r6, #0]
 8003d5e:	6825      	ldr	r5, [r4, #0]
 8003d60:	6961      	ldr	r1, [r4, #20]
 8003d62:	1d18      	adds	r0, r3, #4
 8003d64:	6030      	str	r0, [r6, #0]
 8003d66:	062e      	lsls	r6, r5, #24
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	d501      	bpl.n	8003d70 <_printf_i+0x1c0>
 8003d6c:	6019      	str	r1, [r3, #0]
 8003d6e:	e002      	b.n	8003d76 <_printf_i+0x1c6>
 8003d70:	0668      	lsls	r0, r5, #25
 8003d72:	d5fb      	bpl.n	8003d6c <_printf_i+0x1bc>
 8003d74:	8019      	strh	r1, [r3, #0]
 8003d76:	2300      	movs	r3, #0
 8003d78:	6123      	str	r3, [r4, #16]
 8003d7a:	4616      	mov	r6, r2
 8003d7c:	e7bc      	b.n	8003cf8 <_printf_i+0x148>
 8003d7e:	6833      	ldr	r3, [r6, #0]
 8003d80:	1d1a      	adds	r2, r3, #4
 8003d82:	6032      	str	r2, [r6, #0]
 8003d84:	681e      	ldr	r6, [r3, #0]
 8003d86:	6862      	ldr	r2, [r4, #4]
 8003d88:	2100      	movs	r1, #0
 8003d8a:	4630      	mov	r0, r6
 8003d8c:	f7fc fa48 	bl	8000220 <memchr>
 8003d90:	b108      	cbz	r0, 8003d96 <_printf_i+0x1e6>
 8003d92:	1b80      	subs	r0, r0, r6
 8003d94:	6060      	str	r0, [r4, #4]
 8003d96:	6863      	ldr	r3, [r4, #4]
 8003d98:	6123      	str	r3, [r4, #16]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003da0:	e7aa      	b.n	8003cf8 <_printf_i+0x148>
 8003da2:	6923      	ldr	r3, [r4, #16]
 8003da4:	4632      	mov	r2, r6
 8003da6:	4649      	mov	r1, r9
 8003da8:	4640      	mov	r0, r8
 8003daa:	47d0      	blx	sl
 8003dac:	3001      	adds	r0, #1
 8003dae:	d0ad      	beq.n	8003d0c <_printf_i+0x15c>
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	079b      	lsls	r3, r3, #30
 8003db4:	d413      	bmi.n	8003dde <_printf_i+0x22e>
 8003db6:	68e0      	ldr	r0, [r4, #12]
 8003db8:	9b03      	ldr	r3, [sp, #12]
 8003dba:	4298      	cmp	r0, r3
 8003dbc:	bfb8      	it	lt
 8003dbe:	4618      	movlt	r0, r3
 8003dc0:	e7a6      	b.n	8003d10 <_printf_i+0x160>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	4632      	mov	r2, r6
 8003dc6:	4649      	mov	r1, r9
 8003dc8:	4640      	mov	r0, r8
 8003dca:	47d0      	blx	sl
 8003dcc:	3001      	adds	r0, #1
 8003dce:	d09d      	beq.n	8003d0c <_printf_i+0x15c>
 8003dd0:	3501      	adds	r5, #1
 8003dd2:	68e3      	ldr	r3, [r4, #12]
 8003dd4:	9903      	ldr	r1, [sp, #12]
 8003dd6:	1a5b      	subs	r3, r3, r1
 8003dd8:	42ab      	cmp	r3, r5
 8003dda:	dcf2      	bgt.n	8003dc2 <_printf_i+0x212>
 8003ddc:	e7eb      	b.n	8003db6 <_printf_i+0x206>
 8003dde:	2500      	movs	r5, #0
 8003de0:	f104 0619 	add.w	r6, r4, #25
 8003de4:	e7f5      	b.n	8003dd2 <_printf_i+0x222>
 8003de6:	bf00      	nop
 8003de8:	08003f41 	.word	0x08003f41
 8003dec:	08003f52 	.word	0x08003f52

08003df0 <memmove>:
 8003df0:	4288      	cmp	r0, r1
 8003df2:	b510      	push	{r4, lr}
 8003df4:	eb01 0402 	add.w	r4, r1, r2
 8003df8:	d902      	bls.n	8003e00 <memmove+0x10>
 8003dfa:	4284      	cmp	r4, r0
 8003dfc:	4623      	mov	r3, r4
 8003dfe:	d807      	bhi.n	8003e10 <memmove+0x20>
 8003e00:	1e43      	subs	r3, r0, #1
 8003e02:	42a1      	cmp	r1, r4
 8003e04:	d008      	beq.n	8003e18 <memmove+0x28>
 8003e06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e0e:	e7f8      	b.n	8003e02 <memmove+0x12>
 8003e10:	4402      	add	r2, r0
 8003e12:	4601      	mov	r1, r0
 8003e14:	428a      	cmp	r2, r1
 8003e16:	d100      	bne.n	8003e1a <memmove+0x2a>
 8003e18:	bd10      	pop	{r4, pc}
 8003e1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e22:	e7f7      	b.n	8003e14 <memmove+0x24>

08003e24 <_sbrk_r>:
 8003e24:	b538      	push	{r3, r4, r5, lr}
 8003e26:	4d06      	ldr	r5, [pc, #24]	@ (8003e40 <_sbrk_r+0x1c>)
 8003e28:	2300      	movs	r3, #0
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4608      	mov	r0, r1
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	f7fc fe9e 	bl	8000b70 <_sbrk>
 8003e34:	1c43      	adds	r3, r0, #1
 8003e36:	d102      	bne.n	8003e3e <_sbrk_r+0x1a>
 8003e38:	682b      	ldr	r3, [r5, #0]
 8003e3a:	b103      	cbz	r3, 8003e3e <_sbrk_r+0x1a>
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	bd38      	pop	{r3, r4, r5, pc}
 8003e40:	200006e4 	.word	0x200006e4

08003e44 <memcpy>:
 8003e44:	440a      	add	r2, r1
 8003e46:	4291      	cmp	r1, r2
 8003e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e4c:	d100      	bne.n	8003e50 <memcpy+0xc>
 8003e4e:	4770      	bx	lr
 8003e50:	b510      	push	{r4, lr}
 8003e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e5a:	4291      	cmp	r1, r2
 8003e5c:	d1f9      	bne.n	8003e52 <memcpy+0xe>
 8003e5e:	bd10      	pop	{r4, pc}

08003e60 <_realloc_r>:
 8003e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e64:	4680      	mov	r8, r0
 8003e66:	4615      	mov	r5, r2
 8003e68:	460c      	mov	r4, r1
 8003e6a:	b921      	cbnz	r1, 8003e76 <_realloc_r+0x16>
 8003e6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e70:	4611      	mov	r1, r2
 8003e72:	f7ff bc4b 	b.w	800370c <_malloc_r>
 8003e76:	b92a      	cbnz	r2, 8003e84 <_realloc_r+0x24>
 8003e78:	f7ff fbdc 	bl	8003634 <_free_r>
 8003e7c:	2400      	movs	r4, #0
 8003e7e:	4620      	mov	r0, r4
 8003e80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e84:	f000 f81a 	bl	8003ebc <_malloc_usable_size_r>
 8003e88:	4285      	cmp	r5, r0
 8003e8a:	4606      	mov	r6, r0
 8003e8c:	d802      	bhi.n	8003e94 <_realloc_r+0x34>
 8003e8e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003e92:	d8f4      	bhi.n	8003e7e <_realloc_r+0x1e>
 8003e94:	4629      	mov	r1, r5
 8003e96:	4640      	mov	r0, r8
 8003e98:	f7ff fc38 	bl	800370c <_malloc_r>
 8003e9c:	4607      	mov	r7, r0
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	d0ec      	beq.n	8003e7c <_realloc_r+0x1c>
 8003ea2:	42b5      	cmp	r5, r6
 8003ea4:	462a      	mov	r2, r5
 8003ea6:	4621      	mov	r1, r4
 8003ea8:	bf28      	it	cs
 8003eaa:	4632      	movcs	r2, r6
 8003eac:	f7ff ffca 	bl	8003e44 <memcpy>
 8003eb0:	4621      	mov	r1, r4
 8003eb2:	4640      	mov	r0, r8
 8003eb4:	f7ff fbbe 	bl	8003634 <_free_r>
 8003eb8:	463c      	mov	r4, r7
 8003eba:	e7e0      	b.n	8003e7e <_realloc_r+0x1e>

08003ebc <_malloc_usable_size_r>:
 8003ebc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ec0:	1f18      	subs	r0, r3, #4
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	bfbc      	itt	lt
 8003ec6:	580b      	ldrlt	r3, [r1, r0]
 8003ec8:	18c0      	addlt	r0, r0, r3
 8003eca:	4770      	bx	lr

08003ecc <_init>:
 8003ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ece:	bf00      	nop
 8003ed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ed2:	bc08      	pop	{r3}
 8003ed4:	469e      	mov	lr, r3
 8003ed6:	4770      	bx	lr

08003ed8 <_fini>:
 8003ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eda:	bf00      	nop
 8003edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ede:	bc08      	pop	{r3}
 8003ee0:	469e      	mov	lr, r3
 8003ee2:	4770      	bx	lr
