INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vitis/Projects/Synchronous FIFO/Synchronous FIFO.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx_Vitis/Projects/Synchronous FIFO/Synchronous FIFO.srcs/sim_1/new/sync_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo_tb
