

================================================================
== Vitis HLS Report for 'close_timer'
================================================================
* Date:           Tue Jul 19 06:14:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.080 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     193|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      78|    -|
|Register         |        -|     -|     426|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|     426|     399|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                    Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |closeTimerTable_active_U  |retransmit_timer_retransmitTimerTable_active  |        1|  0|   0|    0|  1000|    1|     1|         1000|
    |closeTimerTable_time_V_U  |retransmit_timer_retransmitTimerTable_time_V  |        2|  0|   0|    0|  1000|   32|     1|        32000|
    +--------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                              |        3|  0|   0|    0|  2000|   33|     2|        33000|
    +--------------------------+----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_162_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln692_2_fu_235_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln692_fu_217_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_condition_130                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_177                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_345                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_91                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_load_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_store_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_store_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_store_state4     |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_60_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_fu_168_p2               |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln874_fu_200_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln886_fu_229_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |select_ln93_fu_174_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 193|         152|          56|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                   |   9|          2|    1|          2|
    |closeTimer2stateTable_releaseState_blk_n  |   9|          2|    1|          2|
    |closeTimerTable_active_address1           |  14|          3|   10|         30|
    |closeTimerTable_time_V_address1           |  14|          3|   10|         30|
    |closeTimerTable_time_V_d0                 |  14|          3|   32|         96|
    |ct_prevSessionID_V                        |   9|          2|   16|         32|
    |rxEng2timer_setCloseTimer_blk_n           |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  78|         17|   71|        194|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   1|   0|    1|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |closeTimerTable_active_addr_1_reg_259                |  10|   0|   10|          0|
    |closeTimerTable_active_load_reg_274                  |   1|   0|    1|          0|
    |closeTimerTable_active_load_reg_274_pp0_iter2_reg    |   1|   0|    1|          0|
    |closeTimerTable_time_V_addr_1_reg_278                |  10|   0|   10|          0|
    |closeTimerTable_time_V_addr_1_reg_278_pp0_iter2_reg  |  10|   0|   10|          0|
    |closeTimerTable_time_V_load_reg_284                  |  32|   0|   32|          0|
    |ct_currSessionID_V                                   |  16|   0|   16|          0|
    |ct_currSessionID_V_load_reg_249                      |  16|   0|   16|          0|
    |ct_prevSessionID_V                                   |  16|   0|   16|          0|
    |ct_setSessionID_V                                    |  16|   0|   16|          0|
    |ct_waitForWrite                                      |   1|   0|    1|          0|
    |ct_waitForWrite_load_reg_241                         |   1|   0|    1|          0|
    |icmp_ln874_reg_265                                   |   1|   0|    1|          0|
    |icmp_ln886_reg_289                                   |   1|   0|    1|          0|
    |tmp_i_reg_245                                        |   1|   0|    1|          0|
    |zext_ln534_18_reg_254                                |  16|   0|   64|         48|
    |zext_ln534_reg_269                                   |  16|   0|   64|         48|
    |closeTimerTable_active_addr_1_reg_259                |  64|  32|   10|          0|
    |ct_currSessionID_V_load_reg_249                      |  64|  32|   16|          0|
    |ct_waitForWrite_load_reg_241                         |  64|  32|    1|          0|
    |tmp_i_reg_245                                        |  64|  32|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 426| 128|  294|         96|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_continue                                |   in|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|                         close_timer|  return value|
|rxEng2timer_setCloseTimer_dout             |   in|   16|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|rxEng2timer_setCloseTimer_empty_n          |   in|    1|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|rxEng2timer_setCloseTimer_read             |  out|    1|     ap_fifo|           rxEng2timer_setCloseTimer|       pointer|
|closeTimer2stateTable_releaseState_din     |  out|   16|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
|closeTimer2stateTable_releaseState_full_n  |   in|    1|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
|closeTimer2stateTable_releaseState_write   |  out|    1|     ap_fifo|  closeTimer2stateTable_releaseState|       pointer|
+-------------------------------------------+-----+-----+------------+------------------------------------+--------------+

