Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/xilin/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [D:/vivado thing/assignment4_question3/assignment4_question3.srcs/sources_1/new/carry_select_adder8bit.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [D:/vivado thing/assignment4_question3/assignment4_question3.srcs/sources_1/new/carry_select_adder8bit.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [D:/vivado thing/assignment4_question3/assignment4_question3.srcs/sources_1/new/carry_select_adder8bit.v:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.rca4bit
Compiling module xil_defaultlib.csa8bit
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
