module LoopMatmul (
	clock,
	reset,
	io_in_ready,
	io_in_valid,
	io_in_bits_cmd_inst_funct,
	io_in_bits_cmd_inst_rs2,
	io_in_bits_cmd_inst_rs1,
	io_in_bits_cmd_inst_xd,
	io_in_bits_cmd_inst_xs1,
	io_in_bits_cmd_inst_xs2,
	io_in_bits_cmd_inst_rd,
	io_in_bits_cmd_inst_opcode,
	io_in_bits_cmd_rs1,
	io_in_bits_cmd_rs2,
	io_in_bits_cmd_status_debug,
	io_in_bits_cmd_status_cease,
	io_in_bits_cmd_status_wfi,
	io_in_bits_cmd_status_isa,
	io_in_bits_cmd_status_dprv,
	io_in_bits_cmd_status_dv,
	io_in_bits_cmd_status_prv,
	io_in_bits_cmd_status_v,
	io_in_bits_cmd_status_sd,
	io_in_bits_cmd_status_zero2,
	io_in_bits_cmd_status_mpv,
	io_in_bits_cmd_status_gva,
	io_in_bits_cmd_status_mbe,
	io_in_bits_cmd_status_sbe,
	io_in_bits_cmd_status_sxl,
	io_in_bits_cmd_status_uxl,
	io_in_bits_cmd_status_sd_rv32,
	io_in_bits_cmd_status_zero1,
	io_in_bits_cmd_status_tsr,
	io_in_bits_cmd_status_tw,
	io_in_bits_cmd_status_tvm,
	io_in_bits_cmd_status_mxr,
	io_in_bits_cmd_status_sum,
	io_in_bits_cmd_status_mprv,
	io_in_bits_cmd_status_xs,
	io_in_bits_cmd_status_fs,
	io_in_bits_cmd_status_mpp,
	io_in_bits_cmd_status_vs,
	io_in_bits_cmd_status_spp,
	io_in_bits_cmd_status_mpie,
	io_in_bits_cmd_status_ube,
	io_in_bits_cmd_status_spie,
	io_in_bits_cmd_status_upie,
	io_in_bits_cmd_status_mie,
	io_in_bits_cmd_status_hie,
	io_in_bits_cmd_status_sie,
	io_in_bits_cmd_status_uie,
	io_in_bits_from_matmul_fsm,
	io_in_bits_from_conv_fsm,
	io_out_ready,
	io_out_valid,
	io_out_bits_cmd_inst_funct,
	io_out_bits_cmd_inst_rs2,
	io_out_bits_cmd_inst_rs1,
	io_out_bits_cmd_inst_xd,
	io_out_bits_cmd_inst_xs1,
	io_out_bits_cmd_inst_xs2,
	io_out_bits_cmd_inst_rd,
	io_out_bits_cmd_inst_opcode,
	io_out_bits_cmd_rs1,
	io_out_bits_cmd_rs2,
	io_out_bits_cmd_status_debug,
	io_out_bits_cmd_status_cease,
	io_out_bits_cmd_status_wfi,
	io_out_bits_cmd_status_isa,
	io_out_bits_cmd_status_dprv,
	io_out_bits_cmd_status_dv,
	io_out_bits_cmd_status_prv,
	io_out_bits_cmd_status_v,
	io_out_bits_cmd_status_sd,
	io_out_bits_cmd_status_zero2,
	io_out_bits_cmd_status_mpv,
	io_out_bits_cmd_status_gva,
	io_out_bits_cmd_status_mbe,
	io_out_bits_cmd_status_sbe,
	io_out_bits_cmd_status_sxl,
	io_out_bits_cmd_status_uxl,
	io_out_bits_cmd_status_sd_rv32,
	io_out_bits_cmd_status_zero1,
	io_out_bits_cmd_status_tsr,
	io_out_bits_cmd_status_tw,
	io_out_bits_cmd_status_tvm,
	io_out_bits_cmd_status_mxr,
	io_out_bits_cmd_status_sum,
	io_out_bits_cmd_status_mprv,
	io_out_bits_cmd_status_xs,
	io_out_bits_cmd_status_fs,
	io_out_bits_cmd_status_mpp,
	io_out_bits_cmd_status_vs,
	io_out_bits_cmd_status_spp,
	io_out_bits_cmd_status_mpie,
	io_out_bits_cmd_status_ube,
	io_out_bits_cmd_status_spie,
	io_out_bits_cmd_status_upie,
	io_out_bits_cmd_status_mie,
	io_out_bits_cmd_status_hie,
	io_out_bits_cmd_status_sie,
	io_out_bits_cmd_status_uie,
	io_out_bits_from_matmul_fsm,
	io_out_bits_from_conv_fsm,
	io_ld_completed,
	io_st_completed,
	io_ex_completed,
	io_busy
);
	input clock;
	input reset;
	output wire io_in_ready;
	input io_in_valid;
	input [6:0] io_in_bits_cmd_inst_funct;
	input [4:0] io_in_bits_cmd_inst_rs2;
	input [4:0] io_in_bits_cmd_inst_rs1;
	input io_in_bits_cmd_inst_xd;
	input io_in_bits_cmd_inst_xs1;
	input io_in_bits_cmd_inst_xs2;
	input [4:0] io_in_bits_cmd_inst_rd;
	input [6:0] io_in_bits_cmd_inst_opcode;
	input [63:0] io_in_bits_cmd_rs1;
	input [63:0] io_in_bits_cmd_rs2;
	input io_in_bits_cmd_status_debug;
	input io_in_bits_cmd_status_cease;
	input io_in_bits_cmd_status_wfi;
	input [31:0] io_in_bits_cmd_status_isa;
	input [1:0] io_in_bits_cmd_status_dprv;
	input io_in_bits_cmd_status_dv;
	input [1:0] io_in_bits_cmd_status_prv;
	input io_in_bits_cmd_status_v;
	input io_in_bits_cmd_status_sd;
	input [22:0] io_in_bits_cmd_status_zero2;
	input io_in_bits_cmd_status_mpv;
	input io_in_bits_cmd_status_gva;
	input io_in_bits_cmd_status_mbe;
	input io_in_bits_cmd_status_sbe;
	input [1:0] io_in_bits_cmd_status_sxl;
	input [1:0] io_in_bits_cmd_status_uxl;
	input io_in_bits_cmd_status_sd_rv32;
	input [7:0] io_in_bits_cmd_status_zero1;
	input io_in_bits_cmd_status_tsr;
	input io_in_bits_cmd_status_tw;
	input io_in_bits_cmd_status_tvm;
	input io_in_bits_cmd_status_mxr;
	input io_in_bits_cmd_status_sum;
	input io_in_bits_cmd_status_mprv;
	input [1:0] io_in_bits_cmd_status_xs;
	input [1:0] io_in_bits_cmd_status_fs;
	input [1:0] io_in_bits_cmd_status_mpp;
	input [1:0] io_in_bits_cmd_status_vs;
	input io_in_bits_cmd_status_spp;
	input io_in_bits_cmd_status_mpie;
	input io_in_bits_cmd_status_ube;
	input io_in_bits_cmd_status_spie;
	input io_in_bits_cmd_status_upie;
	input io_in_bits_cmd_status_mie;
	input io_in_bits_cmd_status_hie;
	input io_in_bits_cmd_status_sie;
	input io_in_bits_cmd_status_uie;
	input io_in_bits_from_matmul_fsm;
	input io_in_bits_from_conv_fsm;
	input io_out_ready;
	output wire io_out_valid;
	output wire [6:0] io_out_bits_cmd_inst_funct;
	output wire [4:0] io_out_bits_cmd_inst_rs2;
	output wire [4:0] io_out_bits_cmd_inst_rs1;
	output wire io_out_bits_cmd_inst_xd;
	output wire io_out_bits_cmd_inst_xs1;
	output wire io_out_bits_cmd_inst_xs2;
	output wire [4:0] io_out_bits_cmd_inst_rd;
	output wire [6:0] io_out_bits_cmd_inst_opcode;
	output wire [63:0] io_out_bits_cmd_rs1;
	output wire [63:0] io_out_bits_cmd_rs2;
	output wire io_out_bits_cmd_status_debug;
	output wire io_out_bits_cmd_status_cease;
	output wire io_out_bits_cmd_status_wfi;
	output wire [31:0] io_out_bits_cmd_status_isa;
	output wire [1:0] io_out_bits_cmd_status_dprv;
	output wire io_out_bits_cmd_status_dv;
	output wire [1:0] io_out_bits_cmd_status_prv;
	output wire io_out_bits_cmd_status_v;
	output wire io_out_bits_cmd_status_sd;
	output wire [22:0] io_out_bits_cmd_status_zero2;
	output wire io_out_bits_cmd_status_mpv;
	output wire io_out_bits_cmd_status_gva;
	output wire io_out_bits_cmd_status_mbe;
	output wire io_out_bits_cmd_status_sbe;
	output wire [1:0] io_out_bits_cmd_status_sxl;
	output wire [1:0] io_out_bits_cmd_status_uxl;
	output wire io_out_bits_cmd_status_sd_rv32;
	output wire [7:0] io_out_bits_cmd_status_zero1;
	output wire io_out_bits_cmd_status_tsr;
	output wire io_out_bits_cmd_status_tw;
	output wire io_out_bits_cmd_status_tvm;
	output wire io_out_bits_cmd_status_mxr;
	output wire io_out_bits_cmd_status_sum;
	output wire io_out_bits_cmd_status_mprv;
	output wire [1:0] io_out_bits_cmd_status_xs;
	output wire [1:0] io_out_bits_cmd_status_fs;
	output wire [1:0] io_out_bits_cmd_status_mpp;
	output wire [1:0] io_out_bits_cmd_status_vs;
	output wire io_out_bits_cmd_status_spp;
	output wire io_out_bits_cmd_status_mpie;
	output wire io_out_bits_cmd_status_ube;
	output wire io_out_bits_cmd_status_spie;
	output wire io_out_bits_cmd_status_upie;
	output wire io_out_bits_cmd_status_mie;
	output wire io_out_bits_cmd_status_hie;
	output wire io_out_bits_cmd_status_sie;
	output wire io_out_bits_cmd_status_uie;
	output wire io_out_bits_from_matmul_fsm;
	output wire io_out_bits_from_conv_fsm;
	input [5:0] io_ld_completed;
	input [5:0] io_st_completed;
	input [5:0] io_ex_completed;
	output wire io_busy;
	wire _arb_io_in_0_ready;
	wire _arb_io_in_1_ready;
	wire _arb_io_in_2_ready;
	wire _arb_io_in_3_ready;
	wire _arb_io_in_4_ready;
	wire _arb_io_out_valid;
	wire [6:0] _arb_io_out_bits_inst_funct;
	wire [63:0] _arb_io_out_bits_rs1;
	wire [63:0] _arb_io_out_bits_rs2;
	wire _ldab_arb_io_inA_ready;
	wire _ldab_arb_io_inB_ready;
	wire _ldab_arb_io_out_valid;
	wire [6:0] _ldab_arb_io_out_bits_inst_funct;
	wire [63:0] _ldab_arb_io_out_bits_rs1;
	wire [63:0] _ldab_arb_io_out_bits_rs2;
	wire _cmd_q_io_deq_valid;
	wire [6:0] _cmd_q_io_deq_bits_cmd_inst_funct;
	wire [4:0] _cmd_q_io_deq_bits_cmd_inst_rs2;
	wire [4:0] _cmd_q_io_deq_bits_cmd_inst_rs1;
	wire _cmd_q_io_deq_bits_cmd_inst_xd;
	wire _cmd_q_io_deq_bits_cmd_inst_xs1;
	wire _cmd_q_io_deq_bits_cmd_inst_xs2;
	wire [4:0] _cmd_q_io_deq_bits_cmd_inst_rd;
	wire [6:0] _cmd_q_io_deq_bits_cmd_inst_opcode;
	wire [63:0] _cmd_q_io_deq_bits_cmd_rs1;
	wire [63:0] _cmd_q_io_deq_bits_cmd_rs2;
	wire _cmd_q_io_deq_bits_from_matmul_fsm;
	wire _cmd_q_io_deq_bits_from_conv_fsm;
	wire _stC_spad_io_req_ready;
	wire _stC_spad_io_cmd_valid;
	wire [63:0] _stC_spad_io_cmd_bits_rs1;
	wire [63:0] _stC_spad_io_cmd_bits_rs2;
	wire _stC_spad_io_idle;
	wire _stC_spad_io_loop_id;
	wire _stC_io_req_ready;
	wire _stC_io_cmd_valid;
	wire [6:0] _stC_io_cmd_bits_inst_funct;
	wire [63:0] _stC_io_cmd_bits_rs1;
	wire [63:0] _stC_io_cmd_bits_rs2;
	wire _stC_io_idle;
	wire _stC_io_loop_id;
	wire _ex_io_req_ready;
	wire _ex_io_cmd_valid;
	wire [6:0] _ex_io_cmd_bits_inst_funct;
	wire [63:0] _ex_io_cmd_bits_rs1;
	wire [63:0] _ex_io_cmd_bits_rs2;
	wire [15:0] _ex_io_k;
	wire [15:0] _ex_io_j;
	wire [15:0] _ex_io_i;
	wire _ex_io_idle;
	wire _ex_io_loop_id;
	wire _ldD_io_req_ready;
	wire _ldD_io_cmd_valid;
	wire [63:0] _ldD_io_cmd_bits_rs1;
	wire [63:0] _ldD_io_cmd_bits_rs2;
	wire _ldD_io_idle;
	wire _ldD_io_loop_id;
	wire _ldB_io_req_ready;
	wire _ldB_io_cmd_valid;
	wire [63:0] _ldB_io_cmd_bits_rs1;
	wire [63:0] _ldB_io_cmd_bits_rs2;
	wire [15:0] _ldB_io_k;
	wire [15:0] _ldB_io_j;
	wire _ldB_io_idle;
	wire _ldB_io_loop_id;
	wire _ldA_io_req_ready;
	wire _ldA_io_cmd_valid;
	wire [63:0] _ldA_io_cmd_bits_rs1;
	wire [63:0] _ldA_io_cmd_bits_rs2;
	wire [15:0] _ldA_io_i;
	wire [15:0] _ldA_io_k;
	wire _ldA_io_idle;
	wire _ldA_io_loop_id;
	reg [15:0] loops_0_max_k;
	reg [15:0] loops_0_max_j;
	reg [15:0] loops_0_max_i;
	reg [15:0] loops_0_pad_k;
	reg [15:0] loops_0_pad_j;
	reg [15:0] loops_0_pad_i;
	reg [39:0] loops_0_a_dram_addr;
	reg [39:0] loops_0_b_dram_addr;
	reg [39:0] loops_0_d_dram_addr;
	reg [39:0] loops_0_c_dram_addr;
	reg [39:0] loops_0_a_dram_stride;
	reg [39:0] loops_0_b_dram_stride;
	reg [39:0] loops_0_d_dram_stride;
	reg [39:0] loops_0_c_dram_stride;
	reg [1023:0] loops_0_c_spad_addr;
	reg loops_0_inc_acc_addr;
	reg loops_0_spad_only;
	reg loops_0_a_transpose;
	reg loops_0_b_transpose;
	reg [2:0] loops_0_act;
	reg loops_0_low_d;
	reg loops_0_full_c;
	reg loops_0_ex_accumulate;
	reg [1:0] loops_0_a_ex_spad_id;
	reg [1:0] loops_0_b_ex_spad_id;
	reg loops_0_configured;
	reg loops_0_running;
	reg loops_0_lda_started;
	reg loops_0_ldb_started;
	reg loops_0_ex_started;
	reg loops_0_ldd_started;
	reg loops_0_st_started;
	reg loops_0_lda_completed;
	reg loops_0_ldb_completed;
	reg loops_0_ex_completed;
	reg loops_0_ldd_completed;
	reg loops_0_st_completed;
	reg [13:0] loops_0_a_addr_start;
	reg [14:0] loops_0_b_addr_end;
	reg [15:0] loops_1_max_k;
	reg [15:0] loops_1_max_j;
	reg [15:0] loops_1_max_i;
	reg [15:0] loops_1_pad_k;
	reg [15:0] loops_1_pad_j;
	reg [15:0] loops_1_pad_i;
	reg [39:0] loops_1_a_dram_addr;
	reg [39:0] loops_1_b_dram_addr;
	reg [39:0] loops_1_d_dram_addr;
	reg [39:0] loops_1_c_dram_addr;
	reg [39:0] loops_1_a_dram_stride;
	reg [39:0] loops_1_b_dram_stride;
	reg [39:0] loops_1_d_dram_stride;
	reg [39:0] loops_1_c_dram_stride;
	reg [1023:0] loops_1_c_spad_addr;
	reg loops_1_inc_acc_addr;
	reg loops_1_spad_only;
	reg loops_1_a_transpose;
	reg loops_1_b_transpose;
	reg [2:0] loops_1_act;
	reg loops_1_low_d;
	reg loops_1_full_c;
	reg loops_1_ex_accumulate;
	reg [1:0] loops_1_a_ex_spad_id;
	reg [1:0] loops_1_b_ex_spad_id;
	reg loops_1_configured;
	reg loops_1_running;
	reg loops_1_lda_started;
	reg loops_1_ldb_started;
	reg loops_1_ex_started;
	reg loops_1_ldd_started;
	reg loops_1_st_started;
	reg loops_1_lda_completed;
	reg loops_1_ldb_completed;
	reg loops_1_ex_completed;
	reg loops_1_ldd_completed;
	reg loops_1_st_completed;
	reg [13:0] loops_1_a_addr_start;
	reg [14:0] loops_1_b_addr_end;
	reg head_loop_id;
	wire loop_configured = loops_0_configured | loops_1_configured;
	wire loop_being_configured_id = (head_loop_id ? loops_1_configured : loops_0_configured) ^ head_loop_id;
	reg is_resadd;
	wire ab_loads_on_same_loop = _ldA_io_loop_id == _ldB_io_loop_id;
	reg [3:0] ld_utilization;
	reg [2:0] st_utilization;
	reg [4:0] ex_utilization;
	always @(posedge clock) begin
		if (~reset & ({2'h0, ld_utilization} < io_ld_completed)) begin
// synopsys translate_off
			$error("Assertion failed: ld utilization underflow\n    at LoopMatmul.scala:977 assert(ld_utilization >= io.ld_completed, \"ld utilization underflow\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if (~reset & ({3'h0, st_utilization} < io_st_completed)) begin
// synopsys translate_off
			$error("Assertion failed: st utilization underflow\n    at LoopMatmul.scala:978 assert(st_utilization >= io.st_completed, \"st utilization underflow\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
		if (~reset & ({1'h0, ex_utilization} < io_ex_completed)) begin
// synopsys translate_off
			$error("Assertion failed: ex utilization underflow\n    at LoopMatmul.scala:979 assert(ex_utilization >= io.ex_completed, \"ex utilization underflow\")\n");
// synopsys translate_on
// synopsys translate_off
			$fatal;
// synopsys translate_on
		end
	end
	wire is_loop_run_cmd = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h08;
	wire is_loop_config_cmd = ((_cmd_q_io_deq_bits_cmd_inst_funct > 7'h08) & (_cmd_q_io_deq_bits_cmd_inst_funct < 7'h0e)) | ((_cmd_q_io_deq_bits_cmd_inst_funct > 7'h17) & (_cmd_q_io_deq_bits_cmd_inst_funct < 7'h1a));
	wire is_loop_cmd = is_loop_run_cmd | is_loop_config_cmd;
	wire _GEN = (loop_being_configured_id ? loops_1_configured : loops_0_configured);
	reg [15:0] loops_configured;
	reg [9:0] ld_d_addr_start;
	reg [9:0] ex_c_addr_start;
	reg [9:0] st_c_addr_start;
	wire loop_requesting_ldA_id = (head_loop_id ? loops_1_lda_started : loops_0_lda_started) ^ head_loop_id;
	wire [1:0] _GEN_0 = (loop_requesting_ldA_id ? loops_1_a_ex_spad_id : loops_0_a_ex_spad_id);
	wire _ldA_io_req_valid_T_1 = ~(loop_requesting_ldA_id ? loops_1_lda_started : loops_0_lda_started) & (loop_requesting_ldA_id ? loops_1_configured : loops_0_configured);
	wire loop_requesting_ldB_id = (head_loop_id ? loops_1_ldb_started : loops_0_ldb_started) ^ head_loop_id;
	wire [1:0] _GEN_1 = (loop_requesting_ldB_id ? loops_1_b_ex_spad_id : loops_0_b_ex_spad_id);
	wire _ldB_io_req_valid_T_1 = ~(loop_requesting_ldB_id ? loops_1_ldb_started : loops_0_ldb_started) & (loop_requesting_ldB_id ? loops_1_configured : loops_0_configured);
	wire loop_requesting_ex_id = (head_loop_id ? loops_1_ex_started : loops_0_ex_started) ^ head_loop_id;
	wire _GEN_2 = (loop_requesting_ex_id ? loops_1_spad_only : loops_0_spad_only);
	wire [1:0] _GEN_3 = (loop_requesting_ex_id ? loops_1_a_ex_spad_id : loops_0_a_ex_spad_id);
	wire [1:0] _GEN_4 = (loop_requesting_ex_id ? loops_1_b_ex_spad_id : loops_0_b_ex_spad_id);
	wire _ex_io_req_valid_T_4 = (((~(loop_requesting_ex_id ? loops_1_ex_started : loops_0_ex_started) & (loop_requesting_ex_id ? loops_1_lda_started : loops_0_lda_started)) & (loop_requesting_ex_id ? loops_1_ldb_started : loops_0_ldb_started)) & (loop_requesting_ex_id ? loops_1_ldd_started : loops_0_ldd_started)) & (loop_requesting_ex_id ? loops_1_configured : loops_0_configured);
	wire loop_requesting_ldD_id = (head_loop_id ? loops_1_ldd_started : loops_0_ldd_started) ^ head_loop_id;
	wire _ldD_io_req_valid_T_1 = ~(loop_requesting_ldD_id ? loops_1_ldd_started : loops_0_ldd_started) & (loop_requesting_ldD_id ? loops_1_configured : loops_0_configured);
	wire loop_requesting_st_id = (head_loop_id ? loops_1_st_started : loops_0_st_started) ^ head_loop_id;
	wire [15:0] _GEN_5 = (loop_requesting_st_id ? loops_1_max_j : loops_0_max_j);
	wire [15:0] _GEN_6 = (loop_requesting_st_id ? loops_1_max_i : loops_0_max_i);
	wire [3:0] _GEN_7 = (loop_requesting_st_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]);
	wire [3:0] _GEN_8 = (loop_requesting_st_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]);
	wire [39:0] _GEN_9 = (loop_requesting_st_id ? loops_1_c_dram_addr : loops_0_c_dram_addr);
	wire _GEN_10 = (loop_requesting_st_id ? loops_1_spad_only : loops_0_spad_only);
	wire [2:0] _GEN_11 = (loop_requesting_st_id ? loops_1_act : loops_0_act);
	wire _GEN_12 = (loop_requesting_st_id ? loops_1_full_c : loops_0_full_c);
	wire _GEN_13 = (loop_requesting_st_id ? loops_1_configured : loops_0_configured);
	wire _GEN_14 = (loop_requesting_st_id ? loops_1_ex_started : loops_0_ex_started);
	wire _GEN_15 = (loop_requesting_st_id ? loops_1_st_started : loops_0_st_started);
	wire [15:0] _stC_spad_io_req_bits_max_k_T = (is_resadd ? 16'h0001 : (loop_requesting_st_id ? loops_1_max_k : loops_0_max_k));
	wire _stC_spad_io_req_valid_T_3 = ((~_GEN_15 & _GEN_14) & _GEN_13) & _GEN_10;
	wire _GEN_16 = (is_resadd ? ~_GEN_15 & _GEN_13 : ((~_GEN_15 & _GEN_14) & _GEN_13) & ~_GEN_10);
	wire [10:0] _ld_d_addr_start_T_3 = {1'h0, ld_d_addr_start} + 11'h200;
	wire [10:0] _ex_c_addr_start_T_3 = {1'h0, ex_c_addr_start} + 11'h200;
	wire [10:0] _st_c_addr_start_T_3 = {1'h0, st_c_addr_start} + 11'h200;
	wire _GEN_17 = (_cmd_q_io_deq_valid & is_loop_cmd) & ~_GEN;
	wire _GEN_18 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h09;
	wire _GEN_19 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h0a;
	wire _GEN_20 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h0b;
	wire _GEN_21 = _GEN_18 | _GEN_19;
	wire _GEN_22 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h0c;
	wire _GEN_23 = (_GEN_18 | _GEN_19) | _GEN_20;
	wire _GEN_24 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h0d;
	wire _GEN_25 = ((_GEN_18 | _GEN_19) | _GEN_20) | _GEN_22;
	wire _GEN_26 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h18;
	wire _GEN_27 = _cmd_q_io_deq_bits_cmd_inst_funct == 7'h08;
	wire _GEN_28 = _GEN_27 & ~loop_being_configured_id;
	wire _GEN_29 = (_GEN_22 | _GEN_24) | _GEN_26;
	wire _GEN_30 = ((_GEN_18 | _GEN_19) | _GEN_20) | _GEN_29;
	wire _GEN_31 = (~_GEN_17 | _GEN_30) | ~_GEN_28;
	wire _GEN_32 = _GEN_27 & loop_being_configured_id;
	wire _GEN_33 = (~_GEN_17 | _GEN_30) | ~_GEN_32;
	wire _GEN_34 = (_GEN_31 ? loops_0_st_completed : _cmd_q_io_deq_bits_cmd_rs2[7]);
	wire _GEN_35 = (_GEN_33 ? loops_1_st_completed : _cmd_q_io_deq_bits_cmd_rs2[7]);
	wire _GEN_36 = _GEN_19 | _GEN_20;
	wire _GEN_37 = ~_GEN_17 | _GEN_18;
	wire [1023:0] _GEN_38 = {992'h0, _cmd_q_io_deq_bits_cmd_rs2[63:32]};
	wire _GEN_39 = _ldA_io_req_ready & _ldA_io_req_valid_T_1;
	wire _GEN_40 = _GEN_39 & ~loop_requesting_ldA_id;
	wire _GEN_41 = _GEN_39 & loop_requesting_ldA_id;
	wire _GEN_42 = _ldB_io_req_ready & _ldB_io_req_valid_T_1;
	wire _GEN_43 = (_GEN_42 ? (~loop_requesting_ldB_id | _GEN_40) | loops_0_running : _GEN_40 | loops_0_running);
	wire _GEN_44 = (_GEN_42 ? (loop_requesting_ldB_id | _GEN_41) | loops_1_running : _GEN_41 | loops_1_running);
	wire _GEN_45 = _ex_io_req_ready & _ex_io_req_valid_T_4;
	wire _GEN_46 = _GEN_45 & ~loop_requesting_ex_id;
	wire _GEN_47 = _GEN_45 & loop_requesting_ex_id;
	wire _GEN_48 = _ldD_io_req_ready & _ldD_io_req_valid_T_1;
	wire _GEN_49 = (_stC_io_req_ready & _GEN_16) | (_stC_spad_io_req_ready & _stC_spad_io_req_valid_T_3);
	wire _GEN_50 = _GEN_49 & ~loop_requesting_st_id;
	wire _GEN_51 = _GEN_49 & loop_requesting_st_id;
	wire _GEN_52 = (_ldA_io_idle & (_ldA_io_loop_id ? loops_1_running : loops_0_running)) & (_ldA_io_loop_id ? loops_1_lda_started : loops_0_lda_started);
	wire _GEN_53 = (_ldB_io_idle & (_ldB_io_loop_id ? loops_1_running : loops_0_running)) & (_ldB_io_loop_id ? loops_1_ldb_started : loops_0_ldb_started);
	wire _GEN_54 = (_ex_io_idle & (_ex_io_loop_id ? loops_1_running : loops_0_running)) & (_ex_io_loop_id ? loops_1_ex_started : loops_0_ex_started);
	wire _GEN_55 = (_ldD_io_idle & (_ldD_io_loop_id ? loops_1_running : loops_0_running)) & (_ldD_io_loop_id ? loops_1_ldd_started : loops_0_ldd_started);
	wire _GEN_56 = ((_stC_io_idle & (_stC_io_loop_id ? loops_1_running : loops_0_running)) & (_stC_io_loop_id ? loops_1_st_started : loops_0_st_started)) & ~(_stC_io_loop_id ? loops_1_spad_only : loops_0_spad_only);
	wire _GEN_57 = _GEN_56 & ~_stC_io_loop_id;
	wire _GEN_58 = _GEN_56 & _stC_io_loop_id;
	wire _GEN_59 = ((_stC_spad_io_idle & (_stC_spad_io_loop_id ? loops_1_running : loops_0_running)) & (_stC_spad_io_loop_id ? loops_1_st_started : loops_0_st_started)) & (_stC_spad_io_loop_id ? loops_1_spad_only : loops_0_spad_only);
	wire _GEN_60 = (((((head_loop_id ? loops_1_running : loops_0_running) & (head_loop_id ? loops_1_lda_completed : loops_0_lda_completed)) & (head_loop_id ? loops_1_ldb_completed : loops_0_ldb_completed)) & (head_loop_id ? loops_1_ldd_completed : loops_0_ldd_completed)) & (head_loop_id ? loops_1_ex_completed : loops_0_ex_completed)) & (head_loop_id ? loops_1_st_completed : loops_0_st_completed);
	wire _GEN_61 = reset | (_GEN_60 & ~head_loop_id);
	wire _GEN_62 = reset | (_GEN_60 & head_loop_id);
	wire _GEN_63 = (((_GEN_18 | _GEN_19) | _GEN_20) | _GEN_22) | _GEN_24;
	wire _GEN_64 = (~_GEN_17 | _GEN_30) | ~_GEN_27;
	always @(posedge clock) begin
		if ((_GEN_17 & _GEN_18) & ~loop_being_configured_id) begin
			loops_0_max_k <= _cmd_q_io_deq_bits_cmd_rs2[47:32];
			loops_0_max_j <= _cmd_q_io_deq_bits_cmd_rs2[31:16];
			loops_0_max_i <= _cmd_q_io_deq_bits_cmd_rs2[15:0];
			loops_0_pad_k <= _cmd_q_io_deq_bits_cmd_rs1[47:32];
			loops_0_pad_j <= _cmd_q_io_deq_bits_cmd_rs1[31:16];
			loops_0_pad_i <= _cmd_q_io_deq_bits_cmd_rs1[15:0];
		end
		if ((~_GEN_17 | _GEN_18) | ~(_GEN_19 & ~loop_being_configured_id))
			;
		else begin
			loops_0_a_dram_addr <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_0_b_dram_addr <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_21) | ~(_GEN_20 & ~loop_being_configured_id))
			;
		else begin
			loops_0_d_dram_addr <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_0_c_dram_addr <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_23) | ~(_GEN_22 & ~loop_being_configured_id))
			;
		else begin
			loops_0_a_dram_stride <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_0_b_dram_stride <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_25) | ~(_GEN_24 & ~loop_being_configured_id))
			;
		else begin
			loops_0_d_dram_stride <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_0_c_dram_stride <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if (_GEN_31)
			;
		else begin
			loops_0_c_spad_addr <= _GEN_38;
			loops_0_inc_acc_addr <= _cmd_q_io_deq_bits_cmd_rs2[8];
		end
		loops_0_spad_only <= ~_GEN_61 & (_GEN_37 ? loops_0_spad_only : (_GEN_36 ? loop_being_configured_id & loops_0_spad_only : (_GEN_29 | ~_GEN_28 ? loops_0_spad_only : _cmd_q_io_deq_bits_cmd_rs2[9])));
		if (_GEN_31)
			;
		else begin
			loops_0_a_transpose <= _cmd_q_io_deq_bits_cmd_rs2[0];
			loops_0_b_transpose <= _cmd_q_io_deq_bits_cmd_rs2[1];
			loops_0_act <= _cmd_q_io_deq_bits_cmd_rs1[10:8];
			loops_0_low_d <= _cmd_q_io_deq_bits_cmd_rs1[2];
			loops_0_full_c <= _cmd_q_io_deq_bits_cmd_rs1[1];
			loops_0_ex_accumulate <= _cmd_q_io_deq_bits_cmd_rs1[0];
			loops_0_a_ex_spad_id <= _cmd_q_io_deq_bits_cmd_rs1[19:18];
			loops_0_b_ex_spad_id <= _cmd_q_io_deq_bits_cmd_rs1[17:16];
		end
		loops_0_configured <= ~_GEN_61 & (((_GEN_17 & ~_GEN_30) & _GEN_28) | loops_0_configured);
		loops_0_running <= ~_GEN_61 & (_GEN_50 | (_GEN_48 ? (~loop_requesting_ldD_id | _GEN_46) | _GEN_43 : _GEN_46 | _GEN_43));
		loops_0_lda_started <= ~_GEN_61 & (_GEN_40 | (_GEN_31 ? loops_0_lda_started : _cmd_q_io_deq_bits_cmd_rs2[3]));
		loops_0_ldb_started <= ~_GEN_61 & ((_GEN_42 & ~loop_requesting_ldB_id) | (_GEN_31 ? loops_0_ldb_started : _cmd_q_io_deq_bits_cmd_rs2[4]));
		loops_0_ex_started <= ~_GEN_61 & (_GEN_46 | (_GEN_31 ? loops_0_ex_started : _cmd_q_io_deq_bits_cmd_rs2[6]));
		loops_0_ldd_started <= ~_GEN_61 & ((_GEN_48 & ~loop_requesting_ldD_id) | (_GEN_31 ? loops_0_ldd_started : _cmd_q_io_deq_bits_cmd_rs2[5]));
		loops_0_st_started <= ~_GEN_61 & (_GEN_50 | (_GEN_31 ? loops_0_st_started : _cmd_q_io_deq_bits_cmd_rs2[7]));
		loops_0_lda_completed <= ~_GEN_61 & ((_GEN_52 & ~_ldA_io_loop_id) | (_GEN_31 ? loops_0_lda_completed : _cmd_q_io_deq_bits_cmd_rs2[3]));
		loops_0_ldb_completed <= ~_GEN_61 & ((_GEN_53 & ~_ldB_io_loop_id) | (_GEN_31 ? loops_0_ldb_completed : _cmd_q_io_deq_bits_cmd_rs2[4]));
		loops_0_ex_completed <= ~_GEN_61 & ((_GEN_54 & ~_ex_io_loop_id) | (_GEN_31 ? loops_0_ex_completed : _cmd_q_io_deq_bits_cmd_rs2[6]));
		loops_0_ldd_completed <= ~_GEN_61 & ((_GEN_55 & ~_ldD_io_loop_id) | (_GEN_31 ? loops_0_ldd_completed : _cmd_q_io_deq_bits_cmd_rs2[5]));
		loops_0_st_completed <= ~_GEN_61 & (_GEN_59 ? (~_stC_spad_io_loop_id | _GEN_57) | _GEN_34 : _GEN_57 | _GEN_34);
		if ((_GEN_17 & _GEN_18) & loop_being_configured_id) begin
			loops_1_max_k <= _cmd_q_io_deq_bits_cmd_rs2[47:32];
			loops_1_max_j <= _cmd_q_io_deq_bits_cmd_rs2[31:16];
			loops_1_max_i <= _cmd_q_io_deq_bits_cmd_rs2[15:0];
			loops_1_pad_k <= _cmd_q_io_deq_bits_cmd_rs1[47:32];
			loops_1_pad_j <= _cmd_q_io_deq_bits_cmd_rs1[31:16];
			loops_1_pad_i <= _cmd_q_io_deq_bits_cmd_rs1[15:0];
		end
		if ((~_GEN_17 | _GEN_18) | ~(_GEN_19 & loop_being_configured_id))
			;
		else begin
			loops_1_a_dram_addr <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_1_b_dram_addr <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_21) | ~(_GEN_20 & loop_being_configured_id))
			;
		else begin
			loops_1_d_dram_addr <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_1_c_dram_addr <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_23) | ~(_GEN_22 & loop_being_configured_id))
			;
		else begin
			loops_1_a_dram_stride <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_1_b_dram_stride <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if ((~_GEN_17 | _GEN_25) | ~(_GEN_24 & loop_being_configured_id))
			;
		else begin
			loops_1_d_dram_stride <= _cmd_q_io_deq_bits_cmd_rs1[39:0];
			loops_1_c_dram_stride <= _cmd_q_io_deq_bits_cmd_rs2[39:0];
		end
		if (_GEN_33)
			;
		else begin
			loops_1_c_spad_addr <= _GEN_38;
			loops_1_inc_acc_addr <= _cmd_q_io_deq_bits_cmd_rs2[8];
		end
		loops_1_spad_only <= ~_GEN_62 & (_GEN_37 ? loops_1_spad_only : (_GEN_36 ? ~loop_being_configured_id & loops_1_spad_only : (_GEN_29 | ~_GEN_32 ? loops_1_spad_only : _cmd_q_io_deq_bits_cmd_rs2[9])));
		if (_GEN_33)
			;
		else begin
			loops_1_a_transpose <= _cmd_q_io_deq_bits_cmd_rs2[0];
			loops_1_b_transpose <= _cmd_q_io_deq_bits_cmd_rs2[1];
			loops_1_act <= _cmd_q_io_deq_bits_cmd_rs1[10:8];
			loops_1_low_d <= _cmd_q_io_deq_bits_cmd_rs1[2];
			loops_1_full_c <= _cmd_q_io_deq_bits_cmd_rs1[1];
			loops_1_ex_accumulate <= _cmd_q_io_deq_bits_cmd_rs1[0];
			loops_1_a_ex_spad_id <= _cmd_q_io_deq_bits_cmd_rs1[19:18];
			loops_1_b_ex_spad_id <= _cmd_q_io_deq_bits_cmd_rs1[17:16];
		end
		loops_1_configured <= ~_GEN_62 & (((_GEN_17 & ~_GEN_30) & _GEN_32) | loops_1_configured);
		loops_1_running <= ~_GEN_62 & (_GEN_51 | (_GEN_48 ? (loop_requesting_ldD_id | _GEN_47) | _GEN_44 : _GEN_47 | _GEN_44));
		loops_1_lda_started <= ~_GEN_62 & (_GEN_41 | (_GEN_33 ? loops_1_lda_started : _cmd_q_io_deq_bits_cmd_rs2[3]));
		loops_1_ldb_started <= ~_GEN_62 & ((_GEN_42 & loop_requesting_ldB_id) | (_GEN_33 ? loops_1_ldb_started : _cmd_q_io_deq_bits_cmd_rs2[4]));
		loops_1_ex_started <= ~_GEN_62 & (_GEN_47 | (_GEN_33 ? loops_1_ex_started : _cmd_q_io_deq_bits_cmd_rs2[6]));
		loops_1_ldd_started <= ~_GEN_62 & ((_GEN_48 & loop_requesting_ldD_id) | (_GEN_33 ? loops_1_ldd_started : _cmd_q_io_deq_bits_cmd_rs2[5]));
		loops_1_st_started <= ~_GEN_62 & (_GEN_51 | (_GEN_33 ? loops_1_st_started : _cmd_q_io_deq_bits_cmd_rs2[7]));
		loops_1_lda_completed <= ~_GEN_62 & ((_GEN_52 & _ldA_io_loop_id) | (_GEN_33 ? loops_1_lda_completed : _cmd_q_io_deq_bits_cmd_rs2[3]));
		loops_1_ldb_completed <= ~_GEN_62 & ((_GEN_53 & _ldB_io_loop_id) | (_GEN_33 ? loops_1_ldb_completed : _cmd_q_io_deq_bits_cmd_rs2[4]));
		loops_1_ex_completed <= ~_GEN_62 & ((_GEN_54 & _ex_io_loop_id) | (_GEN_33 ? loops_1_ex_completed : _cmd_q_io_deq_bits_cmd_rs2[6]));
		loops_1_ldd_completed <= ~_GEN_62 & ((_GEN_55 & _ldD_io_loop_id) | (_GEN_33 ? loops_1_ldd_completed : _cmd_q_io_deq_bits_cmd_rs2[5]));
		loops_1_st_completed <= ~_GEN_62 & (_GEN_59 ? (_stC_spad_io_loop_id | _GEN_58) | _GEN_35 : _GEN_58 | _GEN_35);
		head_loop_id <= _GEN_60 ^ head_loop_id;
		if (reset) begin
			loops_0_a_addr_start <= 14'h0000;
			loops_0_b_addr_end <= 15'h2000;
			loops_1_a_addr_start <= 14'h2000;
			loops_1_b_addr_end <= 15'h4000;
			is_resadd <= 1'h0;
			ld_utilization <= 4'h0;
			st_utilization <= 3'h0;
			ex_utilization <= 5'h00;
			loops_configured <= 16'h0000;
			ld_d_addr_start <= 10'h000;
			ex_c_addr_start <= 10'h000;
			st_c_addr_start <= 10'h000;
		end
		else begin
			if ((~_GEN_17 | _GEN_63) | ~(_GEN_26 & ~loop_being_configured_id))
				;
			else begin
				loops_0_a_addr_start <= _cmd_q_io_deq_bits_cmd_rs1[13:0];
				loops_0_b_addr_end <= _cmd_q_io_deq_bits_cmd_rs2[14:0];
			end
			if ((~_GEN_17 | _GEN_63) | ~(_GEN_26 & loop_being_configured_id))
				;
			else begin
				loops_1_a_addr_start <= _cmd_q_io_deq_bits_cmd_rs1[13:0];
				loops_1_b_addr_end <= _cmd_q_io_deq_bits_cmd_rs2[14:0];
			end
			if (_GEN_64)
				;
			else
				is_resadd <= _cmd_q_io_deq_bits_cmd_rs2[2];
			ld_utilization <= (ld_utilization + {3'h0, ((_ldab_arb_io_inA_ready & _ldA_io_cmd_valid) | (_ldab_arb_io_inB_ready & _ldB_io_cmd_valid)) | (_arb_io_in_2_ready & _ldD_io_cmd_valid)}) - io_ld_completed[3:0];
			st_utilization <= (st_utilization + {2'h0, (_arb_io_in_0_ready & _stC_io_cmd_valid) | (_arb_io_in_4_ready & _stC_spad_io_cmd_valid)}) - io_st_completed[2:0];
			ex_utilization <= (ex_utilization + {4'h0, _arb_io_in_1_ready & _ex_io_cmd_valid}) - io_ex_completed[4:0];
			if (_GEN_64)
				;
			else
				loops_configured <= loops_configured + 16'h0001;
			if (_GEN_48 & |(loop_requesting_ldD_id ? loops_1_c_dram_addr : loops_0_c_dram_addr))
				if (_ld_d_addr_start_T_3[10])
					ld_d_addr_start <= 10'h000;
				else
					ld_d_addr_start <= _ld_d_addr_start_T_3[9:0];
			if (_GEN_45 & (_GEN_2 ? (loop_requesting_ex_id ? loops_1_inc_acc_addr : loops_0_inc_acc_addr) : |(loop_requesting_ex_id ? loops_1_c_dram_addr : loops_0_c_dram_addr)))
				if (_ex_c_addr_start_T_3[10])
					ex_c_addr_start <= 10'h000;
				else
					ex_c_addr_start <= _ex_c_addr_start_T_3[9:0];
			if (_GEN_49 & (_GEN_10 ? (loop_requesting_st_id ? loops_1_inc_acc_addr : loops_0_inc_acc_addr) : |_GEN_9))
				if (_st_c_addr_start_T_3[10])
					st_c_addr_start <= 10'h000;
				else
					st_c_addr_start <= _st_c_addr_start_T_3[9:0];
		end
	end
	LoopMatmulLdA ldA(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_ldA_io_req_ready),
		.io_req_valid(_ldA_io_req_valid_T_1),
		.io_req_bits_max_i((loop_requesting_ldA_id ? loops_1_max_i : loops_0_max_i)),
		.io_req_bits_max_k((is_resadd ? (loop_requesting_ldA_id ? loops_1_max_j : loops_0_max_j) : (loop_requesting_ldA_id ? loops_1_max_k : loops_0_max_k))),
		.io_req_bits_pad_i((loop_requesting_ldA_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0])),
		.io_req_bits_pad_k((is_resadd ? (loop_requesting_ldA_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0]) : (loop_requesting_ldA_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0]))),
		.io_req_bits_dram_addr((loop_requesting_ldA_id ? loops_1_a_dram_addr : loops_0_a_dram_addr)),
		.io_req_bits_dram_stride((loop_requesting_ldA_id ? loops_1_a_dram_stride : loops_0_a_dram_stride)),
		.io_req_bits_transpose((loop_requesting_ldA_id ? loops_1_a_transpose : loops_0_a_transpose)),
		.io_req_bits_addr_start((is_resadd ? {4'h0, loop_requesting_ldA_id, 9'h000} : (_GEN_0 == 2'h0 ? (loop_requesting_ldA_id ? loops_1_a_addr_start : loops_0_a_addr_start) : {_GEN_0[0] - 1'h1, 13'h0000}))),
		.io_req_bits_loop_id(loop_requesting_ldA_id),
		.io_req_bits_is_resadd(is_resadd),
		.io_cmd_ready(_ldab_arb_io_inA_ready),
		.io_cmd_valid(_ldA_io_cmd_valid),
		.io_cmd_bits_rs1(_ldA_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_ldA_io_cmd_bits_rs2),
		.io_i(_ldA_io_i),
		.io_k(_ldA_io_k),
		.io_idle(_ldA_io_idle),
		.io_rob_overloaded(ld_utilization[3]),
		.io_loop_id(_ldA_io_loop_id)
	);
	LoopMatmulLdB ldB(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_ldB_io_req_ready),
		.io_req_valid(_ldB_io_req_valid_T_1),
		.io_req_bits_max_k((is_resadd ? (loop_requesting_ldB_id ? loops_1_max_i : loops_0_max_i) : (loop_requesting_ldB_id ? loops_1_max_k : loops_0_max_k))),
		.io_req_bits_max_j((loop_requesting_ldB_id ? loops_1_max_j : loops_0_max_j)),
		.io_req_bits_pad_k((is_resadd ? (loop_requesting_ldB_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0]) : (loop_requesting_ldB_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0]))),
		.io_req_bits_pad_j((loop_requesting_ldB_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0])),
		.io_req_bits_dram_addr((loop_requesting_ldB_id ? loops_1_b_dram_addr : loops_0_b_dram_addr)),
		.io_req_bits_dram_stride((loop_requesting_ldB_id ? loops_1_b_dram_stride : loops_0_b_dram_stride)),
		.io_req_bits_transpose((loop_requesting_ldB_id ? loops_1_b_transpose : loops_0_b_transpose)),
		.io_req_bits_addr_end((is_resadd ? {5'h00, loop_requesting_ldB_id, 9'h000} : (_GEN_1 == 2'h0 ? (loop_requesting_ldB_id ? loops_1_b_addr_end : loops_0_b_addr_end) : {_GEN_1, 13'h0000}))),
		.io_req_bits_loop_id(loop_requesting_ldB_id),
		.io_req_bits_is_resadd(is_resadd),
		.io_cmd_ready(_ldab_arb_io_inB_ready),
		.io_cmd_valid(_ldB_io_cmd_valid),
		.io_cmd_bits_rs1(_ldB_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_ldB_io_cmd_bits_rs2),
		.io_k(_ldB_io_k),
		.io_j(_ldB_io_j),
		.io_idle(_ldB_io_idle),
		.io_rob_overloaded(ld_utilization[3]),
		.io_loop_id(_ldB_io_loop_id)
	);
	LoopMatmulLdD ldD(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_ldD_io_req_ready),
		.io_req_valid(_ldD_io_req_valid_T_1),
		.io_req_bits_max_j((loop_requesting_ldD_id ? loops_1_max_j : loops_0_max_j)),
		.io_req_bits_max_i((loop_requesting_ldD_id ? loops_1_max_i : loops_0_max_i)),
		.io_req_bits_pad_j((loop_requesting_ldD_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0])),
		.io_req_bits_pad_i((loop_requesting_ldD_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0])),
		.io_req_bits_dram_addr((loop_requesting_ldD_id ? loops_1_d_dram_addr : loops_0_d_dram_addr)),
		.io_req_bits_dram_stride((loop_requesting_ldD_id ? loops_1_d_dram_stride : loops_0_d_dram_stride)),
		.io_req_bits_low_d((loop_requesting_ldD_id ? loops_1_low_d : loops_0_low_d)),
		.io_req_bits_addr_start(ld_d_addr_start),
		.io_req_bits_loop_id(loop_requesting_ldD_id),
		.io_cmd_ready(_arb_io_in_2_ready),
		.io_cmd_valid(_ldD_io_cmd_valid),
		.io_cmd_bits_rs1(_ldD_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_ldD_io_cmd_bits_rs2),
		.io_idle(_ldD_io_idle),
		.io_rob_overloaded(ld_utilization[3]),
		.io_loop_id(_ldD_io_loop_id)
	);
	LoopMatmulExecute ex(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_ex_io_req_ready),
		.io_req_valid(_ex_io_req_valid_T_4),
		.io_req_bits_max_j((loop_requesting_ex_id ? loops_1_max_j : loops_0_max_j)),
		.io_req_bits_max_k((loop_requesting_ex_id ? loops_1_max_k : loops_0_max_k)),
		.io_req_bits_max_i((loop_requesting_ex_id ? loops_1_max_i : loops_0_max_i)),
		.io_req_bits_pad_j((loop_requesting_ex_id ? loops_1_pad_j[3:0] : loops_0_pad_j[3:0])),
		.io_req_bits_pad_k((loop_requesting_ex_id ? loops_1_pad_k[3:0] : loops_0_pad_k[3:0])),
		.io_req_bits_pad_i((loop_requesting_ex_id ? loops_1_pad_i[3:0] : loops_0_pad_i[3:0])),
		.io_req_bits_a_tranpose((loop_requesting_ex_id ? loops_1_a_transpose : loops_0_a_transpose)),
		.io_req_bits_b_tranpose((loop_requesting_ex_id ? loops_1_b_transpose : loops_0_b_transpose)),
		.io_req_bits_accumulate((loop_requesting_ex_id ? loops_1_ex_accumulate : loops_0_ex_accumulate)),
		.io_req_bits_a_addr_start((_GEN_2 | (_GEN_3 == 2'h0) ? (loop_requesting_ex_id ? loops_1_a_addr_start : loops_0_a_addr_start) : {_GEN_3[0] - 1'h1, 13'h0000})),
		.io_req_bits_b_addr_end((_GEN_2 | (_GEN_4 == 2'h0) ? (loop_requesting_ex_id ? loops_1_b_addr_end : loops_0_b_addr_end) : {_GEN_4, 13'h0000})),
		.io_req_bits_c_addr_start(ex_c_addr_start),
		.io_req_bits_loop_id(loop_requesting_ex_id),
		.io_req_bits_skip(is_resadd),
		.io_cmd_ready(_arb_io_in_1_ready),
		.io_cmd_valid(_ex_io_cmd_valid),
		.io_cmd_bits_inst_funct(_ex_io_cmd_bits_inst_funct),
		.io_cmd_bits_rs1(_ex_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_ex_io_cmd_bits_rs2),
		.io_k(_ex_io_k),
		.io_j(_ex_io_j),
		.io_i(_ex_io_i),
		.io_ld_ka(_ldA_io_k),
		.io_ld_kb(_ldB_io_k),
		.io_ld_j(_ldB_io_j),
		.io_ld_i(_ldA_io_i),
		.io_lda_completed((_ldA_io_loop_id != _ex_io_loop_id) | _ldA_io_idle),
		.io_ldb_completed((_ldB_io_loop_id != _ex_io_loop_id) | _ldB_io_idle),
		.io_ldd_completed((_ldD_io_loop_id != _ex_io_loop_id) | _ldD_io_idle),
		.io_idle(_ex_io_idle),
		.io_rob_overloaded(ex_utilization[4]),
		.io_loop_id(_ex_io_loop_id)
	);
	LoopMatmulStC stC(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_stC_io_req_ready),
		.io_req_valid(_GEN_16),
		.io_req_bits_max_k(_stC_spad_io_req_bits_max_k_T),
		.io_req_bits_max_j(_GEN_5),
		.io_req_bits_max_i(_GEN_6),
		.io_req_bits_pad_j(_GEN_7),
		.io_req_bits_pad_i(_GEN_8),
		.io_req_bits_dram_addr(_GEN_9),
		.io_req_bits_dram_stride((loop_requesting_st_id ? loops_1_c_dram_stride : loops_0_c_dram_stride)),
		.io_req_bits_full_c(_GEN_12),
		.io_req_bits_act(_GEN_11),
		.io_req_bits_addr_start((is_resadd ? {loop_requesting_st_id, 9'h000} : st_c_addr_start)),
		.io_req_bits_loop_id(loop_requesting_st_id),
		.io_req_bits_is_resadd(is_resadd),
		.io_cmd_ready(_arb_io_in_0_ready),
		.io_cmd_valid(_stC_io_cmd_valid),
		.io_cmd_bits_inst_funct(_stC_io_cmd_bits_inst_funct),
		.io_cmd_bits_rs1(_stC_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_stC_io_cmd_bits_rs2),
		.io_ex_k((is_resadd ? 16'h0000 : _ex_io_k)),
		.io_ex_j((is_resadd ? _ldB_io_j : _ex_io_j)),
		.io_ex_i((is_resadd ? _ldB_io_k : _ex_io_i)),
		.io_ex_completed((is_resadd ? ((_ldA_io_loop_id != _stC_io_loop_id) | _ldA_io_idle) & ((_ldB_io_loop_id != _stC_io_loop_id) | _ldB_io_idle) : (_ex_io_loop_id != _stC_io_loop_id) | _ex_io_idle)),
		.io_idle(_stC_io_idle),
		.io_rob_overloaded(st_utilization[2]),
		.io_loop_id(_stC_io_loop_id)
	);
	LoopMatmulStCSpad stC_spad(
		.clock(clock),
		.reset(reset),
		.io_req_ready(_stC_spad_io_req_ready),
		.io_req_valid(_stC_spad_io_req_valid_T_3),
		.io_req_bits_max_k(_stC_spad_io_req_bits_max_k_T),
		.io_req_bits_max_j(_GEN_5),
		.io_req_bits_max_i(_GEN_6),
		.io_req_bits_pad_j(_GEN_7),
		.io_req_bits_pad_i(_GEN_8),
		.io_req_bits_dst_addr((loop_requesting_st_id ? loops_1_c_spad_addr[13:0] : loops_0_c_spad_addr[13:0])),
		.io_req_bits_src_addr(st_c_addr_start),
		.io_req_bits_full_c(_GEN_12),
		.io_req_bits_act(_GEN_11),
		.io_req_bits_loop_id(loop_requesting_st_id),
		.io_req_bits_is_resadd(is_resadd),
		.io_cmd_ready(_arb_io_in_4_ready),
		.io_cmd_valid(_stC_spad_io_cmd_valid),
		.io_cmd_bits_rs1(_stC_spad_io_cmd_bits_rs1),
		.io_cmd_bits_rs2(_stC_spad_io_cmd_bits_rs2),
		.io_ex_k(_ex_io_k),
		.io_ex_j(_ex_io_j),
		.io_ex_i(_ex_io_i),
		.io_ex_completed((_ex_io_loop_id != _stC_spad_io_loop_id) | _ex_io_idle),
		.io_idle(_stC_spad_io_idle),
		.io_rob_overloaded(st_utilization[2]),
		.io_loop_id(_stC_spad_io_loop_id)
	);
	Queue2_GemminiCmd cmd_q(
		.clock(clock),
		.reset(reset),
		.io_enq_ready(io_in_ready),
		.io_enq_valid(io_in_valid),
		.io_enq_bits_cmd_inst_funct(io_in_bits_cmd_inst_funct),
		.io_enq_bits_cmd_inst_rs2(io_in_bits_cmd_inst_rs2),
		.io_enq_bits_cmd_inst_rs1(io_in_bits_cmd_inst_rs1),
		.io_enq_bits_cmd_inst_xd(io_in_bits_cmd_inst_xd),
		.io_enq_bits_cmd_inst_xs1(io_in_bits_cmd_inst_xs1),
		.io_enq_bits_cmd_inst_xs2(io_in_bits_cmd_inst_xs2),
		.io_enq_bits_cmd_inst_rd(io_in_bits_cmd_inst_rd),
		.io_enq_bits_cmd_inst_opcode(io_in_bits_cmd_inst_opcode),
		.io_enq_bits_cmd_rs1(io_in_bits_cmd_rs1),
		.io_enq_bits_cmd_rs2(io_in_bits_cmd_rs2),
		.io_enq_bits_cmd_status_debug(io_in_bits_cmd_status_debug),
		.io_enq_bits_cmd_status_cease(io_in_bits_cmd_status_cease),
		.io_enq_bits_cmd_status_wfi(io_in_bits_cmd_status_wfi),
		.io_enq_bits_cmd_status_isa(io_in_bits_cmd_status_isa),
		.io_enq_bits_cmd_status_dprv(io_in_bits_cmd_status_dprv),
		.io_enq_bits_cmd_status_dv(io_in_bits_cmd_status_dv),
		.io_enq_bits_cmd_status_prv(io_in_bits_cmd_status_prv),
		.io_enq_bits_cmd_status_v(io_in_bits_cmd_status_v),
		.io_enq_bits_cmd_status_sd(io_in_bits_cmd_status_sd),
		.io_enq_bits_cmd_status_zero2(io_in_bits_cmd_status_zero2),
		.io_enq_bits_cmd_status_mpv(io_in_bits_cmd_status_mpv),
		.io_enq_bits_cmd_status_gva(io_in_bits_cmd_status_gva),
		.io_enq_bits_cmd_status_mbe(io_in_bits_cmd_status_mbe),
		.io_enq_bits_cmd_status_sbe(io_in_bits_cmd_status_sbe),
		.io_enq_bits_cmd_status_sxl(io_in_bits_cmd_status_sxl),
		.io_enq_bits_cmd_status_uxl(io_in_bits_cmd_status_uxl),
		.io_enq_bits_cmd_status_sd_rv32(io_in_bits_cmd_status_sd_rv32),
		.io_enq_bits_cmd_status_zero1(io_in_bits_cmd_status_zero1),
		.io_enq_bits_cmd_status_tsr(io_in_bits_cmd_status_tsr),
		.io_enq_bits_cmd_status_tw(io_in_bits_cmd_status_tw),
		.io_enq_bits_cmd_status_tvm(io_in_bits_cmd_status_tvm),
		.io_enq_bits_cmd_status_mxr(io_in_bits_cmd_status_mxr),
		.io_enq_bits_cmd_status_sum(io_in_bits_cmd_status_sum),
		.io_enq_bits_cmd_status_mprv(io_in_bits_cmd_status_mprv),
		.io_enq_bits_cmd_status_xs(io_in_bits_cmd_status_xs),
		.io_enq_bits_cmd_status_fs(io_in_bits_cmd_status_fs),
		.io_enq_bits_cmd_status_mpp(io_in_bits_cmd_status_mpp),
		.io_enq_bits_cmd_status_vs(io_in_bits_cmd_status_vs),
		.io_enq_bits_cmd_status_spp(io_in_bits_cmd_status_spp),
		.io_enq_bits_cmd_status_mpie(io_in_bits_cmd_status_mpie),
		.io_enq_bits_cmd_status_ube(io_in_bits_cmd_status_ube),
		.io_enq_bits_cmd_status_spie(io_in_bits_cmd_status_spie),
		.io_enq_bits_cmd_status_upie(io_in_bits_cmd_status_upie),
		.io_enq_bits_cmd_status_mie(io_in_bits_cmd_status_mie),
		.io_enq_bits_cmd_status_hie(io_in_bits_cmd_status_hie),
		.io_enq_bits_cmd_status_sie(io_in_bits_cmd_status_sie),
		.io_enq_bits_cmd_status_uie(io_in_bits_cmd_status_uie),
		.io_enq_bits_rob_id_valid(1'h0),
		.io_enq_bits_rob_id_bits(6'h00),
		.io_enq_bits_from_matmul_fsm(io_in_bits_from_matmul_fsm),
		.io_enq_bits_from_conv_fsm(io_in_bits_from_conv_fsm),
		.io_deq_ready((is_loop_cmd ? ~_GEN : ~loop_configured & io_out_ready)),
		.io_deq_valid(_cmd_q_io_deq_valid),
		.io_deq_bits_cmd_inst_funct(_cmd_q_io_deq_bits_cmd_inst_funct),
		.io_deq_bits_cmd_inst_rs2(_cmd_q_io_deq_bits_cmd_inst_rs2),
		.io_deq_bits_cmd_inst_rs1(_cmd_q_io_deq_bits_cmd_inst_rs1),
		.io_deq_bits_cmd_inst_xd(_cmd_q_io_deq_bits_cmd_inst_xd),
		.io_deq_bits_cmd_inst_xs1(_cmd_q_io_deq_bits_cmd_inst_xs1),
		.io_deq_bits_cmd_inst_xs2(_cmd_q_io_deq_bits_cmd_inst_xs2),
		.io_deq_bits_cmd_inst_rd(_cmd_q_io_deq_bits_cmd_inst_rd),
		.io_deq_bits_cmd_inst_opcode(_cmd_q_io_deq_bits_cmd_inst_opcode),
		.io_deq_bits_cmd_rs1(_cmd_q_io_deq_bits_cmd_rs1),
		.io_deq_bits_cmd_rs2(_cmd_q_io_deq_bits_cmd_rs2),
		.io_deq_bits_cmd_status_debug(io_out_bits_cmd_status_debug),
		.io_deq_bits_cmd_status_cease(io_out_bits_cmd_status_cease),
		.io_deq_bits_cmd_status_wfi(io_out_bits_cmd_status_wfi),
		.io_deq_bits_cmd_status_isa(io_out_bits_cmd_status_isa),
		.io_deq_bits_cmd_status_dprv(io_out_bits_cmd_status_dprv),
		.io_deq_bits_cmd_status_dv(io_out_bits_cmd_status_dv),
		.io_deq_bits_cmd_status_prv(io_out_bits_cmd_status_prv),
		.io_deq_bits_cmd_status_v(io_out_bits_cmd_status_v),
		.io_deq_bits_cmd_status_sd(io_out_bits_cmd_status_sd),
		.io_deq_bits_cmd_status_zero2(io_out_bits_cmd_status_zero2),
		.io_deq_bits_cmd_status_mpv(io_out_bits_cmd_status_mpv),
		.io_deq_bits_cmd_status_gva(io_out_bits_cmd_status_gva),
		.io_deq_bits_cmd_status_mbe(io_out_bits_cmd_status_mbe),
		.io_deq_bits_cmd_status_sbe(io_out_bits_cmd_status_sbe),
		.io_deq_bits_cmd_status_sxl(io_out_bits_cmd_status_sxl),
		.io_deq_bits_cmd_status_uxl(io_out_bits_cmd_status_uxl),
		.io_deq_bits_cmd_status_sd_rv32(io_out_bits_cmd_status_sd_rv32),
		.io_deq_bits_cmd_status_zero1(io_out_bits_cmd_status_zero1),
		.io_deq_bits_cmd_status_tsr(io_out_bits_cmd_status_tsr),
		.io_deq_bits_cmd_status_tw(io_out_bits_cmd_status_tw),
		.io_deq_bits_cmd_status_tvm(io_out_bits_cmd_status_tvm),
		.io_deq_bits_cmd_status_mxr(io_out_bits_cmd_status_mxr),
		.io_deq_bits_cmd_status_sum(io_out_bits_cmd_status_sum),
		.io_deq_bits_cmd_status_mprv(io_out_bits_cmd_status_mprv),
		.io_deq_bits_cmd_status_xs(io_out_bits_cmd_status_xs),
		.io_deq_bits_cmd_status_fs(io_out_bits_cmd_status_fs),
		.io_deq_bits_cmd_status_mpp(io_out_bits_cmd_status_mpp),
		.io_deq_bits_cmd_status_vs(io_out_bits_cmd_status_vs),
		.io_deq_bits_cmd_status_spp(io_out_bits_cmd_status_spp),
		.io_deq_bits_cmd_status_mpie(io_out_bits_cmd_status_mpie),
		.io_deq_bits_cmd_status_ube(io_out_bits_cmd_status_ube),
		.io_deq_bits_cmd_status_spie(io_out_bits_cmd_status_spie),
		.io_deq_bits_cmd_status_upie(io_out_bits_cmd_status_upie),
		.io_deq_bits_cmd_status_mie(io_out_bits_cmd_status_mie),
		.io_deq_bits_cmd_status_hie(io_out_bits_cmd_status_hie),
		.io_deq_bits_cmd_status_sie(io_out_bits_cmd_status_sie),
		.io_deq_bits_cmd_status_uie(io_out_bits_cmd_status_uie),
		.io_deq_bits_from_matmul_fsm(_cmd_q_io_deq_bits_from_matmul_fsm),
		.io_deq_bits_from_conv_fsm(_cmd_q_io_deq_bits_from_conv_fsm)
	);
	WeightedArbiter ldab_arb(
		.clock(clock),
		.reset(reset),
		.io_inA_ready(_ldab_arb_io_inA_ready),
		.io_inA_valid(_ldA_io_cmd_valid),
		.io_inA_bits_rs1(_ldA_io_cmd_bits_rs1),
		.io_inA_bits_rs2(_ldA_io_cmd_bits_rs2),
		.io_inB_ready(_ldab_arb_io_inB_ready),
		.io_inB_valid(_ldB_io_cmd_valid),
		.io_inB_bits_rs1(_ldB_io_cmd_bits_rs1),
		.io_inB_bits_rs2(_ldB_io_cmd_bits_rs2),
		.io_forceA((is_resadd ? ab_loads_on_same_loop & ~_ldA_io_idle : ~ab_loads_on_same_loop & (_ldA_io_loop_id == head_loop_id))),
		.io_forceB((is_resadd & _ldA_io_idle) | (~ab_loads_on_same_loop & (_ldB_io_loop_id == head_loop_id))),
		.io_out_ready(_arb_io_in_3_ready),
		.io_out_valid(_ldab_arb_io_out_valid),
		.io_out_bits_inst_funct(_ldab_arb_io_out_bits_inst_funct),
		.io_out_bits_rs1(_ldab_arb_io_out_bits_rs1),
		.io_out_bits_rs2(_ldab_arb_io_out_bits_rs2),
		.io_inA_idle(_ldA_io_idle),
		.io_inB_idle(_ldB_io_idle),
		.io_inA_k(_ldA_io_k),
		.io_inB_k(_ldB_io_k),
		.io_inB_j(_ldB_io_j)
	);
	Arbiter5_RoCCCommand arb(
		.io_in_0_ready(_arb_io_in_0_ready),
		.io_in_0_valid(_stC_io_cmd_valid),
		.io_in_0_bits_inst_funct(_stC_io_cmd_bits_inst_funct),
		.io_in_0_bits_rs1(_stC_io_cmd_bits_rs1),
		.io_in_0_bits_rs2(_stC_io_cmd_bits_rs2),
		.io_in_1_ready(_arb_io_in_1_ready),
		.io_in_1_valid(_ex_io_cmd_valid),
		.io_in_1_bits_inst_funct(_ex_io_cmd_bits_inst_funct),
		.io_in_1_bits_rs1(_ex_io_cmd_bits_rs1),
		.io_in_1_bits_rs2(_ex_io_cmd_bits_rs2),
		.io_in_2_ready(_arb_io_in_2_ready),
		.io_in_2_valid(_ldD_io_cmd_valid),
		.io_in_2_bits_inst_funct(7'h0e),
		.io_in_2_bits_rs1(_ldD_io_cmd_bits_rs1),
		.io_in_2_bits_rs2(_ldD_io_cmd_bits_rs2),
		.io_in_3_ready(_arb_io_in_3_ready),
		.io_in_3_valid(_ldab_arb_io_out_valid),
		.io_in_3_bits_inst_funct(_ldab_arb_io_out_bits_inst_funct),
		.io_in_3_bits_rs1(_ldab_arb_io_out_bits_rs1),
		.io_in_3_bits_rs2(_ldab_arb_io_out_bits_rs2),
		.io_in_4_ready(_arb_io_in_4_ready),
		.io_in_4_valid(_stC_spad_io_cmd_valid),
		.io_in_4_bits_inst_funct(7'h17),
		.io_in_4_bits_rs1(_stC_spad_io_cmd_bits_rs1),
		.io_in_4_bits_rs2(_stC_spad_io_cmd_bits_rs2),
		.io_out_ready(io_out_ready),
		.io_out_valid(_arb_io_out_valid),
		.io_out_bits_inst_funct(_arb_io_out_bits_inst_funct),
		.io_out_bits_rs1(_arb_io_out_bits_rs1),
		.io_out_bits_rs2(_arb_io_out_bits_rs2)
	);
	assign io_out_valid = (loop_configured ? _arb_io_out_valid : (_cmd_q_io_deq_valid & ~is_loop_config_cmd) & ~is_loop_run_cmd);
	assign io_out_bits_cmd_inst_funct = (loop_configured ? _arb_io_out_bits_inst_funct : _cmd_q_io_deq_bits_cmd_inst_funct);
	assign io_out_bits_cmd_inst_rs2 = (loop_configured ? 5'h00 : _cmd_q_io_deq_bits_cmd_inst_rs2);
	assign io_out_bits_cmd_inst_rs1 = (loop_configured ? 5'h00 : _cmd_q_io_deq_bits_cmd_inst_rs1);
	assign io_out_bits_cmd_inst_xd = ~loop_configured & _cmd_q_io_deq_bits_cmd_inst_xd;
	assign io_out_bits_cmd_inst_xs1 = ~loop_configured & _cmd_q_io_deq_bits_cmd_inst_xs1;
	assign io_out_bits_cmd_inst_xs2 = ~loop_configured & _cmd_q_io_deq_bits_cmd_inst_xs2;
	assign io_out_bits_cmd_inst_rd = (loop_configured ? 5'h00 : _cmd_q_io_deq_bits_cmd_inst_rd);
	assign io_out_bits_cmd_inst_opcode = (loop_configured ? 7'h00 : _cmd_q_io_deq_bits_cmd_inst_opcode);
	assign io_out_bits_cmd_rs1 = (loop_configured ? _arb_io_out_bits_rs1 : _cmd_q_io_deq_bits_cmd_rs1);
	assign io_out_bits_cmd_rs2 = (loop_configured ? _arb_io_out_bits_rs2 : _cmd_q_io_deq_bits_cmd_rs2);
	assign io_out_bits_from_matmul_fsm = loop_configured | _cmd_q_io_deq_bits_from_matmul_fsm;
	assign io_out_bits_from_conv_fsm = ~loop_configured & _cmd_q_io_deq_bits_from_conv_fsm;
	assign io_busy = _cmd_q_io_deq_valid | loop_configured;
endmodule
