

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8'
================================================================
* Date:           Fri Sep 19 13:39:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conifer_xgboost_moons
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.114 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 5 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 7 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 8 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 9 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.cpp:0->firmware/BDT.h:89]   --->   Operation 10 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %p_read22, i18 1754" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 11 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.13ns)   --->   "%icmp_ln4_11 = icmp_slt  i18 %p_read44, i18 401" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 12 'icmp' 'icmp_ln4_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%icmp_ln4_12 = icmp_slt  i18 %p_read, i18 261512" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 13 'icmp' 'icmp_ln4_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4_13 = icmp_slt  i18 %p_read33, i18 79315" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_14 = icmp_slt  i18 %p_read33, i18 58635" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_15 = icmp_slt  i18 %p_read, i18 307" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_16 = icmp_slt  i18 %p_read11, i18 5248" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_17 = icmp_slt  i18 %p_read_4, i18 46336" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 19 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 20 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_11, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 20 'and' 'and_ln105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_6 = xor i1 %icmp_ln4_11, i1 1" [firmware/BDT.h:107]   --->   Operation 21 'xor' 'xor_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %xor_ln107_6, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 22 'and' 'and_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln105_13 = and i1 %icmp_ln4_12, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 23 'and' 'and_ln105_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.97ns)   --->   "%or_ln120_9 = or i1 %icmp_ln4, i1 %and_ln105_13" [firmware/BDT.h:120]   --->   Operation 24 'or' 'or_ln120_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%xor_ln107_7 = xor i1 %icmp_ln4_12, i1 1" [firmware/BDT.h:107]   --->   Operation 25 'xor' 'xor_ln107_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln105_14 = and i1 %icmp_ln4_13, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 26 'and' 'and_ln105_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_10)   --->   "%and_ln105_15 = and i1 %icmp_ln4_14, i1 %and_ln105_13" [firmware/BDT.h:105]   --->   Operation 27 'and' 'and_ln105_15' <Predicate = (or_ln120_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%and_ln105_16 = and i1 %icmp_ln4_15, i1 %xor_ln107_7" [firmware/BDT.h:105]   --->   Operation 28 'and' 'and_ln105_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%and_ln105_17 = and i1 %and_ln105_16, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 29 'and' 'and_ln105_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%and_ln105_18 = and i1 %icmp_ln4_16, i1 %and_ln105_14" [firmware/BDT.h:105]   --->   Operation 30 'and' 'and_ln105_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_10)   --->   "%or_ln120 = or i1 %icmp_ln4, i1 %and_ln105_15" [firmware/BDT.h:120]   --->   Operation 31 'or' 'or_ln120' <Predicate = (or_ln120_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%or_ln120_10 = or i1 %or_ln120_9, i1 %and_ln105_17" [firmware/BDT.h:120]   --->   Operation 32 'or' 'or_ln120_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln120_11 = or i1 %icmp_ln4, i1 %and_ln105" [firmware/BDT.h:120]   --->   Operation 33 'or' 'or_ln120_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%or_ln120_12 = or i1 %or_ln120_11, i1 %and_ln105_18" [firmware/BDT.h:120]   --->   Operation 34 'or' 'or_ln120_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln120_13 = or i1 %or_ln120_11, i1 %and_ln105_14" [firmware/BDT.h:120]   --->   Operation 35 'or' 'or_ln120_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_10)   --->   "%zext_ln120 = zext i1 %xor_ln107" [firmware/BDT.h:120]   --->   Operation 36 'zext' 'zext_ln120' <Predicate = (or_ln120_9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_10)   --->   "%select_ln120 = select i1 %or_ln120, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 37 'select' 'select_ln120' <Predicate = (or_ln120_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_10 = select i1 %or_ln120_9, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 38 'select' 'select_ln120_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%zext_ln120_3 = zext i2 %select_ln120_10" [firmware/BDT.h:120]   --->   Operation 39 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_12)   --->   "%select_ln120_11 = select i1 %or_ln120_10, i3 %zext_ln120_3, i3 4" [firmware/BDT.h:120]   --->   Operation 40 'select' 'select_ln120_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_12 = select i1 %or_ln120_11, i3 %select_ln120_11, i3 5" [firmware/BDT.h:120]   --->   Operation 41 'select' 'select_ln120_12' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_14)   --->   "%select_ln120_13 = select i1 %or_ln120_12, i3 %select_ln120_12, i3 6" [firmware/BDT.h:120]   --->   Operation 42 'select' 'select_ln120_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_14 = select i1 %or_ln120_13, i3 %select_ln120_13, i3 7" [firmware/BDT.h:120]   --->   Operation 43 'select' 'select_ln120_14' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_8 = xor i1 %icmp_ln4_13, i1 1" [firmware/BDT.h:107]   --->   Operation 45 'xor' 'xor_ln107_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_19 = and i1 %icmp_ln4_17, i1 %xor_ln107_8" [firmware/BDT.h:105]   --->   Operation 46 'and' 'and_ln105_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_20 = and i1 %and_ln105_19, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 47 'and' 'and_ln105_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_14 = or i1 %or_ln120_13, i1 %and_ln105_20" [firmware/BDT.h:120]   --->   Operation 48 'or' 'or_ln120_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln120_4 = zext i3 %select_ln120_14" [firmware/BDT.h:120]   --->   Operation 49 'zext' 'zext_ln120_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_15 = select i1 %or_ln120_14, i4 %zext_ln120_4, i4 8" [firmware/BDT.h:120]   --->   Operation 50 'select' 'select_ln120_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.42ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.9i11.i11.i4, i4 0, i11 1516, i4 1, i11 1551, i4 2, i11 1962, i4 3, i11 83, i4 4, i11 1949, i4 5, i11 1787, i4 6, i11 1991, i4 7, i11 132, i4 8, i11 1776, i11 0, i4 %select_ln120_15" [firmware/BDT.h:121]   --->   Operation 51 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.42> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 52 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('a', firmware/BDT.cpp:0->firmware/BDT.h:89) on port 'p_read2' (firmware/BDT.cpp:0->firmware/BDT.h:89) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [14]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln107', firmware/BDT.h:107) [22]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105', firmware/BDT.h:105) [23]  (0.978 ns)
	'and' operation 1 bit ('and_ln105_13', firmware/BDT.h:105) [26]  (0.978 ns)
	'or' operation 1 bit ('or_ln120_9', firmware/BDT.h:120) [37]  (0.978 ns)

 <State 3>: 2.953ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_15', firmware/BDT.h:105) [30]  (0.000 ns)
	'or' operation 1 bit ('or_ln120', firmware/BDT.h:120) [36]  (0.000 ns)
	'select' operation 2 bit ('select_ln120', firmware/BDT.h:120) [44]  (0.000 ns)
	'select' operation 2 bit ('select_ln120_10', firmware/BDT.h:120) [45]  (0.993 ns)
	'select' operation 3 bit ('select_ln120_11', firmware/BDT.h:120) [47]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_12', firmware/BDT.h:120) [48]  (0.980 ns)
	'select' operation 3 bit ('select_ln120_13', firmware/BDT.h:120) [49]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_14', firmware/BDT.h:120) [50]  (0.980 ns)

 <State 4>: 2.423ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_8', firmware/BDT.h:107) [29]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_19', firmware/BDT.h:105) [34]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_20', firmware/BDT.h:105) [35]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_14', firmware/BDT.h:120) [42]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_15', firmware/BDT.h:120) [52]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:121) [53]  (2.423 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
