// Seed: 3113169267
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input supply1 id_7,
    output logic id_8,
    output logic id_9,
    input id_10,
    output id_11
);
  logic id_12, id_13;
  type_20(
      1, id_7[1'b0], 1
  );
  initial begin
    if (1) id_6 <= "" == 1;
    else begin
      id_0 = 1;
    end
  end
  defparam id_14.id_15 = id_14;
endmodule
