{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624406002305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624406002305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 22 19:53:22 2021 " "Processing started: Tue Jun 22 19:53:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624406002305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406002305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrontPanel01 -c FrontPanel01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406002305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624406003164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624406003164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer32-struct " "Found design unit 1: Debouncer32-struct" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer32 " "Found entity 1: Debouncer32" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01-struct " "Found design unit 1: FrontPanel01-struct" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015458 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01 " "Found entity 1: FrontPanel01" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015464 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015472 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/iop16/iop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015478 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/counter/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015490 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/COUNTER/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-rtc_arch " "Found design unit 1: i2c-rtc_arch" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015496 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontpanel01_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frontpanel01_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrontPanel01_test-struct " "Found design unit 1: FrontPanel01_test-struct" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015502 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrontPanel01_test " "Found entity 1: FrontPanel01_test" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015508 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8kb_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8kb_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8kb_dp-SYN " "Found design unit 1: ram_8kb_dp-SYN" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015513 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_8KB_DP " "Found entity 1: RAM_8KB_DP" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015513 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FrontPanel01_test " "Elaborating entity \"FrontPanel01_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624406015637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_PBsRaw FrontPanel01_test.vhd(55) " "Verilog HDL or VHDL warning at FrontPanel01_test.vhd(55): object \"w_PBsRaw\" assigned a value but never read" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624406015638 "|FrontPanel01_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_RAMWE_a FrontPanel01_test.vhd(64) " "Verilog HDL or VHDL warning at FrontPanel01_test.vhd(64): object \"w_RAMWE_a\" assigned a value but never read" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624406015638 "|FrontPanel01_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_RAMDataOut_a FrontPanel01_test.vhd(66) " "Verilog HDL or VHDL warning at FrontPanel01_test.vhd(66): object \"w_RAMDataOut_a\" assigned a value but never read" {  } { { "FrontPanel01_test.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624406015639 "|FrontPanel01_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:debounceReset " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:debounceReset\"" {  } { { "FrontPanel01_test.vhd" "debounceReset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8KB_DP RAM_8KB_DP:RAM_Test " "Elaborating entity \"RAM_8KB_DP\" for hierarchy \"RAM_8KB_DP:RAM_Test\"" {  } { { "FrontPanel01_test.vhd" "RAM_Test" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component\"" {  } { { "RAM_8KB_DP.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component\"" {  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406015781 ""}  } { { "RAM_8KB_DP.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/RAM_8KB_DP.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624406015781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70r3 " "Found entity 1: altsyncram_70r3" {  } { { "db/altsyncram_70r3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_70r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406015850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70r3 RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component\|altsyncram_70r3:auto_generated " "Elaborating entity \"altsyncram_70r3\" for hierarchy \"RAM_8KB_DP:RAM_Test\|altsyncram:altsyncram_component\|altsyncram_70r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrontPanel01 FrontPanel01:fp01 " "Elaborating entity \"FrontPanel01\" for hierarchy \"FrontPanel01:fp01\"" {  } { { "FrontPanel01_test.vhd" "fp01" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/FrontPanel01_test.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_periphRd FrontPanel01.vhd(62) " "Verilog HDL or VHDL warning at FrontPanel01.vhd(62): object \"w_periphRd\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624406015867 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[0\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[0\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015876 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[1\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[1\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015876 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[2\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[2\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015876 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[3\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[3\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015876 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[4\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[4\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015876 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[5\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[5\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[6\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[6\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[7\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[7\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[8\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[8\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[9\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[9\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[10\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[10\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[11\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[11\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[12\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[12\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[13\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[13\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[14\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[14\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[15\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[15\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015877 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[16\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[16\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[17\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[17\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[18\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[18\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[19\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[19\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[20\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[20\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[21\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[21\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[22\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[22\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[23\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[23\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[24\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[24\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[25\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[25\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[26\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[26\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015878 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[27\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[27\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015879 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[28\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[28\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015879 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[29\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[29\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015879 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[30\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[30\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015879 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_latchedPBs\[31\] FrontPanel01.vhd(147) " "Inferred latch for \"w_latchedPBs\[31\]\" at FrontPanel01.vhd(147)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015879 "|FrontPanel01_test|FrontPanel01:fp01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP16 FrontPanel01:fp01\|IOP16:iop16 " "Elaborating entity \"IOP16\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "iop16" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_OP_NOP IOP16B.vhd(116) " "Verilog HDL or VHDL warning at IOP16B.vhd(116): object \"w_OP_NOP\" assigned a value but never read" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624406015903 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_zBit IOP16B.vhd(315) " "Inferred latch for \"w_zBit\" at IOP16B.vhd(315)" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 315 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406015909 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCounter FrontPanel01:fp01\|IOP16:iop16\|GrayCounter:greyLow " "Elaborating entity \"GrayCounter\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|GrayCounter:greyLow\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "greyLow" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lifo FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo " "Elaborating entity \"lifo\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "\\GEN_STACK_DEEPER:lifo" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "\\GEN_512W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406015979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IORO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016016 ""}  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624406016016 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 57 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 60 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 66 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 69 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 72 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 75 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016084 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 78 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[8\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[8\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 81 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[9\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[9\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 84 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[10\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[10\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 87 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[11\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[11\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 90 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[12\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[12\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 93 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[13\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[13\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 96 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[14\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[14\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 99 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[15\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[15\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 102 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ld54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ld54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ld54 " "Found entity 1: altsyncram_ld54" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406016086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ld54 FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated " "Elaborating entity \"altsyncram_ld54\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cs53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cs53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cs53 " "Found entity 1: altsyncram_cs53" {  } { { "db/altsyncram_cs53.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_cs53.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406016164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406016164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cs53 FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|altsyncram_cs53:altsyncram1 " "Elaborating entity \"altsyncram_cs53\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|altsyncram_cs53:altsyncram1\"" {  } { { "db/altsyncram_ld54.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016165 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 243 C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif " "Memory depth (512) in the design file differs from memory depth (243) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16_ASSEMBLER/FP01_LOOP3/FP01_LOOP3.mif\" -- setting initial value for remaining addresses to 0" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/IOP_ROM.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1624406016170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ld54.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229935183 " "Parameter \"NODE_NAME\" = \"1229935183\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 512 " "Parameter \"NUMWORDS\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 9 " "Parameter \"WIDTHAD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406016438 ""}  } { { "db/altsyncram_ld54.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_ld54.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624406016438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406016865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_ld54:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406017062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile8x8 FrontPanel01:fp01\|IOP16:iop16\|RegFile8x8:RegFile " "Elaborating entity \"RegFile8x8\" for hierarchy \"FrontPanel01:fp01\|IOP16:iop16\|RegFile8x8:RegFile\"" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406017129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c FrontPanel01:fp01\|i2c:i2cIF " "Elaborating entity \"i2c\" for hierarchy \"FrontPanel01:fp01\|i2c:i2cIF\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "i2cIF" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406017147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer32 FrontPanel01:fp01\|Debouncer32:debouncePB " "Elaborating entity \"Debouncer32\" for hierarchy \"FrontPanel01:fp01\|Debouncer32:debouncePB\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" "debouncePB" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406017166 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[0\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[0\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017168 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[1\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[1\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[2\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[2\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[3\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[3\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[4\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[4\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[5\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[5\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[6\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[6\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[7\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[7\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[8\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[8\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[9\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[9\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[10\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[10\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017169 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[11\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[11\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[12\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[12\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[13\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[13\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[14\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[14\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[15\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[15\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[16\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[16\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[17\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[17\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[18\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[18\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[19\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[19\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[20\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[20\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[21\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[21\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017170 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[22\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[22\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[23\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[23\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[24\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[24\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[25\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[25\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[26\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[26\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[27\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[27\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[28\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[28\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[29\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[29\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[30\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[30\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_PinsOut\[31\] Debounce32.vhd(79) " "Inferred latch for \"o_PinsOut\[31\]\" at Debounce32.vhd(79)" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406017171 "|FrontPanel01_test|FrontPanel01:fp01|Debouncer32:debouncePB"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9524 " "Found entity 1: altsyncram_9524" {  } { { "db/altsyncram_9524.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_9524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406019175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406019175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406019611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406019611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406019723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406019723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_8hi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406020831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406020831 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406020959 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624406021100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.06.22.19:53:45 Progress: Loading sldd3ad11c3/alt_sld_fab_wrapper_hw.tcl " "2021.06.22.19:53:45 Progress: Loading sldd3ad11c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406025459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406027965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406028102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406030416 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406030615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406030807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406031025 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406031030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406031031 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1624406031817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd3ad11c3/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032530 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/ip/sldd3ad11c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406032632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406032632 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[0\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[0\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[1\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[1\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[2\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[2\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[3\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[3\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[4\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[4\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[5\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[5\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[6\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[6\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[7\] " "Found clock multiplexer FrontPanel01:fp01\|IOP16:iop16\|o_periphAdr\[7\]" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/IOP16/IOP16B.vhd" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1624406034120 "|FrontPanel01_test|FrontPanel01:fp01|IOP16:iop16|o_periphAdr[7]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1624406034120 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0 " "Inferred dual-clock RAM node \"FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1624406034377 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|r_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1624406035413 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1624406035413 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624406035413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0 " "Elaborated megafunction instantiation \"FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406035452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0 " "Instantiated megafunction \"FrontPanel01:fp01\|IOP16:iop16\|lifo:\\GEN_STACK_DEEPER:lifo\|altsyncram:r_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624406035452 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624406035452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2pd1 " "Found entity 1: altsyncram_2pd1" {  } { { "db/altsyncram_2pd1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/FrontPanel01B/db/altsyncram_2pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624406035521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406035521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[0\]_261 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[0\]_261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036008 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[25\]_461 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[25\]_461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036008 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[8\]_325 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[8\]_325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036009 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[24\]_453 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[24\]_453 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036009 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[16\]_389 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[16\]_389 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036010 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[7\]_317 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[7\]_317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036010 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[15\]_381 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[15\]_381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036010 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[23\]_445 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[23\]_445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036011 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[31\]_509 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[31\]_509 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036011 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[14\]_373 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[14\]_373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036012 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[6\]_309 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[6\]_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036012 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[22\]_437 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[22\]_437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036012 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[13\]_365 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[13\]_365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036012 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[5\]_301 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[5\]_301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036013 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[21\]_429 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[21\]_429 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036013 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[12\]_357 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[12\]_357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036014 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[4\]_293 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[4\]_293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036015 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[20\]_421 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[20\]_421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036015 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[11\]_349 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[11\]_349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036016 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[3\]_285 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[3\]_285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036017 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[19\]_413 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[19\]_413 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036017 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[10\]_341 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[10\]_341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036017 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[2\]_277 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[2\]_277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036018 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[18\]_405 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[18\]_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036018 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[1\]_269 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[1\]_269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036018 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[9\]_333 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[9\]_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036019 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[17\]_397 " "Latch FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[17\]_397 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount " "Ports D and ENA on the latch are fed by the same signal FrontPanel01:fp01\|Debouncer32:debouncePB\|w_termCount" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624406036019 ""}  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624406036019 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 83 -1 0 } } { "../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1624406036028 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1624406036028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406036731 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624406037676 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[24\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[24\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[24\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[16\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[16\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[16\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[8\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[8\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[0\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[0\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[25\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[25\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[25\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[17\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[17\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[17\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[9\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[9\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[1\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[1\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[23\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[23\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[23\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[15\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[15\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[7\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[7\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[31\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[31\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[31\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[14\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[14\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[6\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[6\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[22\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[22\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[22\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[13\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[13\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[5\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[5\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[21\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[21\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[21\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[12\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[12\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[4\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[4\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[20\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[20\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[20\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[11\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[11\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[3\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[3\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[19\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[19\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[19\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[10\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[10\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[2\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[2\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""} { "Info" "ISCL_SCL_CELL_NAME" "FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[18\] " "Logic cell \"FrontPanel01:fp01\|Debouncer32:debouncePB\|o_PinsOut\[18\]\"" {  } { { "../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" "o_PinsOut\[18\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1624406037687 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1624406037687 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 83 114 0 0 31 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 83 of its 114 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 31 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1624406039433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624406039476 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624406039476 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2012 " "Implemented 2012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624406039849 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624406039849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624406039849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1883 " "Implemented 1883 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624406039849 ""} { "Info" "ICUT_CUT_TM_RAMS" "117 " "Implemented 117 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624406039849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624406039849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624406039915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 22 19:53:59 2021 " "Processing ended: Tue Jun 22 19:53:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624406039915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624406039915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624406039915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624406039915 ""}
