Analysis & Synthesis report for Phased_WiFi_Telescope_FW
Mon Aug 20 15:34:56 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state
 11. State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state
 12. State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize
 13. State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state
 14. State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Physical Synthesis Netlist Optimizations
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 24. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated
 25. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 26. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated
 27. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 28. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 29. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 30. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 31. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
 32. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram
 33. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated
 34. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll
 35. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3
 36. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_001
 40. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_002
 41. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_003
 42. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_004
 43. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_005
 44. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_006
 45. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_007
 46. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_008
 47. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller
 49. Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated
 52. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a
 53. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b
 55. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 57. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram
 58. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 63. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy
 64. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo
 65. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo
 66. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip
 67. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram
 68. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen
 69. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo
 70. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator
 71. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator
 72. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 73. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator
 74. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator
 75. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 76. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator
 77. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator
 78. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator
 79. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator
 80. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 81. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator
 82. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent
 83. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent
 84. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 85. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent
 88. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent
 91. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
 94. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent
 97. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent
100. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent
103. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent
106. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
109. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent
112. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_003|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_004|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_005|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_006|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_008|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_009|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_010|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_011|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
133. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
134. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
135. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
136. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
137. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
138. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
139. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
140. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
141. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
142. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
143. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
144. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter
145. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001
146. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo
147. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller
148. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
149. Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
150. Parameter Settings for User Entity Instance: clock_divider:clk_div
151. Parameter Settings for Inferred Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0
152. altsyncram Parameter Settings by Entity Instance
153. scfifo Parameter Settings by Entity Instance
154. Port Connectivity Checks: "clock_divider:clk_div"
155. Port Connectivity Checks: "WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
156. Port Connectivity Checks: "WiPhase_top_level:u1|altera_reset_controller:rst_controller"
157. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo"
158. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
160. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
161. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode"
162. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode"
163. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode"
164. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode"
165. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo"
166. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent"
167. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
168. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
169. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo"
170. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent"
171. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo"
172. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent"
173. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo"
174. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent"
175. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo"
176. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent"
177. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
178. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
179. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo"
180. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent"
181. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo"
182. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent"
183. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
184. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
185. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent"
186. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent"
187. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator"
188. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
189. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator"
190. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator"
191. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator"
192. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator"
193. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
194. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator"
195. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator"
196. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
197. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator"
198. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator"
199. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo"
200. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_spi:spi"
201. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1"
202. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll"
203. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip"
204. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart"
205. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac"
206. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy"
207. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
208. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
209. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib"
210. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc"
211. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace|WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode:WiPhase_top_level_cpu_v2_cpu_nios2_oci_trc_ctrl_td_mode"
212. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace"
213. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk"
214. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk"
215. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug"
216. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci"
217. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_test_bench:the_WiPhase_top_level_cpu_v2_cpu_test_bench"
218. Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2"
219. Port Connectivity Checks: "WiPhase_top_level:u1"
220. Post-Synthesis Netlist Statistics for Top Partition
221. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
222. Elapsed Time Per Partition
223. Analysis & Synthesis Messages
224. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 20 15:34:56 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Phased_WiFi_Telescope_FW                    ;
; Top-level Entity Name              ; WiPhase_phys                                ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 5,850                                       ;
;     Total combinational functions  ; 4,005                                       ;
;     Dedicated logic registers      ; 3,811                                       ;
; Total registers                    ; 3819                                        ;
; Total pins                         ; 37                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 258,736                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; 10CL025YU256C8G    ;                          ;
; Top-level entity name                                                      ; WiPhase_phys       ; Phased_WiFi_Telescope_FW ;
; Family name                                                                ; Cyclone 10 LP      ; Cyclone V                ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                          ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993                ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto DSP Block Replacement                                                 ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                 ; On                       ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                             ; Library           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; WiPhase_top_level/synthesis/WiPhase_top_level.vhd                                                               ; yes             ; User VHDL File                               ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd                                                               ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_reset_controller.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_reset_synchronizer.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_synchronizer.v                                              ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv              ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0.sv              ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv               ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter.v                                    ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_error_adapter_0.sv                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_error_adapter_0.sv                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_irq_mapper.sv                                          ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v                                    ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter.v                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux_001.sv                       ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv                                              ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux.sv                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux.sv                         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv                       ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux.sv                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux_001.sv                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux.sv                         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_007.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_007.sv                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router.sv                            ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_avalon_sc_fifo.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_agent.sv                                             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                      ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_master_agent.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_master_agent.sv                                            ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv                                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_merlin_master_translator.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_master_translator.sv                                       ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_timer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_timer.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_command_fifo.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_command_fifo.v                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_position_ram.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_position_ram.v                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_packetcount_ram.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_packetcount_ram.v                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sysid.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sysid.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_spi.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_spi.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v                                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.hex                                         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v                                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v                                            ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_eth.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_eth.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v                                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v                                                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v                                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v                                                    ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_crc328checker.v                                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328checker.v                                               ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_crc328generator.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328generator.v                                             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_crc32ctl8.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc32ctl8.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_crc32galois8.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc32galois8.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_gmii_io.v                                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_gmii_io.v                                                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_host_control.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_host_control.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mac_control.v                                                 ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_control.v                                                 ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_altshifttaps.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altshifttaps.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mac_rx.v                                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_rx.v                                                      ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mac_tx.v                                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_tx.v                                                      ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mdio.v                                                        ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio.v                                                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v                                                ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mdio_cntl.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_cntl.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v                                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v                                                    ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mii_rx_if.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mii_rx_if.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_mii_tx_if.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mii_tx_if.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v                                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_rx_stat_extract.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_stat_extract.v                                             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v                                                  ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v                                                  ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                                      ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v                                      ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_tx_stat_extract.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_stat_extract.v                                             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v                                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v                                 ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v                                          ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_clock_crosser.v                                               ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clock_crosser.v                                               ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v                                                   ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v                                                   ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v                                             ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_gray_cnt.v                                                    ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_gray_cnt.v                                                    ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v                                         ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_tse_bin_cnt.v                                                     ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_bin_cnt.v                                                     ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_std_synchronizer_nocut.v                                          ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v                                               ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v                                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v                        ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v                        ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.v                           ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v                       ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_test_bench.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_test_bench.v                                ; WiPhase_top_level ;
; WiPhase_top_level/synthesis/submodules/Debug_ST_Sink.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/Debug_ST_Sink.vhd                                                        ; WiPhase_top_level ;
; WiPhase_phys.vhd                                                                                                ; yes             ; User VHDL File                               ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd                                                                                                ;                   ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                    ;                   ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                             ;                   ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                       ;                   ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                    ;                   ;
; aglobal171.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                                                                    ;                   ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                     ;                   ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                        ;                   ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                        ;                   ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                      ;                   ;
; db/altsyncram_vlc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_vlc1.tdf                                                                                          ;                   ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                         ;                   ;
; db/altsyncram_3c71.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_3c71.tdf                                                                                          ;                   ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                          ;                   ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                     ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                 ;                   ;
; altddio_in.tdf                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_in.tdf                                                                                                                                                    ;                   ;
; stratix_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                                                  ;                   ;
; cyclone_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                                                  ;                   ;
; db/ddio_in_q2e.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_in_q2e.tdf                                                                                              ;                   ;
; db/ddio_in_n2e.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_in_n2e.tdf                                                                                              ;                   ;
; altddio_out.tdf                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                                                   ;                   ;
; stratix_lcell.inc                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                                                 ;                   ;
; db/ddio_out_qnb.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_out_qnb.tdf                                                                                             ;                   ;
; db/ddio_out_nnb.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_out_nnb.tdf                                                                                             ;                   ;
; db/altsyncram_22i1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf                                                                                          ;                   ;
; db/altsyncram_6sh1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf                                                                                          ;                   ;
; db/altsyncram_0sh1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf                                                                                          ;                   ;
; db/altsyncram_c2i1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_c2i1.tdf                                                                                          ;                   ;
; db/altsyncram_0ph1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0ph1.tdf                                                                                          ;                   ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                        ;                   ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                     ;                   ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                      ;                   ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                      ;                   ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                      ;                   ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                      ;                   ;
; db/scfifo_cr21.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/scfifo_cr21.tdf                                                                                              ;                   ;
; db/a_dpfifo_e011.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_dpfifo_e011.tdf                                                                                            ;                   ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_fefifo_7cf.tdf                                                                                             ;                   ;
; db/cntr_6o7.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_6o7.tdf                                                                                                 ;                   ;
; db/altsyncram_gio1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_gio1.tdf                                                                                          ;                   ;
; db/cntr_qnb.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_qnb.tdf                                                                                                 ;                   ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                               ;                   ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                     ;                   ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                        ;                   ;
; db/altsyncram_4lh1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_4lh1.tdf                                                                                          ;                   ;
; clock_divider.vhd                                                                                               ; yes             ; Auto-Found VHDL File                         ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/clock_divider.vhd                                                                                               ;                   ;
; pzdyqx.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                                                        ;                   ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                       ; altera_sld        ;
; db/ip/sldc8348fe1/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/alt_sld_fab.v                                                                                 ; alt_sld_fab       ;
; db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab       ;
; db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab       ;
; db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab       ;
; db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab       ;
; db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                  ;                   ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                    ;                   ;
; db/altsyncram_fsg1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf                                                                                          ;                   ;
; altshift_taps.tdf                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                                                                                 ;                   ;
; lpm_counter.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                   ;                   ;
; lpm_compare.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                   ;                   ;
; lpm_constant.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                  ;                   ;
; db/shift_taps_nlm.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/shift_taps_nlm.tdf                                                                                           ;                   ;
; db/altsyncram_5c81.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_5c81.tdf                                                                                          ;                   ;
; db/cntr_jof.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_jof.tdf                                                                                                 ;                   ;
; db/cmpr_jec.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cmpr_jec.tdf                                                                                                 ;                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 5,850            ;
;                                             ;                  ;
; Total combinational functions               ; 4005             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1993             ;
;     -- 3 input functions                    ; 1006             ;
;     -- <=2 input functions                  ; 1006             ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3529             ;
;     -- arithmetic mode                      ; 476              ;
;                                             ;                  ;
; Total registers                             ; 3819             ;
;     -- Dedicated logic registers            ; 3811             ;
;     -- I/O registers                        ; 16               ;
;                                             ;                  ;
; I/O pins                                    ; 37               ;
; Total memory bits                           ; 258736           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; C10_CLK50M~input ;
; Maximum fan-out                             ; 2633             ;
; Total fan-out                               ; 30377            ;
; Average fan-out                             ; 3.73             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                   ; Library Name      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; |WiPhase_phys                                                                                                                             ; 4005 (1)            ; 3811 (0)                  ; 258736      ; 0            ; 0       ; 0         ; 37   ; 0            ; |WiPhase_phys                                                                                                                                                                                                                                                                                                                                                                                                                                        ; WiPhase_phys                                                  ; work              ;
;    |WiPhase_top_level:u1|                                                                                                                 ; 3686 (0)            ; 3622 (0)                  ; 258736      ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1                                                                                                                                                                                                                                                                                                                                                                                                                   ; WiPhase_top_level                                             ; wiphase_top_level ;
;       |WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|                                                                             ; 52 (0)              ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_avalon_st_adapter                           ; WiPhase_top_level ;
;          |WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                                                ; 52 (52)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                                                                             ; WiPhase_top_level_avalon_st_adapter_data_format_adapter_0     ; WiPhase_top_level ;
;       |WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|                                                                     ; 99 (0)              ; 68 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                     ; WiPhase_top_level_avalon_st_adapter_001                       ; WiPhase_top_level ;
;          |WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|                                            ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                                                                 ; WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0 ; WiPhase_top_level ;
;          |WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|                                                      ; 89 (2)              ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                                                           ; WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0      ; WiPhase_top_level ;
;             |WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo| ; 87 (87)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo                                                                                                                                               ; WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo ; WiPhase_top_level ;
;       |WiPhase_top_level_cpu_v2:cpu_v2|                                                                                                   ; 988 (0)             ; 582 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2                                                                                                                                                                                                                                                                                                                                                                                   ; WiPhase_top_level_cpu_v2                                      ; WiPhase_top_level ;
;          |WiPhase_top_level_cpu_v2_cpu:cpu|                                                                                               ; 988 (698)           ; 582 (312)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; WiPhase_top_level_cpu_v2_cpu                                  ; WiPhase_top_level ;
;             |WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|                                           ; 290 (34)            ; 270 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci                                                                                                                                                                                                                                                                ; WiPhase_top_level_cpu_v2_cpu_nios2_oci                        ; WiPhase_top_level ;
;                |WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|                    ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper                                                                                                                                                          ; WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper              ; WiPhase_top_level ;
;                   |WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|                   ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk                                                      ; WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk               ; WiPhase_top_level ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                       ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                       ; work              ;
;                   |WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|                         ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck                                                            ; WiPhase_top_level_cpu_v2_cpu_debug_slave_tck                  ; WiPhase_top_level ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                       ; work              ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                       ; work              ;
;                   |sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                                        ; work              ;
;                |WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|                          ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg                                                                                                                                                                ; WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg                 ; WiPhase_top_level ;
;                |WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|                            ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break                                                                                                                                                                  ; WiPhase_top_level_cpu_v2_cpu_nios2_oci_break                  ; WiPhase_top_level ;
;                |WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|                            ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug                                                                                                                                                                  ; WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug                  ; WiPhase_top_level ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                                       ; work              ;
;                |WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|                                  ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem                                                                                                                                                                        ; WiPhase_top_level_cpu_v2_cpu_nios2_ocimem                     ; WiPhase_top_level ;
;                   |WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram                                                                           ; WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module             ; WiPhase_top_level ;
;                      |altsyncram:the_altsyncram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                    ; work              ;
;                         |altsyncram_3c71:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated                  ; altsyncram_3c71                                               ; work              ;
;             |WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a                                                                                                                                                                                                                                                 ; WiPhase_top_level_cpu_v2_cpu_register_bank_a_module           ; WiPhase_top_level ;
;                |altsyncram:the_altsyncram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                                    ; work              ;
;                   |altsyncram_vlc1:auto_generated|                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                        ; altsyncram_vlc1                                               ; work              ;
;             |WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b                                                                                                                                                                                                                                                 ; WiPhase_top_level_cpu_v2_cpu_register_bank_b_module           ; WiPhase_top_level ;
;                |altsyncram:the_altsyncram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                                    ; work              ;
;                   |altsyncram_vlc1:auto_generated|                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated                                                                                                                                                                                        ; altsyncram_vlc1                                               ; work              ;
;       |WiPhase_top_level_eth:eth|                                                                                                         ; 1567 (0)            ; 2079 (0)                  ; 83056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth                                                                                                                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_eth                                         ; WiPhase_top_level ;
;          |altera_eth_tse_mac:i_tse_mac|                                                                                                   ; 1567 (7)            ; 2079 (1)                  ; 83056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                                                                                            ; altera_eth_tse_mac                                            ; WiPhase_top_level ;
;             |altera_tse_mac_control:U_MAC_CONTROL|                                                                                        ; 323 (0)             ; 339 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                                                                                                       ; altera_tse_mac_control                                        ; WiPhase_top_level ;
;                |altera_tse_host_control:U_CTRL|                                                                                           ; 39 (39)             ; 27 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                                                                                                        ; altera_tse_host_control                                       ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_register_map:U_REG|                                                                                            ; 284 (279)           ; 312 (295)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                                                                                         ; altera_tse_register_map                                       ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|                                                                        ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT                                                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                                                                ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_tse_clock_crosser:U_EXCESS_COL|                                                                                 ; 2 (1)               ; 4 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                                                                                                                   ; altera_tse_clock_crosser                                      ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                             ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_tse_clock_crosser:U_LATE_COL|                                                                                   ; 2 (1)               ; 4 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                                                                                                                     ; altera_tse_clock_crosser                                      ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                             ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                                 ; altera_tse_reset_synchronizer                                 ; WiPhase_top_level ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                                 ; altera_tse_reset_synchronizer                                 ; WiPhase_top_level ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                                                                 ; altera_tse_reset_synchronizer                                 ; WiPhase_top_level ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                                                                 ; altera_tse_reset_synchronizer                                 ; WiPhase_top_level ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                                                                 ; altera_tse_reset_synchronizer                                 ; WiPhase_top_level ;
;             |altera_tse_rgmii_module:U_RGMII|                                                                                             ; 9 (9)               ; 33 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII                                                                                                                                                                                                                                                                                                                            ; altera_tse_rgmii_module                                       ; WiPhase_top_level ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_rgmii_in1:the_rgmii_in1|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1                                                                                                                                                                                                                                                                                         ; altera_tse_rgmii_in1                                          ; WiPhase_top_level ;
;                   |altddio_in:altddio_in_component|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component                                                                                                                                                                                                                                                         ; altddio_in                                                    ; work              ;
;                      |ddio_in_n2e:auto_generated|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated                                                                                                                                                                                                                              ; ddio_in_n2e                                                   ; work              ;
;                |altera_tse_rgmii_in4:the_rgmii_in4|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4                                                                                                                                                                                                                                                                                         ; altera_tse_rgmii_in4                                          ; WiPhase_top_level ;
;                   |altddio_in:altddio_in_component|                                                                                       ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component                                                                                                                                                                                                                                                         ; altddio_in                                                    ; work              ;
;                      |ddio_in_q2e:auto_generated|                                                                                         ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated                                                                                                                                                                                                                              ; ddio_in_q2e                                                   ; work              ;
;                |altera_tse_rgmii_out4:the_rgmii_out4|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4                                                                                                                                                                                                                                                                                       ; altera_tse_rgmii_out4                                         ; WiPhase_top_level ;
;                   |altddio_out:altddio_out_component|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component                                                                                                                                                                                                                                                     ; altddio_out                                                   ; work              ;
;                      |ddio_out_qnb:auto_generated|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_qnb:auto_generated                                                                                                                                                                                                                         ; ddio_out_qnb                                                  ; work              ;
;             |altera_tse_top_mdio:U_MDIO|                                                                                                  ; 131 (1)             ; 152 (36)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                                                                                                 ; altera_tse_top_mdio                                           ; WiPhase_top_level ;
;                |altera_tse_mdio:U_MDIO|                                                                                                   ; 81 (81)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                                                                                          ; altera_tse_mdio                                               ; WiPhase_top_level ;
;                |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                         ; 15 (15)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                                                                                                ; altera_tse_mdio_clk_gen                                       ; WiPhase_top_level ;
;                |altera_tse_mdio_cntl:U_CNTL|                                                                                              ; 34 (34)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                                                                                                     ; altera_tse_mdio_cntl                                          ; WiPhase_top_level ;
;             |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                 ; 1097 (8)            ; 1539 (0)                  ; 83056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                                                                                                ; altera_tse_top_w_fifo_10_100_1000                             ; WiPhase_top_level ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_clk_cntl:U_CLKCT|                                                                                              ; 3 (3)               ; 9 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                                                                                                    ; altera_tse_clk_cntl                                           ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_gmii_io:U_GMIF|                                                                                                ; 9 (9)               ; 22 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                                                                                                      ; altera_tse_gmii_io                                            ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                             ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_mii_rx_if:U_MRX|                                                                                               ; 22 (22)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                                                                                                     ; altera_tse_mii_rx_if                                          ; WiPhase_top_level ;
;                |altera_tse_mii_tx_if:U_MTX|                                                                                               ; 6 (6)               ; 9 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                                                                                                     ; altera_tse_mii_tx_if                                          ; WiPhase_top_level ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                              ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                                                            ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                              ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                |altera_tse_top_w_fifo:U_MAC|                                                                                              ; 1049 (0)            ; 1469 (0)                  ; 83056       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                                                                                                    ; altera_tse_top_w_fifo                                         ; WiPhase_top_level ;
;                   |altera_tse_rx_min_ff:U_RXFF|                                                                                           ; 237 (42)            ; 396 (24)                  ; 8704        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                                                                                                        ; altera_tse_rx_min_ff                                          ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                           ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                           ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                    ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                                             ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_tse_a_fifo_34:RX_STATUS|                                                                                     ; 54 (20)             ; 82 (19)                   ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                                                                                         ; altera_tse_a_fifo_34                                          ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                          ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                                                                                                  ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                    ; altera_tse_altsyncram_dpm_fifo                                ; WiPhase_top_level ;
;                            |altsyncram:altsyncram_component|                                                                              ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram                                                    ; work              ;
;                               |altsyncram_6sh1:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated                                                                                                                     ; altsyncram_6sh1                                               ; work              ;
;                         |altera_tse_bin_cnt:U_RD|                                                                                         ; 13 (13)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                                                                                                 ; altera_tse_bin_cnt                                            ; WiPhase_top_level ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                       ; 21 (21)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                               ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                      |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                 ; 139 (87)            ; 245 (47)                  ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                                                                                                     ; altera_tse_a_fifo_opt_1246                                    ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                ; altera_tse_altsyncram_dpm_fifo                                ; WiPhase_top_level ;
;                            |altsyncram:altsyncram_component|                                                                              ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                                                    ; work              ;
;                               |altsyncram_22i1:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated                                                                                                                 ; altsyncram_22i1                                               ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                        ; 26 (26)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                            ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                       ; 26 (26)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                           ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                   |altera_tse_top_1geth:U_GETH|                                                                                           ; 513 (0)             ; 602 (0)                   ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                                                                                                        ; altera_tse_top_1geth                                          ; WiPhase_top_level ;
;                      |altera_tse_mac_rx:U_RX|                                                                                             ; 265 (201)           ; 365 (299)                 ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                                                                                                 ; altera_tse_mac_rx                                             ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA                                                                                                                                                                                  ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                    ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                             ; 10 (0)              ; 4 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                                                                                             ; altera_tse_altshifttaps                                       ; WiPhase_top_level ;
;                            |altshift_taps:shift_reg_rtl_0|                                                                                ; 10 (0)              ; 4 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0                                                                                                                                                               ; altshift_taps                                                 ; work              ;
;                               |shift_taps_nlm:auto_generated|                                                                             ; 10 (0)              ; 4 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated                                                                                                                                 ; shift_taps_nlm                                                ; work              ;
;                                  |altsyncram_5c81:altsyncram2|                                                                            ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|altsyncram_5c81:altsyncram2                                                                                                     ; altsyncram_5c81                                               ; work              ;
;                                  |cntr_jof:cntr1|                                                                                         ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|cntr_jof:cntr1                                                                                                                  ; cntr_jof                                                      ; work              ;
;                                     |cmpr_jec:cmpr4|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|cntr_jof:cntr1|cmpr_jec:cmpr4                                                                                                   ; cmpr_jec                                                      ; work              ;
;                         |altera_tse_crc328checker:U_CRC|                                                                                  ; 54 (11)             ; 44 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                                                                                                  ; altera_tse_crc328checker                                      ; WiPhase_top_level ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                               ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                                   ; altera_tse_crc32galois8                                       ; WiPhase_top_level ;
;                      |altera_tse_mac_tx:U_TX|                                                                                             ; 248 (206)           ; 237 (181)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                                                                                                 ; altera_tse_mac_tx                                             ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                          ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                 ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                                 ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                       ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                         ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_crc328generator:U_CRC|                                                                                ; 42 (0)              ; 35 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                                                                                                ; altera_tse_crc328generator                                    ; WiPhase_top_level ;
;                            |altera_tse_crc32ctl8:U_CTL|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                                                                                                     ; altera_tse_crc32ctl8                                          ; WiPhase_top_level ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                               ; 42 (42)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                                                                                                 ; altera_tse_crc32galois8                                       ; WiPhase_top_level ;
;                   |altera_tse_tx_min_ff:U_TXFF|                                                                                           ; 299 (96)            ; 471 (104)                 ; 74240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                                                                                                        ; altera_tse_tx_min_ff                                          ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|                                                                  ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16                                                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                   ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                        ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                    ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                                                        ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                                                             ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                                                              ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                      |altera_tse_a_fifo_13:TX_STATUS|                                                                                     ; 55 (21)             ; 83 (11)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                                                                                         ; altera_tse_a_fifo_13                                          ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                 ; 0 (0)               ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                         ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                               ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                 ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                    ; altera_tse_altsyncram_dpm_fifo                                ; WiPhase_top_level ;
;                            |altsyncram:altsyncram_component|                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram                                                    ; work              ;
;                               |altsyncram_0ph1:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_0ph1:auto_generated                                                                                                                     ; altsyncram_0ph1                                               ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                        ; 13 (13)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                                                                                                ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                       ; 21 (21)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                               ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                      |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                 ; 147 (95)            ; 248 (50)                  ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                                                                                                     ; altera_tse_a_fifo_opt_1246                                    ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                                 ; 0 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                                                                                                     ; altera_eth_tse_std_synchronizer_bundle                        ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[10].u|                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u                                                                                                                          ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                            ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[7].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[8].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                            |altera_eth_tse_std_synchronizer:sync[9].u|                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u                                                                                                                           ; altera_eth_tse_std_synchronizer                               ; WiPhase_top_level ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                                                             ; altera_std_synchronizer_nocut                                 ; WiPhase_top_level ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                            ; 0 (0)               ; 0 (0)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                                                                                                ; altera_tse_altsyncram_dpm_fifo                                ; WiPhase_top_level ;
;                            |altsyncram:altsyncram_component|                                                                              ; 0 (0)               ; 0 (0)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                                                                                                ; altsyncram                                                    ; work              ;
;                               |altsyncram_c2i1:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_c2i1:auto_generated                                                                                                                 ; altsyncram_c2i1                                               ; work              ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                        ; 26 (26)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                                                                                            ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                       ; 26 (26)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                                                                                           ; altera_tse_gray_cnt                                           ; WiPhase_top_level ;
;       |WiPhase_top_level_jtag_uart:jtag_uart|                                                                                             ; 139 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_jtag_uart                                   ; WiPhase_top_level ;
;          |WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|                                                  ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                               ; WiPhase_top_level_jtag_uart_scfifo_r                          ; WiPhase_top_level ;
;             |scfifo:rfifo|                                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                  ; scfifo                                                        ; work              ;
;                |scfifo_cr21:auto_generated|                                                                                               ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                       ; scfifo_cr21                                                   ; work              ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                  ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_e011                                                 ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                          ; a_fefifo_7cf                                                  ; work              ;
;                         |cntr_6o7:count_usedw|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                     ; cntr_6o7                                                      ; work              ;
;                      |altsyncram_gio1:FIFOram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                          ; altsyncram_gio1                                               ; work              ;
;                      |cntr_qnb:rd_ptr_count|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                            ; cntr_qnb                                                      ; work              ;
;                      |cntr_qnb:wr_ptr|                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                  ; cntr_qnb                                                      ; work              ;
;          |WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|                                                  ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                               ; WiPhase_top_level_jtag_uart_scfifo_w                          ; WiPhase_top_level ;
;             |scfifo:wfifo|                                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                  ; scfifo                                                        ; work              ;
;                |scfifo_cr21:auto_generated|                                                                                               ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated                                                                                                                                                                                                                                                       ; scfifo_cr21                                                   ; work              ;
;                   |a_dpfifo_e011:dpfifo|                                                                                                  ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo                                                                                                                                                                                                                                  ; a_dpfifo_e011                                                 ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                          ; a_fefifo_7cf                                                  ; work              ;
;                         |cntr_6o7:count_usedw|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw                                                                                                                                                                                     ; cntr_6o7                                                      ; work              ;
;                      |altsyncram_gio1:FIFOram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram                                                                                                                                                                                                          ; altsyncram_gio1                                               ; work              ;
;                      |cntr_qnb:rd_ptr_count|                                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count                                                                                                                                                                                                            ; cntr_qnb                                                      ; work              ;
;                      |cntr_qnb:wr_ptr|                                                                                                    ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr                                                                                                                                                                                                                  ; cntr_qnb                                                      ; work              ;
;          |alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|                                                                ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                             ; work              ;
;       |WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|                                                                             ; 365 (0)             ; 223 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_mm_interconnect_0                           ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; WiPhase_top_level_mm_interconnect_0_cmd_demux                 ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_mm_interconnect_0_cmd_demux_001             ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_005|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_mm_interconnect_0_cmd_demux_001             ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_007|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_007                                                                                                                                                                                                                                                                                             ; WiPhase_top_level_mm_interconnect_0_cmd_demux_001             ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                    ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                                 ; WiPhase_top_level_mm_interconnect_0_cmd_mux_005               ; WiPhase_top_level ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                      ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|                                                                    ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007                                                                                                                                                                                                                                                                                                 ; WiPhase_top_level_mm_interconnect_0_cmd_mux_005               ; WiPhase_top_level ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                      ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_router:router|                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; WiPhase_top_level_mm_interconnect_0_router                    ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_router_001:router_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; WiPhase_top_level_mm_interconnect_0_router_001                ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_mm_interconnect_0_rsp_mux                   ; WiPhase_top_level ;
;          |WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; WiPhase_top_level_mm_interconnect_0_rsp_mux_001               ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|                                                                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|                                                               ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|                                                                   ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                         ; WiPhase_top_level ;
;          |altera_merlin_master_agent:cpu_v2_data_master_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                    ; WiPhase_top_level ;
;          |altera_merlin_master_agent:cpu_v2_instruction_master_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                                    ; WiPhase_top_level ;
;          |altera_merlin_master_translator:cpu_v2_data_master_translator|                                                                  ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                               ; WiPhase_top_level ;
;          |altera_merlin_master_translator:cpu_v2_instruction_master_translator|                                                           ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                               ; WiPhase_top_level ;
;          |altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                     ; WiPhase_top_level ;
;          |altera_merlin_slave_agent:eth_control_port_agent|                                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                     ; WiPhase_top_level ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                                     ; WiPhase_top_level ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                     ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|                                                               ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:eth_control_port_translator|                                                                     ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                          ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:ram_onchip_s1_translator|                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:sample_pll_pll_slave_translator|                                                                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:spi_spi_control_port_translator|                                                                 ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                  ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:test_pattern_st_gen_command_translator|                                                          ; 2 (2)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|                                                              ; 1 (1)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                             ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                                ; WiPhase_top_level ;
;       |WiPhase_top_level_ram_onchip:ram_onchip|                                                                                           ; 1 (1)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip                                                                                                                                                                                                                                                                                                                                                                           ; WiPhase_top_level_ram_onchip                                  ; WiPhase_top_level ;
;          |altsyncram:the_altsyncram|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                                    ; work              ;
;             |altsyncram_4lh1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_4lh1                                               ; work              ;
;       |WiPhase_top_level_sample_pll:sample_pll|                                                                                           ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll                                                                                                                                                                                                                                                                                                                                                                           ; WiPhase_top_level_sample_pll                                  ; WiPhase_top_level ;
;          |WiPhase_top_level_sample_pll_altpll_mtd2:sd1|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1                                                                                                                                                                                                                                                                                                                              ; WiPhase_top_level_sample_pll_altpll_mtd2                      ; WiPhase_top_level ;
;       |WiPhase_top_level_spi:spi|                                                                                                         ; 128 (128)           ; 125 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi                                                                                                                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_spi                                         ; WiPhase_top_level ;
;       |WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|                                                                         ; 204 (153)           ; 216 (179)                 ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen                                                                                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_test_pattern_st_gen                         ; WiPhase_top_level ;
;          |WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|                                                                ; 25 (25)             ; 11 (11)                   ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_test_pattern_st_gen_command_fifo            ; WiPhase_top_level ;
;             |altsyncram:mem_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                    ; altsyncram                                                    ; work              ;
;                |altsyncram_fsg1:auto_generated|                                                                                           ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated                                                                                                                                                                                                                                     ; altsyncram_fsg1                                               ; work              ;
;          |WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|                                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram                                                                                                                                                                                                                                                                                   ; WiPhase_top_level_test_pattern_st_gen_packetcount_ram         ; WiPhase_top_level ;
;          |WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|                                                                ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram                                                                                                                                                                                                                                                                                         ; WiPhase_top_level_test_pattern_st_gen_position_ram            ; WiPhase_top_level ;
;       |WiPhase_top_level_timer:timer|                                                                                                     ; 129 (129)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_timer:timer                                                                                                                                                                                                                                                                                                                                                                                     ; WiPhase_top_level_timer                                       ; WiPhase_top_level ;
;       |altera_reset_controller:rst_controller|                                                                                            ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                                       ; WiPhase_top_level ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                     ; WiPhase_top_level ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                                     ; WiPhase_top_level ;
;    |clock_divider:clk_div|                                                                                                                ; 32 (32)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|clock_divider:clk_div                                                                                                                                                                                                                                                                                                                                                                                                                  ; clock_divider                                                 ; work              ;
;    |pzdyqx:nabboc|                                                                                                                        ; 121 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx                                                        ; work              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                      ; 121 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx_impl                                                   ; work              ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                  ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                               ; GHVD5181                                                      ; work              ;
;             |LQYT7093:MBPH5020|                                                                                                           ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                             ; LQYT7093                                                      ; work              ;
;          |KIFI3548:TPOO7242|                                                                                                              ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                           ; KIFI3548                                                      ; work              ;
;          |LQYT7093:LRYQ7721|                                                                                                              ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                           ; LQYT7093                                                      ; work              ;
;          |PUDL0439:ESUL0435|                                                                                                              ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                           ; PUDL0439                                                      ; work              ;
;    |sld_hub:auto_hub|                                                                                                                     ; 165 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                                       ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|   ; 164 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                                   ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                             ; 164 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                                   ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                         ; 164 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                                       ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                              ; 163 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                             ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                          ; 163 (117)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                                  ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                            ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                                    ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                          ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                                ; altera_sld        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 23           ; 512          ; 23           ; 11776  ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 40           ; 2048         ; 40           ; 81920  ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|altsyncram_5c81:altsyncram2|ALTSYNCRAM                                                                                    ; AUTO ; Simple Dual Port ; 14           ; 8            ; 14           ; 8            ; 112    ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_0ph1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 2            ; 512          ; 2            ; 1024   ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_c2i1:auto_generated|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 36           ; 2048         ; 36           ; 73728  ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                             ;
; WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 5120         ; 32           ; --           ; --           ; 163840 ; WiPhase_top_level_ram_onchip.hex ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 16           ; 44           ; 16           ; 44           ; 704    ; None                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File        ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                    ;                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                ;                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit      ;                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric    ;                        ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed      ; |WiPhase_phys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter      ;                        ;
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1                                                                                                                                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; data_format_adapter             ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; data_format_adapter             ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; timing_adapter                  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; timing_adapter                  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_nios2_gen2               ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2                                                                                                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu                                                                                                                                                                                  ; WiPhase_top_level.qsys ;
; Altera ; altera_eth_tse                  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth                                                                                                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                            ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                       ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                        ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                         ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                   ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                      ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                        ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                 ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                  ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS   ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                             ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                 ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                        ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                            ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                           ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                         ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                 ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                        ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                            ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                           ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                         ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                  ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                 ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                     ;                        ;
; Altera ; Triple-Speed Ethernet           ; N/A     ; N/A          ; OpenCore Plus ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                          ;                        ;
; Altera ; altera_irq_mapper               ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_irq_mapper:irq_mapper                                                                                                                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart                                                                                                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                               ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                           ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator                                                                                                                               ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent                                                                                                                                      ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator                                                                                                                            ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent                                                                                                                                  ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator                                                                                                                        ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent                                                                                                                                            ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo                                                                                                                                       ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator                                                                                                                                  ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                            ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                       ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent                                                                                                                                               ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo                                                                                                                                          ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router                                                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_003                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_004                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_005                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_006                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_008                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_009                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_010                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_011                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_007                                                                                                                             ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent                                                                                                                                        ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator                                                                                                                              ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent                                                                                                                                        ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo                                                                                                                                   ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator                                                                                                                              ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                    ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                               ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent                                                                                                                                 ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo                                                                                                                            ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator                                                                                                                       ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo                                                                                                                                ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator                                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                    ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                               ; WiPhase_top_level.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                          ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip                                                                                                                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|altera_reset_controller:rst_controller                                                                                                                                                                                                            ; WiPhase_top_level.qsys ;
; Altera ; altpll                          ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll                                                                                                                                                                                                           ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_spi               ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi                                                                                                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_sysid:sysid                                                                                                                                                                                                                     ; WiPhase_top_level.qsys ;
; Altera ; data_source                     ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen                                                                                                                                                                                         ; WiPhase_top_level.qsys ;
; Altera ; altera_avalon_timer             ; 17.1    ; N/A          ; N/A           ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_timer:timer                                                                                                                                                                                                                     ; WiPhase_top_level.qsys ;
+--------+---------------------------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state                                                                                                                                                                                                                                                                                     ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; Name                           ; state.STM_TYP_HOST_RD_END ; state.STM_TYP_HOST_RD_REG_WAIT ; state.STM_TYP_HOST_RD_REG ; state.STM_TYP_HOST_RD_WAIT2 ; state.STM_TYP_HOST_RD_WAIT1 ; state.STM_TYP_HOST_RD_WAIT ; state.STM_TYP_HOST_RD_WR_ADDR ; state.STM_TYP_HOST_WR_END ; state.STM_TYP_HOST_WR_WAIT ; state.STM_TYP_HOST_WR_WAIT2 ; state.STM_TYP_HOST_WR_WAIT1 ; state.STM_TYP_HOST_WR_WR_DATA ; state.STM_TYP_HOST_WR_WR_ADDR ; state.STM_TYP_IDLE ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+
; state.STM_TYP_IDLE             ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 0                  ;
; state.STM_TYP_HOST_WR_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 1                             ; 1                  ;
; state.STM_TYP_HOST_WR_WR_DATA  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 1                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 1                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT2    ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 1                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 1                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_WR_END      ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 1                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WR_ADDR  ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 1                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT     ; 0                         ; 0                              ; 0                         ; 0                           ; 0                           ; 1                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT1    ; 0                         ; 0                              ; 0                         ; 0                           ; 1                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_WAIT2    ; 0                         ; 0                              ; 0                         ; 1                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG      ; 0                         ; 0                              ; 1                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_REG_WAIT ; 0                         ; 1                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
; state.STM_TYP_HOST_RD_END      ; 1                         ; 0                              ; 0                         ; 0                           ; 0                           ; 0                          ; 0                             ; 0                         ; 0                          ; 0                           ; 0                           ; 0                             ; 0                             ; 1                  ;
+--------------------------------+---------------------------+--------------------------------+---------------------------+-----------------------------+-----------------------------+----------------------------+-------------------------------+---------------------------+----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state                                                            ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; Name                      ; state.STM_TYPE_STAT_READ ; state.STM_TYPE_WAIT_BUSY ; state.STM_TYPE_WAIT_CYCLE ; state.STM_TYPE_END_READ ; state.STM_TYPE_NEXT_CYCLE ; state.STM_TYPE_MDIO_WRITE ; state.STM_TYPE_MDIO_READ ; state.STM_TYPE_IDLE ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+
; state.STM_TYPE_IDLE       ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 0                   ;
; state.STM_TYPE_MDIO_READ  ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 1                        ; 1                   ;
; state.STM_TYPE_MDIO_WRITE ; 0                        ; 0                        ; 0                         ; 0                       ; 0                         ; 1                         ; 0                        ; 1                   ;
; state.STM_TYPE_NEXT_CYCLE ; 0                        ; 0                        ; 0                         ; 0                       ; 1                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_END_READ   ; 0                        ; 0                        ; 0                         ; 1                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_CYCLE ; 0                        ; 0                        ; 1                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_WAIT_BUSY  ; 0                        ; 1                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
; state.STM_TYPE_STAT_READ  ; 1                        ; 0                        ; 0                         ; 0                       ; 0                         ; 0                         ; 0                        ; 1                   ;
+---------------------------+--------------------------+--------------------------+---------------------------+-------------------------+---------------------------+---------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state                                                                                                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                               ; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; state.LOC_STATE_RST_DONE ; state.LOC_STATE_SHIFT_WAIT ; state.LOC_STATE_FF_FLUSH_WAIT ; state.LOC_STATE_FF_DATA_FLUSH ; state.LOC_STATE_END_FRM ; state.LOC_STATE_SHIFT ; state.LOC_STATE_WAIT ; state.LOC_STATE_DATA ; state.LOC_STATE_IDLE ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+
; state.LOC_STATE_IDLE               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 0                    ;
; state.LOC_STATE_DATA               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 1                    ; 1                    ;
; state.LOC_STATE_WAIT               ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 1                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT              ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 1                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_END_FRM            ; 0                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 1                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH      ; 0                                  ; 0                        ; 0                          ; 0                             ; 1                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_FLUSH_WAIT      ; 0                                  ; 0                        ; 0                          ; 1                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_SHIFT_WAIT         ; 0                                  ; 0                        ; 1                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_RST_DONE           ; 0                                  ; 1                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
; state.LOC_STATE_FF_DATA_FLUSH_WAIT ; 1                                  ; 0                        ; 0                          ; 0                             ; 0                             ; 0                       ; 0                     ; 0                    ; 0                    ; 1                    ;
+------------------------------------+------------------------------------+--------------------------+----------------------------+-------------------------------+-------------------------------+-------------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state ;
+-----------------------+-----------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                  ; state.stm_typ_end_frm ; state.stm_typ_frm ; state.stm_typ_sfd ; state.stm_typ_idle                                                                                                                                              ;
+-----------------------+-----------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.stm_typ_idle    ; 0                     ; 0                 ; 0                 ; 0                                                                                                                                                               ;
; state.stm_typ_sfd     ; 0                     ; 0                 ; 1                 ; 1                                                                                                                                                               ;
; state.stm_typ_frm     ; 0                     ; 1                 ; 0                 ; 1                                                                                                                                                               ;
; state.stm_typ_end_frm ; 1                     ; 0                 ; 0                 ; 1                                                                                                                                                               ;
+-----------------------+-----------------------+-------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                        ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_b_rptr[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                               ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                 ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[10]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[9]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[8]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[7]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[6]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[5]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[4]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[3]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[2]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[1]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[0]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_h[0]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                            ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[3]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[2]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[1]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[0]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                             ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                              ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[10]                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[9]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[8]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[7]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[6]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[5]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[4]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[3]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[2]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[3]                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[2]                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[1]                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[0]                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[3]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[2]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[1]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[0]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_latch_l[0]                                                                                                                                                                                                                     ; no                                                               ; yes                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_l[0]                                                                                                                                                                                                                      ; no                                                               ; yes                                        ;
; Total number of protected registers is 682                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|out_valid                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_empty                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,8,11,15,16,23,26,29,31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[3,4,18..23,25..30]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|command_readdata[26..29]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txerr_int                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[0..19]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|pause_quant_reg[0..31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|holdoff_quant[0..15]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments[0..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers[0..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived[0..31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors[0..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors[0..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok[0..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsTransmittedOK[0..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_aOctetsReceivedOK[0..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|msb_etherstatsoctets[0..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[0,3,5..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ipending_reg[0,3,5..31]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_im:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_im:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_wait                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|quant_avb_reg2                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_wait                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|col_int                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_add                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[3,4,18..23,25..30]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[26..29]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[3,5..31]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|rd0_mem_readdata[0]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|wr_writedata1[0..15]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|rd0_mem_readdata[1]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|rd0_bypass                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|rd0_mem_readdata[2..15]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|err_tmp                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_sop32                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|frm_type32[0..3]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[0..31]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg[0..15]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|broad_add_reg                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_bcast                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0..16]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_ucast                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0..14]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_mcast                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_vlan                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rxd_25[0..7]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[0..7]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[4,6]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|payload_length[0..15]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0..15]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_data_s[5]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                     ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                     ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                         ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                         ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2,7,13,17,19,22,24,27]                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[2,5,6,24]                                                                                                                                                                                                                                                                                  ; Merged with WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[31]                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[7]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[7]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[6]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[6]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[5]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[5]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[4]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[4]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[3]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[3]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[2]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[2]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[1]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[1]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|data_i[0]                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_5[0]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[0]                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[5]                                                                                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[6]                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[1]                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_reg_0                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_en_i_reg                                                                                                                                                                                                                       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[3]                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[3]                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[2]                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[2]                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[1]                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[1]                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_reg_0[0]                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_d_i_reg[0]                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena_i                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxdv_o                                                                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|packet_in_progress                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[2,5,6,24]                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                                       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[2]                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[7]                                                                                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[8]                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[3]                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[4]                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[9]                                                                                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[10]                                                                                                                                                                         ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[5]                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_waitrequest                                                                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|wr_waitrequest                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                               ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|reset_count[0]                                                                                                                                                                                                                          ; Merged with WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|reset_count[0]                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                         ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                         ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                     ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                    ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3..6,9,12,20,21,25,28]                                                                                                                                                                                                        ; Merged with WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxerr_reg_0                                                                                                                                                                                                                     ; Merged with WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_rx_err_i_reg                                                                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|in_data_toggle                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|in_data_toggle                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_spi:spi|MISO_reg                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0..17]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|reset_count[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1|pll_lock_sync                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~18                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~19                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~20                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state~21                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~4                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~5                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|state~6                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~4                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~5                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~6                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state~7                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~9                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0,1]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_idle                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize.011 ; Merged with WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize.001 ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|current_position[8..15]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[8]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[8]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[9]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[9]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[10]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[10]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[11]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[11]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[12]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[12]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[13]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[13]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[14]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[14]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[15]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|wr_writedata1[15]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~8                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~9                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~10                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~11                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~12                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~13                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~14                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~15                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 1201                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[0]                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_type[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm,                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s,                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_frm_s2,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[10],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_length[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_status,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[14],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[16],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end_64_vlan_reg[17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|vlan_p_lgth_inf_42_reg[1]                                                                                                                                                       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txerr_int                                                                                                                                                                                                                     ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err,                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[14],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[13],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[12],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[8],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[6],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[5],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err_s[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|err_tmp                                                                                                                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[16]                                                                                                                                                           ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[15],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[14],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[13],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[12],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[11],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[10],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[9],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[8],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[7],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[6],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[4],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|unicast_add_reg[0]                                                                                                                                                              ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[14]                                                                                                                                                         ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[9],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|multicast_add_reg[0]                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[0]                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_frm_l,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|p_sup_64                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state~8                                                                                                                                                          ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1],                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1,                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_sfd,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_frm,                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|state.stm_typ_end_frm                                                                                                                                              ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                    ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                   ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                       ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[0]                                                                                                                                                            ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_type[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|stack_vlan_status,                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_res_vlan_wait                                                                                                                                                               ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1|pll_lock_sync                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe4a[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port clear   ; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe5a[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                             ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                    ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[0],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                           ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|command_readdata[29]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[29]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|command_readdata[28]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[28]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|command_readdata[27]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[27]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|command_readdata[26]                                                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[26]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[19]                                                                                                                                                                                                                                           ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|read_error                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                    ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                              ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                    ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                       ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                               ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                 ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[30]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[30]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[29]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[29]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[28]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[28]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[27]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[27]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[26]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[26]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[25]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[25]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[23]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[23]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[22]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[22]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[21]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[21]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[20]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[20]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[19]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[19]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[18]                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[18]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                               ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                          ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                       ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                   ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                                  ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                      ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                    ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                                                                             ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[4]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[4]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|DRsize.101 ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[3]                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[3]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[8]                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~8                                                                                                                                                                                                                                   ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[9]                                                                                                                                                                                                                   ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~9                                                                                                                                                                                                                                   ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[10]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~10                                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[11]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~11                                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[12]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~12                                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[13]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~13                                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[14]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~14                                                                                                                                                                                                                                  ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|rd0_mem_readdata[15]                                                                                                                                                                                                                  ; Lost Fanouts              ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem~15                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3811  ;
; Number of registers using Synchronous Clear  ; 205   ;
; Number of registers using Synchronous Load   ; 339   ;
; Number of registers using Asynchronous Clear ; 3289  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2037  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[0]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[1]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[2]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[3]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[6]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[8]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[9]                                                                                                                                                                                                                 ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[14]                                                                                                                                                                                                                ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[15]                                                                                                                                                                                                                ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|b_int[0]                                       ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                                  ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                      ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                                   ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|b_int[0]                                        ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[0]                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[1]                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[2]                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[3]                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_int[0]                                   ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|b_int[0]                                  ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|b_int[0]                                      ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[0]                                                                                                                                                                                                                 ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[3]                                                                                                                                                                                                                         ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[0]                                                                                                                                                                                                                         ; 6       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                         ; 487     ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                         ; 551     ;
; WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[0]                                                                                                                                                                                                         ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                        ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                        ; 29      ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                    ; 11      ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                                                        ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                     ; 1       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                     ; 4       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                        ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram|wr_waitrequest                                                                                                                    ; 10      ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                              ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|hbreak_enabled                                                                                                                                                                                   ; 9       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|i_read                                                                                                                                                                                           ; 6       ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                       ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                                                               ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                     ; 10      ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                        ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[13]                                                                                                                                                                                         ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_out_get_data                                                                                                                                                                                       ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|host_busy_int                                                                                                                                       ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                        ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                                                  ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                                                    ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait                                                                        ; 6       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag                                                              ; 5       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                         ; 194     ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|empty                                                                                                                                   ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                                                                ; 9       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_wait                                                                        ; 5       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait                                                                        ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_empty                                                                                               ; 2       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                         ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|pfdena_reg                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[10]                                                                                                                          ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[2]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[2]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[0]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[1]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[3]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[6]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[8]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[9]                                                                                                                                                                                                                ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[14]                                                                                                                                                                                                               ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[15]                                                                                                                                                                                                               ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                                                            ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                                                      ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[4]                                                                      ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[3]                                                                      ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[2]                                                                      ; 3       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[1]                                                                      ; 5       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|aempty_flag                                                         ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|byte_empty[0]                                                                                          ; 4       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|mdio_addr1[0]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1]                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[1]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[3]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[7]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|tx_command_status[18]                                                                                                                   ; 2       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[8]                                                                                                                           ; 2       ;
; WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                          ; 1       ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|frm_length[6]                                                                                                                           ; 2       ;
; Total number of inverted registers = 136*                                                                                                                                                                                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                                                                                          ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|LessThan0~0                                                                                                                                                                      ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|Add2~1                                               ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc_no_crst_nxt[0]~0                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonARegAddrInc[0]~1                                                           ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonAReg~0                                                                     ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonDReg[8]~6                                                                  ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|cfgrom_readdata[8]~0                                                          ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|cntr_jof:cntr1|counter_comb_bita0~COUT ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0|shift_taps_nlm:auto_generated|cntr_jof:cntr1|counter_reg_bit[0]~0    ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add0~1                                                                                                                                 ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add1~1                                                                                                                                 ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]~9                                                                                                                           ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_wait_OTERM85                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gap_wait_OTERM89                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]~0                                                                                                                           ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_sav_int_reg_OTERM87                                                                                                                 ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]                                                                                                                                               ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]_OTERM45                                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[8]_OTERM47                                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]                                                                                                                                               ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]_OTERM37                                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[9]_OTERM39                                                                                                                                       ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]_OTERM29                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[10]_OTERM31                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]_OTERM21                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[11]_OTERM23                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]_OTERM49                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[12]_OTERM51                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]_OTERM41                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[13]_OTERM43                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]_OTERM33                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[14]_OTERM35                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]_OTERM25                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[15]_OTERM27                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]_OTERM77                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[16]_OTERM79                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]_OTERM69                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[17]_OTERM71                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]_OTERM61                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[18]_OTERM63                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]_OTERM53                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]_OTERM55                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]_OTERM81                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[20]_OTERM83                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]_OTERM73                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[21]_OTERM75                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]_OTERM65                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[22]_OTERM67                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]                                                                                                                                              ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]_OTERM57                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[23]_OTERM59                                                                                                                                      ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM17_OTERM91                                                                                                                                    ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM17_OTERM93                                                                                                                                    ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[1]_OTERM19                                                                                                                                            ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM1                                                                                                                                             ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM3                                                                                                                                             ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[2]_OTERM7                                                                                                                                             ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]                                                                                                                                                    ; Deleted          ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM9                                                                                                                                             ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM11                                                                                                                                            ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM13                                                                                                                                            ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM15_OTERM95                                                                                                                                    ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM15_OTERM97                                                                                                                                    ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft[3]_OTERM15_OTERM99                                                                                                                                    ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_sft~0_Duplicate_8                                                                                                                                         ; Retimed Register ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|Add0~1                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|Add0~0                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|Add0~1                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|Add2~1                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem_wr_writedata[0]~1                                                                                                                                                                          ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|current_remaining~0                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_new_position[0]~1                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                     ; Megafunction                                                                                                                                                                                                                                               ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|out_data[16..41,58,59,61..76]                                                                                      ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|mem_rtl_0                                                                                                   ; RAM        ;
; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg[0..15][0..7] ; WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[11]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[6]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|mii_txd_int[3]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[0]                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[13]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[20]                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|current_position[11]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[8]                                                                                                                                                                                                                                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[31]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|eop[3]                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[15]                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[3]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|crc_fwd_tmp                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonDReg[30]                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonDReg[12]                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break|break_readreg[21]                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[5]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[3]                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|current_remaining[3]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[13]                                                                                                                                                                                                                               ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[3]                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|sr[26] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|MonAReg[3]                                                                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[8]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                              ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_rxd_o[1]                                                                                                                                                                                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_3[4]                                                                                                                                                                     ;
; 257:1              ; 3 bits    ; 513 LEs       ; 6 LEs                ; 507 LEs                ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[28]                                                                                                                                                                                                                    ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 20 LEs               ; 1690 LEs               ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[21]                                                                                                                                                                                                                    ;
; 257:1              ; 2 bits    ; 342 LEs       ; 8 LEs                ; 334 LEs                ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[17]                                                                                                                                                                                                                    ;
; 257:1              ; 5 bits    ; 855 LEs       ; 35 LEs               ; 820 LEs                ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[13]                                                                                                                                                                                                                    ;
; 257:1              ; 5 bits    ; 855 LEs       ; 65 LEs               ; 790 LEs                ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[5]                                                                                                                                                                                                                     ;
; 257:1              ; 4 bits    ; 684 LEs       ; 52 LEs               ; 632 LEs                ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|reg_data_out[1]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[3]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[4]                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[5]                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_rf_wr_data[20]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|nextstate                                                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |WiPhase_phys|WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |WiPhase_phys|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll ;
+----------------+-------+------+-----------------------------------------------------+
; Assignment     ; Value ; From ; To                                                  ;
+----------------+-------+------+-----------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                          ;
+----------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                       ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                    ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_3c71      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                     ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 8             ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_cr21   ; Untyped                                                                                                                                                  ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                                                                     ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 8             ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON            ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_cr21   ; Untyped                                                                                                                                                  ;
+-------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; WiPhase_top_level_ram_onchip.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 13                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 5120                             ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; WiPhase_top_level_ram_onchip.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 5120                             ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4lh1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; ID             ; 100   ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH     ; 77    ; Signed Integer                                                                                                                                                     ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 81    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 85    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 83    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 91    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 90    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 92    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 94    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 10    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_003|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_004|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_005|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_006|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_008|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_009|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_010|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_011|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                                ;
; inUsePackets    ; 1     ; Signed Integer                                                                                ;
; inDataWidth     ; 8     ; Signed Integer                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                ;
; outDataWidth    ; 32    ; Signed Integer                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                ;
; outUseEmptyPort ; 1     ; Signed Integer                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 8     ; Signed Integer                                                                                        ;
; inUsePackets    ; 1     ; Signed Integer                                                                                        ;
; inDataWidth     ; 32    ; Signed Integer                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                        ;
; inErrorWidth    ; 6     ; Signed Integer                                                                                        ;
; inUseEmptyPort  ; 1     ; Signed Integer                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                        ;
; inReadyLatency  ; 2     ; Signed Integer                                                                                        ;
; outDataWidth    ; 8     ; Signed Integer                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                        ;
; outErrorWidth   ; 0     ; Signed Integer                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                        ;
; outUseValid     ; 0     ; Signed Integer                                                                                        ;
; outUseReady     ; 0     ; Signed Integer                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; DATA_WIDTH     ; 42    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; ADDR_WIDTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk_div ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; divisor        ; 20000000 ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 44                   ; Untyped                                                                                                                                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 44                   ; Untyped                                                                                                                                                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_fsg1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 5120                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 44                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 44                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                     ;
; Entity Instance            ; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
; Entity Instance            ; WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk_div" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_spi_control_port_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_onchip_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sample_pll_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_v2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_csr_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:eth_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:test_pattern_st_gen_command_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; out_data[57..42] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; out_data[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; out_data[60]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_spi:spi"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll"                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; scandone           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scandataout        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasedone          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac" ;
+-----------------+--------+----------+-------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------+
; magic_sleep_n   ; Input  ; Info     ; Stuck at VCC                                                      ;
; rx_clkena       ; Input  ; Info     ; Stuck at VCC                                                      ;
; tx_clkena       ; Input  ; Info     ; Stuck at VCC                                                      ;
; xon_gen         ; Input  ; Info     ; Stuck at GND                                                      ;
; xoff_gen        ; Input  ; Info     ; Stuck at GND                                                      ;
; magic_wakeup    ; Output ; Info     ; Explicitly unconnected                                            ;
; mac_eccstatus   ; Output ; Info     ; Explicitly unconnected                                            ;
; gm_rx_d         ; Input  ; Info     ; Stuck at GND                                                      ;
; gm_rx_dv        ; Input  ; Info     ; Stuck at GND                                                      ;
; gm_rx_err       ; Input  ; Info     ; Stuck at GND                                                      ;
; gm_tx_d         ; Output ; Info     ; Explicitly unconnected                                            ;
; gm_tx_en        ; Output ; Info     ; Explicitly unconnected                                            ;
; gm_tx_err       ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out1_aclr ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out1_din  ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_in1_dout  ; Input  ; Info     ; Stuck at GND                                                      ;
; rgmii_in1_ck    ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out4_din  ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out4_ck   ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_in1_pad   ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out4_aclr ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out1_pad  ; Input  ; Info     ; Stuck at GND                                                      ;
; rgmii_out1_ck   ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_in4_dout  ; Input  ; Info     ; Stuck at GND                                                      ;
; rgmii_in4_pad   ; Output ; Info     ; Explicitly unconnected                                            ;
; rgmii_out4_pad  ; Input  ; Info     ; Stuck at GND                                                      ;
; rgmii_in4_ck    ; Output ; Info     ; Explicitly unconnected                                            ;
; m_rx_d          ; Input  ; Info     ; Stuck at GND                                                      ;
; m_rx_en         ; Input  ; Info     ; Stuck at GND                                                      ;
; m_rx_err        ; Input  ; Info     ; Stuck at GND                                                      ;
; m_tx_d          ; Output ; Info     ; Explicitly unconnected                                            ;
; m_tx_en         ; Output ; Info     ; Explicitly unconnected                                            ;
; m_tx_err        ; Output ; Info     ; Explicitly unconnected                                            ;
; m_rx_crs        ; Input  ; Info     ; Stuck at GND                                                      ;
; m_rx_col        ; Input  ; Info     ; Stuck at GND                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace|WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode:WiPhase_top_level_cpu_v2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; oci_ienable[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_test_bench:the_WiPhase_top_level_cpu_v2_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2"                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dummy_ci_port       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WiPhase_top_level:u1"                                                                                            ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; mac_misc_connection_ff_tx_septy   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_tx_ff_uflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_ff_tx_a_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_ff_tx_a_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_rx_err_stat   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_rx_frm_type   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_ff_rx_dsav    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_ff_rx_a_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_misc_connection_ff_rx_a_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_status_eth_mode               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mac_status_ena_10                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mclk_reset_reset_n                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rgmii_connection_tx_control       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_pll_locked_conduit_export  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 92                          ;
; cycloneiii_ddio_out   ; 4                           ;
; cycloneiii_ff         ; 3648                        ;
;     CLR               ; 1360                        ;
;     CLR SCLR          ; 17                          ;
;     CLR SCLR SLD      ; 62                          ;
;     CLR SLD           ; 76                          ;
;     ENA               ; 219                         ;
;     ENA CLR           ; 1485                        ;
;     ENA CLR SCLR      ; 70                          ;
;     ENA CLR SLD       ; 167                         ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 25                          ;
;     SLD               ; 11                          ;
;     plain             ; 148                         ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3719                        ;
;     arith             ; 463                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 269                         ;
;         3 data inputs ; 184                         ;
;     normal            ; 3256                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 535                         ;
;         3 data inputs ; 759                         ;
;         4 data inputs ; 1860                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 233                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 2.57                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 9                                     ;
;     ENA CLR SLD       ; 4                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 19                                    ;
;         4 data inputs ; 56                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Aug 20 15:33:51 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file wiphase_top_level/synthesis/wiphase_top_level.vhd
    Info (12022): Found design unit 1: WiPhase_top_level-rtl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 48
    Info (12023): Found entity 1: WiPhase_top_level File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001.v
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_timing_adapter_1.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_timing_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_error_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_state_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_data_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter.v
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_error_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_data_format_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_data_format_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_data_format_adapter_0_state_ram.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_state_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_state_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_data_format_adapter_0_data_ram.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_data_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_data_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_avalon_st_adapter_data_format_adapter_0_sop_ram.sv
    Info (12023): Found entity 1: WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_sop_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0_sop_ram.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_irq_mapper.sv
    Info (12023): Found entity 1: WiPhase_top_level_irq_mapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0.v
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_avalon_st_adapter File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_rsp_mux_001 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_rsp_mux File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_rsp_demux File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_cmd_mux_005 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_cmd_mux File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_cmd_demux_001 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_cmd_demux File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_router_007_default_decode File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: WiPhase_top_level_mm_interconnect_0_router_007 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_router_002_default_decode File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: WiPhase_top_level_mm_interconnect_0_router_002 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_router_001_default_decode File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: WiPhase_top_level_mm_interconnect_0_router_001 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: WiPhase_top_level_mm_interconnect_0_router_default_decode File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: WiPhase_top_level_mm_interconnect_0_router File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_timer.v
    Info (12023): Found entity 1: WiPhase_top_level_timer File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_test_pattern_st_gen.v
    Info (12023): Found entity 1: WiPhase_top_level_test_pattern_st_gen File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_test_pattern_st_gen_command_fifo.v
    Info (12023): Found entity 1: WiPhase_top_level_test_pattern_st_gen_command_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_command_fifo.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_test_pattern_st_gen_position_ram.v
    Info (12023): Found entity 1: WiPhase_top_level_test_pattern_st_gen_position_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_position_ram.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_test_pattern_st_gen_packetcount_ram.v
    Info (12023): Found entity 1: WiPhase_top_level_test_pattern_st_gen_packetcount_ram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_packetcount_ram.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_sysid.v
    Info (12023): Found entity 1: WiPhase_top_level_sysid File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_spi.v
    Info (12023): Found entity 1: WiPhase_top_level_spi File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_spi.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_sample_pll.v
    Info (12023): Found entity 1: WiPhase_top_level_sample_pll_dffpipe_l2c File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 37
    Info (12023): Found entity 2: WiPhase_top_level_sample_pll_stdsync_sv6 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 98
    Info (12023): Found entity 3: WiPhase_top_level_sample_pll_altpll_mtd2 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 130
    Info (12023): Found entity 4: WiPhase_top_level_sample_pll File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 234
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_ram_onchip.v
    Info (12023): Found entity 1: WiPhase_top_level_ram_onchip File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_jtag_uart.v
    Info (12023): Found entity 1: WiPhase_top_level_jtag_uart_sim_scfifo_w File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 21
    Info (12023): Found entity 2: WiPhase_top_level_jtag_uart_scfifo_w File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 78
    Info (12023): Found entity 3: WiPhase_top_level_jtag_uart_sim_scfifo_r File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 164
    Info (12023): Found entity 4: WiPhase_top_level_jtag_uart_scfifo_r File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 243
    Info (12023): Found entity 5: WiPhase_top_level_jtag_uart File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_eth.v
    Info (12023): Found entity 1: WiPhase_top_level_eth File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_eth.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clk_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328checker.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328generator.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc32ctl8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc32galois8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_gmii_io.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_lb_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_lb_wrt_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_hashing.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_host_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_host_control_small.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map_small.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_shared_mac_control.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_shared_register_map.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_counter_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_lfsr_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_loopback_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altshifttaps.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_fifoless_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_rx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_fifoless_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_tx.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_magic_detection.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_clk_gen.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mdio_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mii_rx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mii_tx_if.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_pipeline_base.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_pipeline_stage.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_dpram_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_dpram_8x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_dpram_ecc_16x32.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_retransmit_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_nf_rgmii_module.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_timing_adapter32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_timing_adapter8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_timing_adapter_fifo32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_timing_adapter_fifo8.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_fifoless_1geth.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_wo_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_gen_host.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff_length.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_ff_read_cntl.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_stat_extract.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_eth_tse_std_synchronizer_bundle File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v
    Info (12023): Found entity 1: altera_eth_tse_ptp_std_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_false_path_marker.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_24.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_gray_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_sdpm_altsyncram.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_bin_cnt.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ph_calculator.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_sdpm_gen.v Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x10.v Line: 164
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x10.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x14.v Line: 174
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x14.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x2.v Line: 146
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x2.v Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x23.v Line: 192
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x23.v Line: 92
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x36.v Line: 220
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x36.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x40.v Line: 228
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x40.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_dec_x30.v Line: 208
Info (12021): Found 2 design units, including 2 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 59
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x30.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_ecc_status_crosser.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2_cpu.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2_cpu_register_bank_a_module File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 21
    Info (12023): Found entity 2: WiPhase_top_level_cpu_v2_cpu_register_bank_b_module File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 87
    Info (12023): Found entity 3: WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 153
    Info (12023): Found entity 4: WiPhase_top_level_cpu_v2_cpu_nios2_oci_break File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 295
    Info (12023): Found entity 5: WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 588
    Info (12023): Found entity 6: WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 795
    Info (12023): Found entity 7: WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 982
    Info (12023): Found entity 8: WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1115
    Info (12023): Found entity 9: WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1183
    Info (12023): Found entity 10: WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1265
    Info (12023): Found entity 11: WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1337
    Info (12023): Found entity 12: WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1380
    Info (12023): Found entity 13: WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1427
    Info (12023): Found entity 14: WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1913
    Info (12023): Found entity 15: WiPhase_top_level_cpu_v2_cpu_nios2_oci_im File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1936
    Info (12023): Found entity 16: WiPhase_top_level_cpu_v2_cpu_nios2_performance_monitors File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2006
    Info (12023): Found entity 17: WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2023
    Info (12023): Found entity 18: WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2116
    Info (12023): Found entity 19: WiPhase_top_level_cpu_v2_cpu_nios2_ocimem File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2181
    Info (12023): Found entity 20: WiPhase_top_level_cpu_v2_cpu_nios2_oci File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2362
    Info (12023): Found entity 21: WiPhase_top_level_cpu_v2_cpu File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2_cpu_debug_slave_tck File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/wiphase_top_level_cpu_v2_cpu_test_bench.v
    Info (12023): Found entity 1: WiPhase_top_level_cpu_v2_cpu_test_bench File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file wiphase_top_level/synthesis/submodules/debug_st_sink.vhd
    Info (12022): Found design unit 1: Debug_ST_Sink-rtl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/Debug_ST_Sink.vhd Line: 24
    Info (12023): Found entity 1: Debug_ST_Sink File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/Debug_ST_Sink.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file c10lp_baseline_pinout.v
    Info (12023): Found entity 1: c10lp_baseline_pinout File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/c10lp_baseline_pinout.v Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file adc_lvds.vhd
    Info (12022): Found design unit 1: adc_lvds-SYN File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/adc_lvds.vhd Line: 52
    Info (12023): Found entity 1: adc_lvds File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/adc_lvds.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file hmcad1511_controller.vhd
    Info (12022): Found design unit 1: hmcad1511_controller-arch File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/hmcad1511_controller.vhd Line: 38
    Info (12023): Found entity 1: hmcad1511_controller File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/hmcad1511_controller.vhd Line: 6
Warning (12019): Can't analyze file -- file adc_spi.vhd is missing
Info (12021): Found 4 design units, including 2 entities, in source file lvds_glue.vhd
    Info (12022): Found design unit 1: lvds_glue_iobuf_in_t1j-RTL File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd Line: 55
    Info (12022): Found design unit 2: lvds_glue-RTL File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd Line: 110
    Info (12023): Found entity 1: lvds_glue_iobuf_in_t1j File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd Line: 46
    Info (12023): Found entity 2: lvds_glue File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/lvds_glue.vhd Line: 100
Info (12021): Found 2 design units, including 1 entities, in source file pll_controller.vhd
    Info (12022): Found design unit 1: pll_controller-SYN File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/pll_controller.vhd Line: 58
    Info (12023): Found entity 1: pll_controller File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/pll_controller.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file wiphase_phys.vhd
    Info (12022): Found design unit 1: WiPhase_phys-arch File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 68
    Info (12023): Found entity 1: WiPhase_phys File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 5
Warning (10037): Verilog HDL or VHDL warning at WiPhase_top_level_spi.v(411): conditional expression evaluates to a constant File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_spi.v Line: 411
Info (12127): Elaborating entity "WiPhase_phys" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at WiPhase_phys.vhd(27): used implicit default value for signal "ENET_RG_TXCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at WiPhase_phys.vhd(28): used implicit default value for signal "ENET_RG_TXCTL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at WiPhase_phys.vhd(116): object "enet_rgmii_tx_ctl_sig" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 116
Warning (10541): VHDL Signal Declaration warning at WiPhase_phys.vhd(121): used implicit default value for signal "leds_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 121
Warning (10873): Using initial value X (don't care) for net "USER_LED[1..0]" at WiPhase_phys.vhd(42) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 42
Info (12128): Elaborating entity "WiPhase_top_level" for hierarchy "WiPhase_top_level:u1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 138
Info (12128): Elaborating entity "Debug_ST_Sink" for hierarchy "WiPhase_top_level:u1|Debug_ST_Sink:debug_st_sink_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 597
Warning (12158): Entity "Debug_ST_Sink" contains only dangling pins File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 597
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 605
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2.v Line: 65
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_test_bench" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_test_bench:the_WiPhase_top_level_cpu_v2_cpu_test_bench" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 3545
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_register_bank_a_module" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 58
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_vlc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vlc1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_a_module:WiPhase_top_level_cpu_v2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_register_bank_b_module" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_register_bank_b_module:WiPhase_top_level_cpu_v2_cpu_register_bank_b" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4079
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 4575
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 220
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_break" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_break:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_break" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2561
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_xbrk" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2582
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dbrk" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2608
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_itrace" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2624
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2639
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_dtrace|WiPhase_top_level_cpu_v2_cpu_nios2_oci_td_mode:WiPhase_top_level_cpu_v2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1233
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2654
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1546
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1555
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo|WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 1564
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_pib" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2659
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_oci_im" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_oci_im:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci_im" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2673
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2692
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_nios2_ocimem" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2712
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf
    Info (12023): Found entity 1: altsyncram_3c71 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_3c71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3c71" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_ocimem:the_WiPhase_top_level_cpu_v2_cpu_nios2_ocimem|WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram_module:WiPhase_top_level_cpu_v2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu.v Line: 2814
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_debug_slave_tck" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_tck:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_tck" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_sysclk" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper:the_WiPhase_top_level_cpu_v2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:WiPhase_top_level_cpu_v2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "WiPhase_top_level_eth" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 635
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_eth.v Line: 183
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 541
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 772
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_control.v Line: 630
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v Line: 446
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_register_map.v Line: 509
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_control.v Line: 672
Info (12128): Elaborating entity "altera_tse_top_mdio" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 812
Info (12128): Elaborating entity "altera_tse_mdio_clk_gen" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v Line: 105
Info (12128): Elaborating entity "altera_tse_mdio_cntl" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v Line: 130
Info (12128): Elaborating entity "altera_tse_mdio" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_mdio.v Line: 147
Info (12128): Elaborating entity "altera_tse_rgmii_module" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 941
Info (12128): Elaborating entity "altera_tse_rgmii_in4" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v Line: 151
Info (12128): Elaborating entity "altddio_in" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v Line: 74
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v Line: 74
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in4.v Line: 74
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_q2e.tdf
    Info (12023): Found entity 1: ddio_in_q2e File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_in_q2e.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_q2e" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "altera_tse_rgmii_in1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v Line: 161
Info (12128): Elaborating entity "altddio_in" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v Line: 78
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v Line: 78
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_in1.v Line: 78
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_n2e.tdf
    Info (12023): Found entity 1: ddio_in_n2e File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_in_n2e.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_n2e" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "altera_tse_rgmii_out4" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v Line: 285
Info (12128): Elaborating entity "altddio_out" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v Line: 73
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v Line: 73
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out4.v Line: 73
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_qnb.tdf
    Info (12023): Found entity 1: ddio_out_qnb File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_out_qnb.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_qnb" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_qnb:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "altera_tse_rgmii_out1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_module.v Line: 297
Info (12128): Elaborating entity "altddio_out" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v Line: 78
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v Line: 78
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rgmii_out1.v Line: 78
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_nnb.tdf
    Info (12023): Found entity 1: ddio_out_nnb File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ddio_out_nnb.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_nnb" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_nnb:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_mac.v Line: 1091
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 487
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 503
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 516
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 560
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v Line: 820
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v Line: 543
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v Line: 397
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v Line: 468
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_rx.v Line: 2758
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328checker.v Line: 110
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_rx.v Line: 3207
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v Line: 501
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_1geth.v Line: 550
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_tx.v Line: 420
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_mac_tx.v Line: 2332
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_crc328generator.v Line: 104
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v Line: 643
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v Line: 294
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v Line: 556
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22i1.tdf
    Info (12023): Found entity 1: altsyncram_22i1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_22i1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 184
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_rx_min_ff.v Line: 1123
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6sh1.tdf
    Info (12023): Found entity 1: altsyncram_6sh1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6sh1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v Line: 121
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v Line: 129
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_34.v Line: 149
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v Line: 55
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_eth_tse_std_synchronizer.v Line: 62
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_top_w_fifo.v Line: 695
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v Line: 300
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sh1.tdf
    Info (12023): Found entity 1: altsyncram_0sh1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0sh1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v Line: 680
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_opt_1246.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2i1.tdf
    Info (12023): Found entity 1: altsyncram_c2i1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_c2i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c2i1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_c2i1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_tx_min_ff.v Line: 701
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v Line: 119
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ph1.tdf
    Info (12023): Found entity 1: altsyncram_0ph1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0ph1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0ph1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_0ph1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_eth_tse_std_synchronizer_bundle" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_tse_a_fifo_13.v Line: 146
Info (12128): Elaborating entity "WiPhase_top_level_jtag_uart" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 687
Info (12128): Elaborating entity "WiPhase_top_level_jtag_uart_scfifo_w" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf
    Info (12023): Found entity 1: scfifo_cr21 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/scfifo_cr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_cr21" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf
    Info (12023): Found entity 1: a_dpfifo_e011 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_dpfifo_e011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_e011" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/scfifo_cr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_dpfifo_e011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6o7.tdf
    Info (12023): Found entity 1: cntr_6o7 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_6o7.tdf Line: 25
Info (12128): Elaborating entity "cntr_6o7" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf
    Info (12023): Found entity 1: altsyncram_gio1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_gio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gio1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_dpfifo_e011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf
    Info (12023): Found entity 1: cntr_qnb File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_qnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_qnb" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/a_dpfifo_e011.tdf Line: 44
Info (12128): Elaborating entity "WiPhase_top_level_jtag_uart_scfifo_r" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "WiPhase_top_level_ram_onchip" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 701
Info (12128): Elaborating entity "altsyncram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v Line: 69
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v Line: 69
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_ram_onchip.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "WiPhase_top_level_ram_onchip.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4lh1.tdf
    Info (12023): Found entity 1: altsyncram_4lh1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_4lh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4lh1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_ram_onchip:ram_onchip|altsyncram:the_altsyncram|altsyncram_4lh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "WiPhase_top_level_sample_pll" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 716
Info (12128): Elaborating entity "WiPhase_top_level_sample_pll_stdsync_sv6" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 308
Info (12128): Elaborating entity "WiPhase_top_level_sample_pll_dffpipe_l2c" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_stdsync_sv6:stdsync2|WiPhase_top_level_sample_pll_dffpipe_l2c:dffpipe3" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 116
Info (12128): Elaborating entity "WiPhase_top_level_sample_pll_altpll_mtd2" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_sample_pll.v Line: 320
Info (12128): Elaborating entity "WiPhase_top_level_spi" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_spi:spi" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 741
Info (12128): Elaborating entity "WiPhase_top_level_sysid" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_sysid:sysid" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 758
Info (12128): Elaborating entity "WiPhase_top_level_test_pattern_st_gen" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 766
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_test_pattern_st_gen.v(100): object "current_packetcount" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_test_pattern_st_gen.v(109): object "out_empty" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 109
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_test_pattern_st_gen.v(110): object "out_channel" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_test_pattern_st_gen.v(111): object "out_error" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 111
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 150
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(204): truncated value with size 2 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 204
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(252): truncated value with size 14 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 252
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(290): truncated value with size 32 to match size of target (16) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 290
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(378): truncated value with size 32 to match size of target (16) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 378
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(379): truncated value with size 32 to match size of target (16) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 379
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(393): truncated value with size 32 to match size of target (8) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 393
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen.v(424): truncated value with size 16 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 424
Info (12128): Elaborating entity "WiPhase_top_level_test_pattern_st_gen_position_ram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 282
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen_position_ram.v(58): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_position_ram.v Line: 58
Info (12128): Elaborating entity "WiPhase_top_level_test_pattern_st_gen_packetcount_ram" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_packetcount_ram:packetcount_ram" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 303
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_test_pattern_st_gen_packetcount_ram.v(58): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_packetcount_ram.v Line: 58
Info (12128): Elaborating entity "WiPhase_top_level_test_pattern_st_gen_command_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen.v Line: 345
Info (12128): Elaborating entity "WiPhase_top_level_timer" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_timer:timer" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 789
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 801
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 853
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 917
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 981
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1045
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1109
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1173
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1237
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1301
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1365
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1429
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1493
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_data_master_agent" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1574
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_v2_instruction_master_agent" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1655
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1739
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 1780
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 2921
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_default_decode" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router:router|WiPhase_top_level_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router.sv Line: 193
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_001" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 2937
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_001_default_decode" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_001:router_001|WiPhase_top_level_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_002" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 2953
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_002_default_decode" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_002:router_002|WiPhase_top_level_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_007" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3033
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_router_007_default_decode" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_router_007:router_007|WiPhase_top_level_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_cmd_demux" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3168
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_cmd_demux_001" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3191
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_cmd_mux" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3208
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_cmd_mux_005" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3299
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_cmd_mux_005.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_rsp_demux" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3390
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_rsp_mux" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3626
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_rsp_mux_001" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3649
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_avalon_st_adapter" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0.v Line: 3678
Info (12128): Elaborating entity "WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "WiPhase_top_level_irq_mapper" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_irq_mapper:irq_mapper" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 877
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 887
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_data_format_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(92): object "state_read_addr" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 92
Warning (10858): Verilog HDL warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(137): object state_waitrequest used but never assigned File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 137
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(138): object "state_waitrequest_d1" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 138
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(141): object "out_channel" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 141
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(147): object "out_error" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 147
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(290): truncated value with size 32 to match size of target (2) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 290
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(311): truncated value with size 32 to match size of target (2) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 311
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (2) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 334
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv(353): truncated value with size 32 to match size of target (2) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_data_format_adapter_0.sv Line: 353
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_error_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter.v Line: 234
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 923
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(94): object "state_read_addr" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(98): object "state_d1" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 98
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(100): object "in_ready_d1" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 100
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(119): object "b_startofpacket_wire" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 119
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(125): object "mem_readdata0" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 125
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(130): object "mem_readdata1" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 130
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(135): object "mem_readdata2" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 135
Warning (10858): Verilog HDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(142): object state_waitrequest used but never assigned File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 142
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(143): object "state_waitrequest_d1" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 143
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(146): object "out_channel" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 146
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(149): object "out_empty" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 149
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(285): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 285
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(301): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 301
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(317): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 317
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0.sv Line: 334
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001_error_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v Line: 244
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv(88): object "out_error" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv Line: 88
Warning (10230): Verilog HDL assignment warning at WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv(108): truncated value with size 6 to match size of target (1) File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_error_adapter_0.sv Line: 108
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v Line: 263
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0.sv Line: 117
Info (12128): Elaborating entity "WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1" for hierarchy "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001.v Line: 276
Warning (10036): Verilog HDL or VHDL warning at WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv(85): object "out_valid" assigned a value but never read File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_1.sv Line: 85
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "WiPhase_top_level:u1|altera_reset_controller:rst_controller" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/WiPhase_top_level.vhd Line: 957
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "WiPhase_top_level:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12125): Using design file clock_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clock_divider-arch File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/clock_divider.vhd Line: 13
    Info (12023): Found entity 1: clock_divider File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/clock_divider.vhd Line: 4
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_div" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 201
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.08.20.15:34:26 Progress: Loading sldc8348fe1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8348fe1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/ip/sldc8348fe1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_0ph1:auto_generated|q_b[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0ph1.tdf Line: 38
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 38
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[1]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 69
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[2]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 100
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[3]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 131
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[4]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 162
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[5]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 193
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[6]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 224
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[7]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 255
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[8]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 286
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|q_b[9]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_0sh1.tdf Line: 317
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[4]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 162
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[5]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 193
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[6]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 224
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[7]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 255
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[8]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 286
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[9]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 317
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[10]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 348
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[11]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 379
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[12]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 410
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[13]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 441
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[14]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 472
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[15]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 503
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[16]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 534
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[17]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 565
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[18]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 596
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[19]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 627
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[20]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 658
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|q_b[22]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_6sh1.tdf Line: 720
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[16]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 534
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[17]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 565
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[18]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 596
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[19]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 627
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[20]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 658
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[21]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 689
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[22]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 720
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[23]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 751
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[24]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 782
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[25]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 813
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[26]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 844
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[27]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 875
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[28]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 906
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[29]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 937
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[30]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 968
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[31]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 999
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[33]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 1061
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[34]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 1092
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[35]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 1123
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[36]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 1154
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[37]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 1185
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[0]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 38
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[1]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 69
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[2]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 100
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[3]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 131
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[4]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 162
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[5]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 193
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[6]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 224
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[7]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 255
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[8]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 286
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[9]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 317
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[10]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 348
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[11]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 379
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[12]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 410
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[13]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 441
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[14]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 472
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_22i1:auto_generated|q_b[15]" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_22i1.tdf Line: 503
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo.sv Line: 87
    Info (276004): RAM logic "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_position_ram:position_ram|mem" is uninferred due to inappropriate RAM size File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_test_pattern_st_gen_position_ram.v Line: 45
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 44
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 44
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|shift_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "44"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "44"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsg1.tdf
    Info (12023): Found entity 1: altsyncram_fsg1 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0"
Info (12133): Instantiated megafunction "WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nlm.tdf
    Info (12023): Found entity 1: shift_taps_nlm File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/shift_taps_nlm.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5c81.tdf
    Info (12023): Found entity 1: altsyncram_5c81 File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_5c81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jof.tdf
    Info (12023): Found entity 1: cntr_jof File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cntr_jof.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jec.tdf
    Info (12023): Found entity 1: cmpr_jec File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/cmpr_jec.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a8" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 261
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a9" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 289
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a10" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 317
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a11" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 345
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a12" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 373
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a13" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 401
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a14" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 429
        Warning (14320): Synthesized away node "WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|WiPhase_top_level_test_pattern_st_gen_command_fifo:command_fifo|altsyncram:mem_rtl_0|altsyncram_fsg1:auto_generated|ram_block1a15" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/db/altsyncram_fsg1.tdf Line: 457
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Triple-Speed Ethernet" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC
        Warning (265074): The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_top_level/synthesis/submodules/WiPhase_top_level_spi.v Line: 243
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ENET_RG_TXCLK" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 27
    Warning (13410): Pin "ENET_RG_TXCTL" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 28
    Warning (13410): Pin "USER_LED[0]" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 42
    Warning (13410): Pin "USER_LED[1]" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 42
    Warning (13410): Pin "USER_LED[3]" is stuck at GND File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 42
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 324 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000   C10_clk50M
    Info (332111):    8.000 ENET_CLK_125M
    Info (332111):   10.000 hmcad1511_lclk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/output_files/Phased_WiFi_Telescope_FW.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ENET_INT" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 16
    Warning (15610): No output dependent on input pin "hmcad1511_fclk" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 48
    Warning (15610): No output dependent on input pin "hmcad1511_lclk" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 49
    Warning (15610): No output dependent on input pin "hmcad1511_d1a" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 51
    Warning (15610): No output dependent on input pin "hmcad1511_d1b" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 52
    Warning (15610): No output dependent on input pin "hmcad1511_d2a" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 54
    Warning (15610): No output dependent on input pin "hmcad1511_d2b" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 55
    Warning (15610): No output dependent on input pin "hmcad1511_d3a" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 57
    Warning (15610): No output dependent on input pin "hmcad1511_d3b" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 58
    Warning (15610): No output dependent on input pin "hmcad1511_d4a" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 60
    Warning (15610): No output dependent on input pin "hmcad1511_d4b" File: C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/WiPhase_phys.vhd Line: 61
Info (21057): Implemented 6244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 5964 logic cells
    Info (21064): Implemented 233 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings
    Info: Peak virtual memory: 5049 megabytes
    Info: Processing ended: Mon Aug 20 15:34:56 2018
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alist/OneDrive/Electrickery/Phased-Array-Radio-Telescope/Phased-Array-WiFi-Camera/FPGA_Firmware/output_files/Phased_WiFi_Telescope_FW.map.smsg.


