
STM32L010RB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003388  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08003448  08003448  00013448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035b0  080035b0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080035b0  080035b0  000135b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035b8  080035b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035b8  080035b8  000135b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035bc  080035bc  000135bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080035c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000017c  2000000c  080035cc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000188  080035cc  00020188  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000febe  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c0  00000000  00000000  0002fef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc8  00000000  00000000  00031fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c00  00000000  00000000  00032c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002567  00000000  00000000  00033880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e683  00000000  00000000  00035de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071649  00000000  00000000  0004446a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b5ab3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dec  00000000  00000000  000b5b08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003430 	.word	0x08003430

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003430 	.word	0x08003430

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	1c08      	adds	r0, r1, #0
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f82e 	bl	80002c0 <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	0415      	lsls	r5, r2, #16
 8000274:	0c2d      	lsrs	r5, r5, #16
 8000276:	000f      	movs	r7, r1
 8000278:	0001      	movs	r1, r0
 800027a:	002e      	movs	r6, r5
 800027c:	46c6      	mov	lr, r8
 800027e:	4684      	mov	ip, r0
 8000280:	0400      	lsls	r0, r0, #16
 8000282:	0c14      	lsrs	r4, r2, #16
 8000284:	0c00      	lsrs	r0, r0, #16
 8000286:	0c09      	lsrs	r1, r1, #16
 8000288:	4346      	muls	r6, r0
 800028a:	434d      	muls	r5, r1
 800028c:	4360      	muls	r0, r4
 800028e:	4361      	muls	r1, r4
 8000290:	1940      	adds	r0, r0, r5
 8000292:	0c34      	lsrs	r4, r6, #16
 8000294:	1824      	adds	r4, r4, r0
 8000296:	b500      	push	{lr}
 8000298:	42a5      	cmp	r5, r4
 800029a:	d903      	bls.n	80002a4 <__aeabi_lmul+0x34>
 800029c:	2080      	movs	r0, #128	; 0x80
 800029e:	0240      	lsls	r0, r0, #9
 80002a0:	4680      	mov	r8, r0
 80002a2:	4441      	add	r1, r8
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	186d      	adds	r5, r5, r1
 80002a8:	4661      	mov	r1, ip
 80002aa:	4359      	muls	r1, r3
 80002ac:	437a      	muls	r2, r7
 80002ae:	0430      	lsls	r0, r6, #16
 80002b0:	1949      	adds	r1, r1, r5
 80002b2:	0424      	lsls	r4, r4, #16
 80002b4:	0c00      	lsrs	r0, r0, #16
 80002b6:	1820      	adds	r0, r4, r0
 80002b8:	1889      	adds	r1, r1, r2
 80002ba:	bc80      	pop	{r7}
 80002bc:	46b8      	mov	r8, r7
 80002be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002c0 <__udivmoddi4>:
 80002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002c2:	4657      	mov	r7, sl
 80002c4:	464e      	mov	r6, r9
 80002c6:	4645      	mov	r5, r8
 80002c8:	46de      	mov	lr, fp
 80002ca:	b5e0      	push	{r5, r6, r7, lr}
 80002cc:	0004      	movs	r4, r0
 80002ce:	000d      	movs	r5, r1
 80002d0:	4692      	mov	sl, r2
 80002d2:	4699      	mov	r9, r3
 80002d4:	b083      	sub	sp, #12
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d830      	bhi.n	800033c <__udivmoddi4+0x7c>
 80002da:	d02d      	beq.n	8000338 <__udivmoddi4+0x78>
 80002dc:	4649      	mov	r1, r9
 80002de:	4650      	mov	r0, sl
 80002e0:	f000 f8ba 	bl	8000458 <__clzdi2>
 80002e4:	0029      	movs	r1, r5
 80002e6:	0006      	movs	r6, r0
 80002e8:	0020      	movs	r0, r4
 80002ea:	f000 f8b5 	bl	8000458 <__clzdi2>
 80002ee:	1a33      	subs	r3, r6, r0
 80002f0:	4698      	mov	r8, r3
 80002f2:	3b20      	subs	r3, #32
 80002f4:	469b      	mov	fp, r3
 80002f6:	d433      	bmi.n	8000360 <__udivmoddi4+0xa0>
 80002f8:	465a      	mov	r2, fp
 80002fa:	4653      	mov	r3, sl
 80002fc:	4093      	lsls	r3, r2
 80002fe:	4642      	mov	r2, r8
 8000300:	001f      	movs	r7, r3
 8000302:	4653      	mov	r3, sl
 8000304:	4093      	lsls	r3, r2
 8000306:	001e      	movs	r6, r3
 8000308:	42af      	cmp	r7, r5
 800030a:	d83a      	bhi.n	8000382 <__udivmoddi4+0xc2>
 800030c:	42af      	cmp	r7, r5
 800030e:	d100      	bne.n	8000312 <__udivmoddi4+0x52>
 8000310:	e078      	b.n	8000404 <__udivmoddi4+0x144>
 8000312:	465b      	mov	r3, fp
 8000314:	1ba4      	subs	r4, r4, r6
 8000316:	41bd      	sbcs	r5, r7
 8000318:	2b00      	cmp	r3, #0
 800031a:	da00      	bge.n	800031e <__udivmoddi4+0x5e>
 800031c:	e075      	b.n	800040a <__udivmoddi4+0x14a>
 800031e:	2200      	movs	r2, #0
 8000320:	2300      	movs	r3, #0
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	9301      	str	r3, [sp, #4]
 8000326:	2301      	movs	r3, #1
 8000328:	465a      	mov	r2, fp
 800032a:	4093      	lsls	r3, r2
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	2301      	movs	r3, #1
 8000330:	4642      	mov	r2, r8
 8000332:	4093      	lsls	r3, r2
 8000334:	9300      	str	r3, [sp, #0]
 8000336:	e028      	b.n	800038a <__udivmoddi4+0xca>
 8000338:	4282      	cmp	r2, r0
 800033a:	d9cf      	bls.n	80002dc <__udivmoddi4+0x1c>
 800033c:	2200      	movs	r2, #0
 800033e:	2300      	movs	r3, #0
 8000340:	9200      	str	r2, [sp, #0]
 8000342:	9301      	str	r3, [sp, #4]
 8000344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <__udivmoddi4+0x8e>
 800034a:	601c      	str	r4, [r3, #0]
 800034c:	605d      	str	r5, [r3, #4]
 800034e:	9800      	ldr	r0, [sp, #0]
 8000350:	9901      	ldr	r1, [sp, #4]
 8000352:	b003      	add	sp, #12
 8000354:	bcf0      	pop	{r4, r5, r6, r7}
 8000356:	46bb      	mov	fp, r7
 8000358:	46b2      	mov	sl, r6
 800035a:	46a9      	mov	r9, r5
 800035c:	46a0      	mov	r8, r4
 800035e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000360:	4642      	mov	r2, r8
 8000362:	2320      	movs	r3, #32
 8000364:	1a9b      	subs	r3, r3, r2
 8000366:	4652      	mov	r2, sl
 8000368:	40da      	lsrs	r2, r3
 800036a:	4641      	mov	r1, r8
 800036c:	0013      	movs	r3, r2
 800036e:	464a      	mov	r2, r9
 8000370:	408a      	lsls	r2, r1
 8000372:	0017      	movs	r7, r2
 8000374:	4642      	mov	r2, r8
 8000376:	431f      	orrs	r7, r3
 8000378:	4653      	mov	r3, sl
 800037a:	4093      	lsls	r3, r2
 800037c:	001e      	movs	r6, r3
 800037e:	42af      	cmp	r7, r5
 8000380:	d9c4      	bls.n	800030c <__udivmoddi4+0x4c>
 8000382:	2200      	movs	r2, #0
 8000384:	2300      	movs	r3, #0
 8000386:	9200      	str	r2, [sp, #0]
 8000388:	9301      	str	r3, [sp, #4]
 800038a:	4643      	mov	r3, r8
 800038c:	2b00      	cmp	r3, #0
 800038e:	d0d9      	beq.n	8000344 <__udivmoddi4+0x84>
 8000390:	07fb      	lsls	r3, r7, #31
 8000392:	0872      	lsrs	r2, r6, #1
 8000394:	431a      	orrs	r2, r3
 8000396:	4646      	mov	r6, r8
 8000398:	087b      	lsrs	r3, r7, #1
 800039a:	e00e      	b.n	80003ba <__udivmoddi4+0xfa>
 800039c:	42ab      	cmp	r3, r5
 800039e:	d101      	bne.n	80003a4 <__udivmoddi4+0xe4>
 80003a0:	42a2      	cmp	r2, r4
 80003a2:	d80c      	bhi.n	80003be <__udivmoddi4+0xfe>
 80003a4:	1aa4      	subs	r4, r4, r2
 80003a6:	419d      	sbcs	r5, r3
 80003a8:	2001      	movs	r0, #1
 80003aa:	1924      	adds	r4, r4, r4
 80003ac:	416d      	adcs	r5, r5
 80003ae:	2100      	movs	r1, #0
 80003b0:	3e01      	subs	r6, #1
 80003b2:	1824      	adds	r4, r4, r0
 80003b4:	414d      	adcs	r5, r1
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d006      	beq.n	80003c8 <__udivmoddi4+0x108>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	d9ee      	bls.n	800039c <__udivmoddi4+0xdc>
 80003be:	3e01      	subs	r6, #1
 80003c0:	1924      	adds	r4, r4, r4
 80003c2:	416d      	adcs	r5, r5
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d1f8      	bne.n	80003ba <__udivmoddi4+0xfa>
 80003c8:	9800      	ldr	r0, [sp, #0]
 80003ca:	9901      	ldr	r1, [sp, #4]
 80003cc:	465b      	mov	r3, fp
 80003ce:	1900      	adds	r0, r0, r4
 80003d0:	4169      	adcs	r1, r5
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	db24      	blt.n	8000420 <__udivmoddi4+0x160>
 80003d6:	002b      	movs	r3, r5
 80003d8:	465a      	mov	r2, fp
 80003da:	4644      	mov	r4, r8
 80003dc:	40d3      	lsrs	r3, r2
 80003de:	002a      	movs	r2, r5
 80003e0:	40e2      	lsrs	r2, r4
 80003e2:	001c      	movs	r4, r3
 80003e4:	465b      	mov	r3, fp
 80003e6:	0015      	movs	r5, r2
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	db2a      	blt.n	8000442 <__udivmoddi4+0x182>
 80003ec:	0026      	movs	r6, r4
 80003ee:	409e      	lsls	r6, r3
 80003f0:	0033      	movs	r3, r6
 80003f2:	0026      	movs	r6, r4
 80003f4:	4647      	mov	r7, r8
 80003f6:	40be      	lsls	r6, r7
 80003f8:	0032      	movs	r2, r6
 80003fa:	1a80      	subs	r0, r0, r2
 80003fc:	4199      	sbcs	r1, r3
 80003fe:	9000      	str	r0, [sp, #0]
 8000400:	9101      	str	r1, [sp, #4]
 8000402:	e79f      	b.n	8000344 <__udivmoddi4+0x84>
 8000404:	42a3      	cmp	r3, r4
 8000406:	d8bc      	bhi.n	8000382 <__udivmoddi4+0xc2>
 8000408:	e783      	b.n	8000312 <__udivmoddi4+0x52>
 800040a:	4642      	mov	r2, r8
 800040c:	2320      	movs	r3, #32
 800040e:	2100      	movs	r1, #0
 8000410:	1a9b      	subs	r3, r3, r2
 8000412:	2200      	movs	r2, #0
 8000414:	9100      	str	r1, [sp, #0]
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	40da      	lsrs	r2, r3
 800041c:	9201      	str	r2, [sp, #4]
 800041e:	e786      	b.n	800032e <__udivmoddi4+0x6e>
 8000420:	4642      	mov	r2, r8
 8000422:	2320      	movs	r3, #32
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	002a      	movs	r2, r5
 8000428:	4646      	mov	r6, r8
 800042a:	409a      	lsls	r2, r3
 800042c:	0023      	movs	r3, r4
 800042e:	40f3      	lsrs	r3, r6
 8000430:	4644      	mov	r4, r8
 8000432:	4313      	orrs	r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	40e2      	lsrs	r2, r4
 8000438:	001c      	movs	r4, r3
 800043a:	465b      	mov	r3, fp
 800043c:	0015      	movs	r5, r2
 800043e:	2b00      	cmp	r3, #0
 8000440:	dad4      	bge.n	80003ec <__udivmoddi4+0x12c>
 8000442:	4642      	mov	r2, r8
 8000444:	002f      	movs	r7, r5
 8000446:	2320      	movs	r3, #32
 8000448:	0026      	movs	r6, r4
 800044a:	4097      	lsls	r7, r2
 800044c:	1a9b      	subs	r3, r3, r2
 800044e:	40de      	lsrs	r6, r3
 8000450:	003b      	movs	r3, r7
 8000452:	4333      	orrs	r3, r6
 8000454:	e7cd      	b.n	80003f2 <__udivmoddi4+0x132>
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__clzdi2>:
 8000458:	b510      	push	{r4, lr}
 800045a:	2900      	cmp	r1, #0
 800045c:	d103      	bne.n	8000466 <__clzdi2+0xe>
 800045e:	f000 f807 	bl	8000470 <__clzsi2>
 8000462:	3020      	adds	r0, #32
 8000464:	e002      	b.n	800046c <__clzdi2+0x14>
 8000466:	1c08      	adds	r0, r1, #0
 8000468:	f000 f802 	bl	8000470 <__clzsi2>
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__clzsi2>:
 8000470:	211c      	movs	r1, #28
 8000472:	2301      	movs	r3, #1
 8000474:	041b      	lsls	r3, r3, #16
 8000476:	4298      	cmp	r0, r3
 8000478:	d301      	bcc.n	800047e <__clzsi2+0xe>
 800047a:	0c00      	lsrs	r0, r0, #16
 800047c:	3910      	subs	r1, #16
 800047e:	0a1b      	lsrs	r3, r3, #8
 8000480:	4298      	cmp	r0, r3
 8000482:	d301      	bcc.n	8000488 <__clzsi2+0x18>
 8000484:	0a00      	lsrs	r0, r0, #8
 8000486:	3908      	subs	r1, #8
 8000488:	091b      	lsrs	r3, r3, #4
 800048a:	4298      	cmp	r0, r3
 800048c:	d301      	bcc.n	8000492 <__clzsi2+0x22>
 800048e:	0900      	lsrs	r0, r0, #4
 8000490:	3904      	subs	r1, #4
 8000492:	a202      	add	r2, pc, #8	; (adr r2, 800049c <__clzsi2+0x2c>)
 8000494:	5c10      	ldrb	r0, [r2, r0]
 8000496:	1840      	adds	r0, r0, r1
 8000498:	4770      	bx	lr
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	02020304 	.word	0x02020304
 80004a0:	01010101 	.word	0x01010101
	...

080004ac <SystemClock_Config>:
SPI_HandleTypeDef hspi1;

// ----- Functions ----- 

static void SystemClock_Config(void)
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b099      	sub	sp, #100	; 0x64
 80004b0:	af00      	add	r7, sp, #0
  	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004b2:	242c      	movs	r4, #44	; 0x2c
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	0018      	movs	r0, r3
 80004b8:	2334      	movs	r3, #52	; 0x34
 80004ba:	001a      	movs	r2, r3
 80004bc:	2100      	movs	r1, #0
 80004be:	f002 ffaf 	bl	8003420 <memset>
  	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004c2:	2318      	movs	r3, #24
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	0018      	movs	r0, r3
 80004c8:	2314      	movs	r3, #20
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f002 ffa7 	bl	8003420 <memset>
  	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004d2:	003b      	movs	r3, r7
 80004d4:	0018      	movs	r0, r3
 80004d6:	2318      	movs	r3, #24
 80004d8:	001a      	movs	r2, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	f002 ffa0 	bl	8003420 <memset>

  	//Configure the main internal regulator output voltage
  	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004e0:	4b2c      	ldr	r3, [pc, #176]	; (8000594 <SystemClock_Config+0xe8>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a2c      	ldr	r2, [pc, #176]	; (8000598 <SystemClock_Config+0xec>)
 80004e6:	401a      	ands	r2, r3
 80004e8:	4b2a      	ldr	r3, [pc, #168]	; (8000594 <SystemClock_Config+0xe8>)
 80004ea:	2180      	movs	r1, #128	; 0x80
 80004ec:	0109      	lsls	r1, r1, #4
 80004ee:	430a      	orrs	r2, r1
 80004f0:	601a      	str	r2, [r3, #0]

  	//Initializes the RCC Oscillators according to the specified parameters in the RCC_OscInitTypeDef structure
  	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004f2:	0021      	movs	r1, r4
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2202      	movs	r2, #2
 80004f8:	601a      	str	r2, [r3, #0]
  	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	2201      	movs	r2, #1
 80004fe:	60da      	str	r2, [r3, #12]
  	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000500:	187b      	adds	r3, r7, r1
 8000502:	2210      	movs	r2, #16
 8000504:	611a      	str	r2, [r3, #16]
  	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2202      	movs	r2, #2
 800050a:	625a      	str	r2, [r3, #36]	; 0x24
  	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2200      	movs	r2, #0
 8000510:	629a      	str	r2, [r3, #40]	; 0x28
  	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2280      	movs	r2, #128	; 0x80
 8000516:	02d2      	lsls	r2, r2, #11
 8000518:	62da      	str	r2, [r3, #44]	; 0x2c
  	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800051a:	187b      	adds	r3, r7, r1
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	03d2      	lsls	r2, r2, #15
 8000520:	631a      	str	r2, [r3, #48]	; 0x30
  	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000522:	187b      	adds	r3, r7, r1
 8000524:	0018      	movs	r0, r3
 8000526:	f000 ff47 	bl	80013b8 <HAL_RCC_OscConfig>
 800052a:	1e03      	subs	r3, r0, #0
 800052c:	d003      	beq.n	8000536 <SystemClock_Config+0x8a>
  	{
  	  	UT_Error_Handler("HAL_RCC_OscConfig failed!");
 800052e:	4b1b      	ldr	r3, [pc, #108]	; (800059c <SystemClock_Config+0xf0>)
 8000530:	0018      	movs	r0, r3
 8000532:	f000 fbcb 	bl	8000ccc <UT_Error_Handler>
  	}

  	//Initializes the CPU, AHB and APB buses clocks
  	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000536:	2118      	movs	r1, #24
 8000538:	187b      	adds	r3, r7, r1
 800053a:	220f      	movs	r2, #15
 800053c:	601a      	str	r2, [r3, #0]
  	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2203      	movs	r2, #3
 8000542:	605a      	str	r2, [r3, #4]
  	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2200      	movs	r2, #0
 8000548:	609a      	str	r2, [r3, #8]
  	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2200      	movs	r2, #0
 800054e:	60da      	str	r2, [r3, #12]
  	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	611a      	str	r2, [r3, #16]
  	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2101      	movs	r1, #1
 800055a:	0018      	movs	r0, r3
 800055c:	f001 faa8 	bl	8001ab0 <HAL_RCC_ClockConfig>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d003      	beq.n	800056c <SystemClock_Config+0xc0>
  	{
  	  	UT_Error_Handler("HAL_RCC_ClockConfig failed!");
 8000564:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <SystemClock_Config+0xf4>)
 8000566:	0018      	movs	r0, r3
 8000568:	f000 fbb0 	bl	8000ccc <UT_Error_Handler>
  	}

  	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800056c:	003b      	movs	r3, r7
 800056e:	2202      	movs	r2, #2
 8000570:	601a      	str	r2, [r3, #0]
  	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000572:	003b      	movs	r3, r7
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000578:	003b      	movs	r3, r7
 800057a:	0018      	movs	r0, r3
 800057c:	f001 fcbc 	bl	8001ef8 <HAL_RCCEx_PeriphCLKConfig>
 8000580:	1e03      	subs	r3, r0, #0
 8000582:	d003      	beq.n	800058c <SystemClock_Config+0xe0>
  	{
  	  	UT_Error_Handler("HAL_RCCEx_PeriphCLKConfig failed!");
 8000584:	4b07      	ldr	r3, [pc, #28]	; (80005a4 <SystemClock_Config+0xf8>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fba0 	bl	8000ccc <UT_Error_Handler>
  	}
}
 800058c:	46c0      	nop			; (mov r8, r8)
 800058e:	46bd      	mov	sp, r7
 8000590:	b019      	add	sp, #100	; 0x64
 8000592:	bd90      	pop	{r4, r7, pc}
 8000594:	40007000 	.word	0x40007000
 8000598:	ffffe7ff 	.word	0xffffe7ff
 800059c:	08003448 	.word	0x08003448
 80005a0:	08003464 	.word	0x08003464
 80005a4:	08003480 	.word	0x08003480

080005a8 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 80005ac:	4b15      	ldr	r3, [pc, #84]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005ae:	4a16      	ldr	r2, [pc, #88]	; (8000608 <MX_USART2_UART_Init+0x60>)
 80005b0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80005b2:	4b14      	ldr	r3, [pc, #80]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005b4:	22e1      	movs	r2, #225	; 0xe1
 80005b6:	0252      	lsls	r2, r2, #9
 80005b8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005ba:	4b12      	ldr	r3, [pc, #72]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80005c0:	4b10      	ldr	r3, [pc, #64]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005c6:	4b0f      	ldr	r3, [pc, #60]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005cc:	4b0d      	ldr	r3, [pc, #52]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005ce:	220c      	movs	r2, #12
 80005d0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005d2:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d8:	4b0a      	ldr	r3, [pc, #40]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005e4:	4b07      	ldr	r3, [pc, #28]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK)
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <MX_USART2_UART_Init+0x5c>)
 80005ec:	0018      	movs	r0, r3
 80005ee:	f002 fa1b 	bl	8002a28 <HAL_UART_Init>
 80005f2:	1e03      	subs	r3, r0, #0
 80005f4:	d003      	beq.n	80005fe <MX_USART2_UART_Init+0x56>
	{
		UT_Error_Handler("HAL_UART_Init failed!");
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <MX_USART2_UART_Init+0x64>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fb67 	bl	8000ccc <UT_Error_Handler>
	}
}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	200000c0 	.word	0x200000c0
 8000608:	40004400 	.word	0x40004400
 800060c:	080034a4 	.word	0x080034a4

08000610 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b086      	sub	sp, #24
 8000614:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000616:	2308      	movs	r3, #8
 8000618:	18fb      	adds	r3, r7, r3
 800061a:	0018      	movs	r0, r3
 800061c:	2310      	movs	r3, #16
 800061e:	001a      	movs	r2, r3
 8000620:	2100      	movs	r1, #0
 8000622:	f002 fefd 	bl	8003420 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000626:	003b      	movs	r3, r7
 8000628:	0018      	movs	r0, r3
 800062a:	2308      	movs	r3, #8
 800062c:	001a      	movs	r2, r3
 800062e:	2100      	movs	r1, #0
 8000630:	f002 fef6 	bl	8003420 <memset>

	//Configure timer 2
	htim2.Instance = TIM2;
 8000634:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <MX_TIM2_Init+0xb8>)
 8000636:	2280      	movs	r2, #128	; 0x80
 8000638:	05d2      	lsls	r2, r2, #23
 800063a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3200; //32MHZ divided by 3200. This results in 10000 oscillations per second
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <MX_TIM2_Init+0xb8>)
 800063e:	22c8      	movs	r2, #200	; 0xc8
 8000640:	0112      	lsls	r2, r2, #4
 8000642:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000644:	4b20      	ldr	r3, [pc, #128]	; (80006c8 <MX_TIM2_Init+0xb8>)
 8000646:	2200      	movs	r2, #0
 8000648:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 10000; //Counter goes up to 10000, then starts anew. This results in 1 counter restarts every second
 800064a:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <MX_TIM2_Init+0xb8>)
 800064c:	4a1f      	ldr	r2, [pc, #124]	; (80006cc <MX_TIM2_Init+0xbc>)
 800064e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000650:	4b1d      	ldr	r3, [pc, #116]	; (80006c8 <MX_TIM2_Init+0xb8>)
 8000652:	2200      	movs	r2, #0
 8000654:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000656:	4b1c      	ldr	r3, [pc, #112]	; (80006c8 <MX_TIM2_Init+0xb8>)
 8000658:	2200      	movs	r2, #0
 800065a:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800065c:	4b1a      	ldr	r3, [pc, #104]	; (80006c8 <MX_TIM2_Init+0xb8>)
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fdf9 	bl	8002256 <HAL_TIM_Base_Init>
 8000664:	1e03      	subs	r3, r0, #0
 8000666:	d003      	beq.n	8000670 <MX_TIM2_Init+0x60>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 8000668:	4b19      	ldr	r3, [pc, #100]	; (80006d0 <MX_TIM2_Init+0xc0>)
 800066a:	0018      	movs	r0, r3
 800066c:	f000 fb2e 	bl	8000ccc <UT_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL; //Use internal clock as a clock source
 8000670:	2108      	movs	r1, #8
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2280      	movs	r2, #128	; 0x80
 8000676:	0152      	lsls	r2, r2, #5
 8000678:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800067a:	187a      	adds	r2, r7, r1
 800067c:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <MX_TIM2_Init+0xb8>)
 800067e:	0011      	movs	r1, r2
 8000680:	0018      	movs	r0, r3
 8000682:	f001 ffa1 	bl	80025c8 <HAL_TIM_ConfigClockSource>
 8000686:	1e03      	subs	r3, r0, #0
 8000688:	d003      	beq.n	8000692 <MX_TIM2_Init+0x82>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 800068a:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <MX_TIM2_Init+0xc4>)
 800068c:	0018      	movs	r0, r3
 800068e:	f000 fb1d 	bl	8000ccc <UT_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000692:	003b      	movs	r3, r7
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000698:	003b      	movs	r3, r7
 800069a:	2200      	movs	r2, #0
 800069c:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800069e:	003a      	movs	r2, r7
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <MX_TIM2_Init+0xb8>)
 80006a2:	0011      	movs	r1, r2
 80006a4:	0018      	movs	r0, r3
 80006a6:	f002 f967 	bl	8002978 <HAL_TIMEx_MasterConfigSynchronization>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d003      	beq.n	80006b6 <MX_TIM2_Init+0xa6>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 80006ae:	4b0a      	ldr	r3, [pc, #40]	; (80006d8 <MX_TIM2_Init+0xc8>)
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 fb0b 	bl	8000ccc <UT_Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim2);
 80006b6:	4b04      	ldr	r3, [pc, #16]	; (80006c8 <MX_TIM2_Init+0xb8>)
 80006b8:	0018      	movs	r0, r3
 80006ba:	f000 f985 	bl	80009c8 <HAL_TIM_MspPostInit>
}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b006      	add	sp, #24
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	20000080 	.word	0x20000080
 80006cc:	00002710 	.word	0x00002710
 80006d0:	080034bc 	.word	0x080034bc
 80006d4:	080034d8 	.word	0x080034d8
 80006d8:	080034fc 	.word	0x080034fc

080006dc <MX_TIM21_Init>:

static void MX_TIM21_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006e2:	2308      	movs	r3, #8
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	0018      	movs	r0, r3
 80006e8:	2310      	movs	r3, #16
 80006ea:	001a      	movs	r2, r3
 80006ec:	2100      	movs	r1, #0
 80006ee:	f002 fe97 	bl	8003420 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006f2:	003b      	movs	r3, r7
 80006f4:	0018      	movs	r0, r3
 80006f6:	2308      	movs	r3, #8
 80006f8:	001a      	movs	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	f002 fe90 	bl	8003420 <memset>

	//Configure timer 21
	htim21.Instance = TIM21;
 8000700:	4b21      	ldr	r3, [pc, #132]	; (8000788 <MX_TIM21_Init+0xac>)
 8000702:	4a22      	ldr	r2, [pc, #136]	; (800078c <MX_TIM21_Init+0xb0>)
 8000704:	601a      	str	r2, [r3, #0]
	htim21.Init.Prescaler = 28; //32MHZ divided by 28. High resolution for microsecond-Delay-Function
 8000706:	4b20      	ldr	r3, [pc, #128]	; (8000788 <MX_TIM21_Init+0xac>)
 8000708:	221c      	movs	r2, #28
 800070a:	605a      	str	r2, [r3, #4]
	htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 800070c:	4b1e      	ldr	r3, [pc, #120]	; (8000788 <MX_TIM21_Init+0xac>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
	htim21.Init.Period = 65535;
 8000712:	4b1d      	ldr	r3, [pc, #116]	; (8000788 <MX_TIM21_Init+0xac>)
 8000714:	4a1e      	ldr	r2, [pc, #120]	; (8000790 <MX_TIM21_Init+0xb4>)
 8000716:	60da      	str	r2, [r3, #12]
	htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000718:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <MX_TIM21_Init+0xac>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
	htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800071e:	4b1a      	ldr	r3, [pc, #104]	; (8000788 <MX_TIM21_Init+0xac>)
 8000720:	2200      	movs	r2, #0
 8000722:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000724:	4b18      	ldr	r3, [pc, #96]	; (8000788 <MX_TIM21_Init+0xac>)
 8000726:	0018      	movs	r0, r3
 8000728:	f001 fd95 	bl	8002256 <HAL_TIM_Base_Init>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d003      	beq.n	8000738 <MX_TIM21_Init+0x5c>
	{
		UT_Error_Handler("HAL_TIM_Base_Init failed!");
 8000730:	4b18      	ldr	r3, [pc, #96]	; (8000794 <MX_TIM21_Init+0xb8>)
 8000732:	0018      	movs	r0, r3
 8000734:	f000 faca 	bl	8000ccc <UT_Error_Handler>
	}	

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000738:	2108      	movs	r1, #8
 800073a:	187b      	adds	r3, r7, r1
 800073c:	2280      	movs	r2, #128	; 0x80
 800073e:	0152      	lsls	r2, r2, #5
 8000740:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000742:	187a      	adds	r2, r7, r1
 8000744:	4b10      	ldr	r3, [pc, #64]	; (8000788 <MX_TIM21_Init+0xac>)
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f001 ff3d 	bl	80025c8 <HAL_TIM_ConfigClockSource>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d003      	beq.n	800075a <MX_TIM21_Init+0x7e>
	{
		UT_Error_Handler("HAL_TIM_ConfigClockSource failed!");
 8000752:	4b11      	ldr	r3, [pc, #68]	; (8000798 <MX_TIM21_Init+0xbc>)
 8000754:	0018      	movs	r0, r3
 8000756:	f000 fab9 	bl	8000ccc <UT_Error_Handler>
	}	

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800075a:	003b      	movs	r3, r7
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000760:	003b      	movs	r3, r7
 8000762:	2200      	movs	r2, #0
 8000764:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000766:	003a      	movs	r2, r7
 8000768:	4b07      	ldr	r3, [pc, #28]	; (8000788 <MX_TIM21_Init+0xac>)
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f002 f903 	bl	8002978 <HAL_TIMEx_MasterConfigSynchronization>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d003      	beq.n	800077e <MX_TIM21_Init+0xa2>
	{
		UT_Error_Handler("HAL_TIMEx_MasterConfigSynchronization failed!");
 8000776:	4b09      	ldr	r3, [pc, #36]	; (800079c <MX_TIM21_Init+0xc0>)
 8000778:	0018      	movs	r0, r3
 800077a:	f000 faa7 	bl	8000ccc <UT_Error_Handler>
	}
}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	b006      	add	sp, #24
 8000784:	bd80      	pop	{r7, pc}
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	20000144 	.word	0x20000144
 800078c:	40010800 	.word	0x40010800
 8000790:	0000ffff 	.word	0x0000ffff
 8000794:	080034bc 	.word	0x080034bc
 8000798:	080034d8 	.word	0x080034d8
 800079c:	080034fc 	.word	0x080034fc

080007a0 <MX_SPI1_Init>:

static void MX_SPI1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
	hspi1.Instance = SPI1;
 80007a4:	4b19      	ldr	r3, [pc, #100]	; (800080c <MX_SPI1_Init+0x6c>)
 80007a6:	4a1a      	ldr	r2, [pc, #104]	; (8000810 <MX_SPI1_Init+0x70>)
 80007a8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_SPI1_Init+0x6c>)
 80007ac:	2282      	movs	r2, #130	; 0x82
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_SPI1_Init+0x6c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_SPI1_Init+0x6c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_SPI1_Init+0x6c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <MX_SPI1_Init+0x6c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_SPI1_Init+0x6c>)
 80007cc:	2280      	movs	r2, #128	; 0x80
 80007ce:	0092      	lsls	r2, r2, #2
 80007d0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; //4 MBits/s
 80007d2:	4b0e      	ldr	r3, [pc, #56]	; (800080c <MX_SPI1_Init+0x6c>)
 80007d4:	2210      	movs	r2, #16
 80007d6:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <MX_SPI1_Init+0x6c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <MX_SPI1_Init+0x6c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <MX_SPI1_Init+0x6c>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <MX_SPI1_Init+0x6c>)
 80007ec:	2207      	movs	r2, #7
 80007ee:	62da      	str	r2, [r3, #44]	; 0x2c

	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007f0:	4b06      	ldr	r3, [pc, #24]	; (800080c <MX_SPI1_Init+0x6c>)
 80007f2:	0018      	movs	r0, r3
 80007f4:	f001 fca6 	bl	8002144 <HAL_SPI_Init>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d003      	beq.n	8000804 <MX_SPI1_Init+0x64>
	{
		UT_Error_Handler("HAL_SPI_Init failed!");
 80007fc:	4b05      	ldr	r3, [pc, #20]	; (8000814 <MX_SPI1_Init+0x74>)
 80007fe:	0018      	movs	r0, r3
 8000800:	f000 fa64 	bl	8000ccc <UT_Error_Handler>
	}
}
 8000804:	46c0      	nop			; (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	20000028 	.word	0x20000028
 8000810:	40013000 	.word	0x40013000
 8000814:	0800352c 	.word	0x0800352c

08000818 <Port_Init>:

static void Port_Init(void)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b08b      	sub	sp, #44	; 0x2c
 800081c:	af00      	add	r7, sp, #0
	//Enable GPIO Ports Clock
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	4b28      	ldr	r3, [pc, #160]	; (80008c0 <Port_Init+0xa8>)
 8000820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000822:	4b27      	ldr	r3, [pc, #156]	; (80008c0 <Port_Init+0xa8>)
 8000824:	2101      	movs	r1, #1
 8000826:	430a      	orrs	r2, r1
 8000828:	62da      	str	r2, [r3, #44]	; 0x2c
 800082a:	4b25      	ldr	r3, [pc, #148]	; (80008c0 <Port_Init+0xa8>)
 800082c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800082e:	2201      	movs	r2, #1
 8000830:	4013      	ands	r3, r2
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000836:	4b22      	ldr	r3, [pc, #136]	; (80008c0 <Port_Init+0xa8>)
 8000838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800083a:	4b21      	ldr	r3, [pc, #132]	; (80008c0 <Port_Init+0xa8>)
 800083c:	2102      	movs	r1, #2
 800083e:	430a      	orrs	r2, r1
 8000840:	62da      	str	r2, [r3, #44]	; 0x2c
 8000842:	4b1f      	ldr	r3, [pc, #124]	; (80008c0 <Port_Init+0xa8>)
 8000844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000846:	2202      	movs	r2, #2
 8000848:	4013      	ands	r3, r2
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800084e:	4b1c      	ldr	r3, [pc, #112]	; (80008c0 <Port_Init+0xa8>)
 8000850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000852:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <Port_Init+0xa8>)
 8000854:	2104      	movs	r1, #4
 8000856:	430a      	orrs	r2, r1
 8000858:	62da      	str	r2, [r3, #44]	; 0x2c
 800085a:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <Port_Init+0xa8>)
 800085c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800085e:	2204      	movs	r2, #4
 8000860:	4013      	ands	r3, r2
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	4b16      	ldr	r3, [pc, #88]	; (80008c0 <Port_Init+0xa8>)
 8000868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800086a:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <Port_Init+0xa8>)
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	430a      	orrs	r2, r1
 8000870:	62da      	str	r2, [r3, #44]	; 0x2c
 8000872:	4b13      	ldr	r3, [pc, #76]	; (80008c0 <Port_Init+0xa8>)
 8000874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000876:	2280      	movs	r2, #128	; 0x80
 8000878:	4013      	ands	r3, r2
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	687b      	ldr	r3, [r7, #4]

	//Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	2414      	movs	r4, #20
 8000880:	193b      	adds	r3, r7, r4
 8000882:	0018      	movs	r0, r3
 8000884:	2314      	movs	r3, #20
 8000886:	001a      	movs	r2, r3
 8000888:	2100      	movs	r1, #0
 800088a:	f002 fdc9 	bl	8003420 <memset>

	//Initialize all Output-Pins of Port B
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800088e:	0021      	movs	r1, r4
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	0052      	lsls	r2, r2, #1
 8000896:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2201      	movs	r2, #1
 800089c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2203      	movs	r2, #3
 80008a8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	4a05      	ldr	r2, [pc, #20]	; (80008c4 <Port_Init+0xac>)
 80008ae:	0019      	movs	r1, r3
 80008b0:	0010      	movs	r0, r2
 80008b2:	f000 fbcb 	bl	800104c <HAL_GPIO_Init>
}
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	b00b      	add	sp, #44	; 0x2c
 80008bc:	bd90      	pop	{r4, r7, pc}
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	40021000 	.word	0x40021000
 80008c4:	50000400 	.word	0x50000400

080008c8 <HAL_TIM_PeriodElapsedCallback>:

//Timed interupt callback function
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{	
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	//Toggle Onboard-LED (1 sec. on and 1 sec. off)
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	005b      	lsls	r3, r3, #1
 80008d4:	4a04      	ldr	r2, [pc, #16]	; (80008e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008d6:	0019      	movs	r1, r3
 80008d8:	0010      	movs	r0, r2
 80008da:	f000 fd52 	bl	8001382 <HAL_GPIO_TogglePin>
}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b002      	add	sp, #8
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	50000400 	.word	0x50000400

080008ec <main>:

int main(void)
{		
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
	//Init stuff
	HAL_Init();
 80008f0:	f000 fa3a 	bl	8000d68 <HAL_Init>
	SystemClock_Config();
 80008f4:	f7ff fdda 	bl	80004ac <SystemClock_Config>
	Port_Init();
 80008f8:	f7ff ff8e 	bl	8000818 <Port_Init>
	MX_TIM2_Init();
 80008fc:	f7ff fe88 	bl	8000610 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8000900:	f7ff fe52 	bl	80005a8 <MX_USART2_UART_Init>
	MX_TIM21_Init();	
 8000904:	f7ff feea 	bl	80006dc <MX_TIM21_Init>
	MX_SPI1_Init();
 8000908:	f7ff ff4a 	bl	80007a0 <MX_SPI1_Init>

	//Start timers
	HAL_TIM_Base_Start_IT(&htim2);	
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <main+0x54>)
 800090e:	0018      	movs	r0, r3
 8000910:	f001 fd26 	bl	8002360 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim21);
 8000914:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <main+0x58>)
 8000916:	0018      	movs	r0, r3
 8000918:	f001 fcde 	bl	80022d8 <HAL_TIM_Base_Start>

	//TFT stuff
	TFT_Init();
 800091c:	f000 f99c 	bl	8000c58 <TFT_Init>

	while (1)
	{				
		TFT_TurnDisplayOff();
 8000920:	f000 f9b5 	bl	8000c8e <TFT_TurnDisplayOff>
		HAL_Delay(500);
 8000924:	23fa      	movs	r3, #250	; 0xfa
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	0018      	movs	r0, r3
 800092a:	f000 fa8d 	bl	8000e48 <HAL_Delay>
		TFT_TurnDisplayOn();
 800092e:	f000 f9a6 	bl	8000c7e <TFT_TurnDisplayOn>
		HAL_Delay(500);
 8000932:	23fa      	movs	r3, #250	; 0xfa
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	0018      	movs	r0, r3
 8000938:	f000 fa86 	bl	8000e48 <HAL_Delay>
		TFT_TurnDisplayOff();
 800093c:	e7f0      	b.n	8000920 <main+0x34>
 800093e:	46c0      	nop			; (mov r8, r8)
 8000940:	20000080 	.word	0x20000080
 8000944:	20000144 	.word	0x20000144

08000948 <HAL_MspInit>:
#include "main.h"

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void HAL_MspInit(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094c:	4b07      	ldr	r3, [pc, #28]	; (800096c <HAL_MspInit+0x24>)
 800094e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000950:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_MspInit+0x24>)
 8000952:	2101      	movs	r1, #1
 8000954:	430a      	orrs	r2, r1
 8000956:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000958:	4b04      	ldr	r3, [pc, #16]	; (800096c <HAL_MspInit+0x24>)
 800095a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <HAL_MspInit+0x24>)
 800095e:	2180      	movs	r1, #128	; 0x80
 8000960:	0549      	lsls	r1, r1, #21
 8000962:	430a      	orrs	r2, r1
 8000964:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	2380      	movs	r3, #128	; 0x80
 800097e:	05db      	lsls	r3, r3, #23
 8000980:	429a      	cmp	r2, r3
 8000982:	d10e      	bne.n	80009a2 <HAL_TIM_Base_MspInit+0x32>
  {
    //Peripheral clock enable
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000984:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <HAL_TIM_Base_MspInit+0x50>)
 8000986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000988:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <HAL_TIM_Base_MspInit+0x50>)
 800098a:	2101      	movs	r1, #1
 800098c:	430a      	orrs	r2, r1
 800098e:	639a      	str	r2, [r3, #56]	; 0x38

    //Enable timed interrupts based on timer 2
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000990:	2200      	movs	r2, #0
 8000992:	2100      	movs	r1, #0
 8000994:	200f      	movs	r0, #15
 8000996:	f000 fb27 	bl	8000fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800099a:	200f      	movs	r0, #15
 800099c:	f000 fb39 	bl	8001012 <HAL_NVIC_EnableIRQ>
  else if(htim_base->Instance==TIM21)
  {
    //Peripheral clock enable
    __HAL_RCC_TIM21_CLK_ENABLE();
  }
}
 80009a0:	e00a      	b.n	80009b8 <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM21)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a07      	ldr	r2, [pc, #28]	; (80009c4 <HAL_TIM_Base_MspInit+0x54>)
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d105      	bne.n	80009b8 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM21_CLK_ENABLE();
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <HAL_TIM_Base_MspInit+0x50>)
 80009ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b0:	4b03      	ldr	r3, [pc, #12]	; (80009c0 <HAL_TIM_Base_MspInit+0x50>)
 80009b2:	2104      	movs	r1, #4
 80009b4:	430a      	orrs	r2, r1
 80009b6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b002      	add	sp, #8
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40010800 	.word	0x40010800

080009c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]

}
 80009d0:	46c0      	nop			; (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <HAL_UART_MspInit>:
    __HAL_RCC_TIM21_CLK_DISABLE();
  }
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009d8:	b590      	push	{r4, r7, lr}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	240c      	movs	r4, #12
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	0018      	movs	r0, r3
 80009e6:	2314      	movs	r3, #20
 80009e8:	001a      	movs	r2, r3
 80009ea:	2100      	movs	r1, #0
 80009ec:	f002 fd18 	bl	8003420 <memset>
  if(huart->Instance==USART2)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a12      	ldr	r2, [pc, #72]	; (8000a40 <HAL_UART_MspInit+0x68>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d11d      	bne.n	8000a36 <HAL_UART_MspInit+0x5e>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 80009fa:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <HAL_UART_MspInit+0x6c>)
 80009fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009fe:	4b11      	ldr	r3, [pc, #68]	; (8000a44 <HAL_UART_MspInit+0x6c>)
 8000a00:	2180      	movs	r1, #128	; 0x80
 8000a02:	0289      	lsls	r1, r1, #10
 8000a04:	430a      	orrs	r2, r1
 8000a06:	639a      	str	r2, [r3, #56]	; 0x38

    //USART2 GPIO Configuration
    //PA2     ------> USART2_TX
    //PA3     ------> USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8000a08:	0021      	movs	r1, r4
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	220c      	movs	r2, #12
 8000a0e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2202      	movs	r2, #2
 8000a14:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	187b      	adds	r3, r7, r1
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1c:	187b      	adds	r3, r7, r1
 8000a1e:	2203      	movs	r2, #3
 8000a20:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2204      	movs	r2, #4
 8000a26:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a28:	187a      	adds	r2, r7, r1
 8000a2a:	23a0      	movs	r3, #160	; 0xa0
 8000a2c:	05db      	lsls	r3, r3, #23
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f000 fb0b 	bl	800104c <HAL_GPIO_Init>
  }
}
 8000a36:	46c0      	nop			; (mov r8, r8)
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b009      	add	sp, #36	; 0x24
 8000a3c:	bd90      	pop	{r4, r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	40004400 	.word	0x40004400
 8000a44:	40021000 	.word	0x40021000

08000a48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a48:	b590      	push	{r4, r7, lr}
 8000a4a:	b089      	sub	sp, #36	; 0x24
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	240c      	movs	r4, #12
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	0018      	movs	r0, r3
 8000a56:	2314      	movs	r3, #20
 8000a58:	001a      	movs	r2, r3
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	f002 fce0 	bl	8003420 <memset>
  if(hspi->Instance==SPI1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a18      	ldr	r2, [pc, #96]	; (8000ac8 <HAL_SPI_MspInit+0x80>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d129      	bne.n	8000abe <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <HAL_SPI_MspInit+0x84>)
 8000a6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a6e:	4b17      	ldr	r3, [pc, #92]	; (8000acc <HAL_SPI_MspInit+0x84>)
 8000a70:	2180      	movs	r1, #128	; 0x80
 8000a72:	0149      	lsls	r1, r1, #5
 8000a74:	430a      	orrs	r2, r1
 8000a76:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <HAL_SPI_MspInit+0x84>)
 8000a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a7c:	4b13      	ldr	r3, [pc, #76]	; (8000acc <HAL_SPI_MspInit+0x84>)
 8000a7e:	2101      	movs	r1, #1
 8000a80:	430a      	orrs	r2, r1
 8000a82:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <HAL_SPI_MspInit+0x84>)
 8000a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a88:	2201      	movs	r2, #1
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	60bb      	str	r3, [r7, #8]
 8000a8e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a90:	0021      	movs	r1, r4
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	22e0      	movs	r2, #224	; 0xe0
 8000a96:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2202      	movs	r2, #2
 8000a9c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2203      	movs	r2, #3
 8000aa8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2200      	movs	r2, #0
 8000aae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab0:	187a      	adds	r2, r7, r1
 8000ab2:	23a0      	movs	r3, #160	; 0xa0
 8000ab4:	05db      	lsls	r3, r3, #23
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f000 fac7 	bl	800104c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b009      	add	sp, #36	; 0x24
 8000ac4:	bd90      	pop	{r4, r7, pc}
 8000ac6:	46c0      	nop			; (mov r8, r8)
 8000ac8:	40013000 	.word	0x40013000
 8000acc:	40021000 	.word	0x40021000

08000ad0 <NMI_Handler>:
#include "stm32l0xx_it.h"

extern TIM_HandleTypeDef htim2;

void NMI_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <NMI_Handler+0x4>

08000ad6 <HardFault_Handler>:

  }
}

void HardFault_Handler(void)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	af00      	add	r7, sp, #0
  while (1)
 8000ada:	e7fe      	b.n	8000ada <HardFault_Handler+0x4>

08000adc <SVC_Handler>:

  }
}

void SVC_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0

}
 8000ae0:	46c0      	nop			; (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <PendSV_Handler>:


void PendSV_Handler(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	af00      	add	r7, sp, #0

}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000af4:	f000 f98c 	bl	8000e10 <HAL_IncTick>
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <EXTI4_15_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l0xx.s).                    */
/******************************************************************************/

void EXTI4_15_IRQHandler(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
  
}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}

08000b08 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&htim2);
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <TIM2_IRQHandler+0x14>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f001 fc72 	bl	80023f8 <HAL_TIM_IRQHandler>
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	20000080 	.word	0x20000080

08000b20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <TFT_PortInit>:
#define D7  GPIOB, GPIO_PIN_7

// ----- Private functions ----- 

void TFT_PortInit()
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
    //Create init struct
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b32:	1d3b      	adds	r3, r7, #4
 8000b34:	0018      	movs	r0, r3
 8000b36:	2314      	movs	r3, #20
 8000b38:	001a      	movs	r2, r3
 8000b3a:	2100      	movs	r1, #0
 8000b3c:	f002 fc70 	bl	8003420 <memset>

	//Initialize all Output-Pins of Port A
	GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	22f8      	movs	r2, #248	; 0xf8
 8000b44:	0092      	lsls	r2, r2, #2
 8000b46:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	1d3a      	adds	r2, r7, #4
 8000b56:	23a0      	movs	r3, #160	; 0xa0
 8000b58:	05db      	lsls	r3, r3, #23
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f000 fa75 	bl	800104c <HAL_GPIO_Init>

	//Initialize all Output-Pins of Port B
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	22ff      	movs	r2, #255	; 0xff
 8000b66:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b68:	1d3b      	adds	r3, r7, #4
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	2200      	movs	r2, #0
 8000b72:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	4a17      	ldr	r2, [pc, #92]	; (8000bd4 <TFT_PortInit+0xa8>)
 8000b78:	0019      	movs	r1, r3
 8000b7a:	0010      	movs	r0, r2
 8000b7c:	f000 fa66 	bl	800104c <HAL_GPIO_Init>

    //Set default states
    HAL_GPIO_WritePin(RST, 1);
 8000b80:	23a0      	movs	r3, #160	; 0xa0
 8000b82:	05db      	lsls	r3, r3, #23
 8000b84:	2201      	movs	r2, #1
 8000b86:	2120      	movs	r1, #32
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 fbdd 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS, 1);
 8000b8e:	23a0      	movs	r3, #160	; 0xa0
 8000b90:	05db      	lsls	r3, r3, #23
 8000b92:	2201      	movs	r2, #1
 8000b94:	2140      	movs	r1, #64	; 0x40
 8000b96:	0018      	movs	r0, r3
 8000b98:	f000 fbd6 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS, 1);
 8000b9c:	23a0      	movs	r3, #160	; 0xa0
 8000b9e:	05db      	lsls	r3, r3, #23
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f000 fbcf 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(WR, 1);
 8000baa:	2380      	movs	r3, #128	; 0x80
 8000bac:	0059      	lsls	r1, r3, #1
 8000bae:	23a0      	movs	r3, #160	; 0xa0
 8000bb0:	05db      	lsls	r3, r3, #23
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f000 fbc7 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RD, 1);
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	0099      	lsls	r1, r3, #2
 8000bbe:	23a0      	movs	r3, #160	; 0xa0
 8000bc0:	05db      	lsls	r3, r3, #23
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f000 fbbf 	bl	8001348 <HAL_GPIO_WritePin>
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	b006      	add	sp, #24
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	50000400 	.word	0x50000400

08000bd8 <TFT_SendCmd>:

void TFT_SendCmd(uint8_t command)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	0002      	movs	r2, r0
 8000be0:	1dfb      	adds	r3, r7, #7
 8000be2:	701a      	strb	r2, [r3, #0]
    //Begin transmission
    HAL_GPIO_WritePin(CS, 0);
 8000be4:	23a0      	movs	r3, #160	; 0xa0
 8000be6:	05db      	lsls	r3, r3, #23
 8000be8:	2200      	movs	r2, #0
 8000bea:	2140      	movs	r1, #64	; 0x40
 8000bec:	0018      	movs	r0, r3
 8000bee:	f000 fbab 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS, 0);
 8000bf2:	23a0      	movs	r3, #160	; 0xa0
 8000bf4:	05db      	lsls	r3, r3, #23
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 fba4 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(WR, 0);
 8000c00:	2380      	movs	r3, #128	; 0x80
 8000c02:	0059      	lsls	r1, r3, #1
 8000c04:	23a0      	movs	r3, #160	; 0xa0
 8000c06:	05db      	lsls	r3, r3, #23
 8000c08:	2200      	movs	r2, #0
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f000 fb9c 	bl	8001348 <HAL_GPIO_WritePin>

    //Set data
    GPIOB->BRR = 0x00ff;                //Clear lower 8 bits                (GPIO bit reset register)
 8000c10:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <TFT_SendCmd+0x7c>)
 8000c12:	22ff      	movs	r2, #255	; 0xff
 8000c14:	629a      	str	r2, [r3, #40]	; 0x28
    GPIOB->BSRR = (command & 0x00ff);   //Set lower 8 bits to command       (GPIO port bit set/reset register)
 8000c16:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <TFT_SendCmd+0x7c>)
 8000c18:	1dfa      	adds	r2, r7, #7
 8000c1a:	7812      	ldrb	r2, [r2, #0]
 8000c1c:	619a      	str	r2, [r3, #24]

    //End transmission
    HAL_GPIO_WritePin(WR, 1);
 8000c1e:	2380      	movs	r3, #128	; 0x80
 8000c20:	0059      	lsls	r1, r3, #1
 8000c22:	23a0      	movs	r3, #160	; 0xa0
 8000c24:	05db      	lsls	r3, r3, #23
 8000c26:	2201      	movs	r2, #1
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f000 fb8d 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS, 1);
 8000c2e:	23a0      	movs	r3, #160	; 0xa0
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	2201      	movs	r2, #1
 8000c34:	2180      	movs	r1, #128	; 0x80
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 fb86 	bl	8001348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS, 1);
 8000c3c:	23a0      	movs	r3, #160	; 0xa0
 8000c3e:	05db      	lsls	r3, r3, #23
 8000c40:	2201      	movs	r2, #1
 8000c42:	2140      	movs	r1, #64	; 0x40
 8000c44:	0018      	movs	r0, r3
 8000c46:	f000 fb7f 	bl	8001348 <HAL_GPIO_WritePin>
}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	b002      	add	sp, #8
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	50000400 	.word	0x50000400

08000c58 <TFT_Init>:

// ----- Public Functions ----- 

void TFT_Init()
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
    TFT_PortInit();
 8000c5c:	f7ff ff66 	bl	8000b2c <TFT_PortInit>

    //Software reset
    TFT_SendCmd(0x01);
 8000c60:	2001      	movs	r0, #1
 8000c62:	f7ff ffb9 	bl	8000bd8 <TFT_SendCmd>
    HAL_Delay(50);
 8000c66:	2032      	movs	r0, #50	; 0x32
 8000c68:	f000 f8ee 	bl	8000e48 <HAL_Delay>

    //Exit sleep
    TFT_SendCmd(0x11);
 8000c6c:	2011      	movs	r0, #17
 8000c6e:	f7ff ffb3 	bl	8000bd8 <TFT_SendCmd>
    HAL_Delay(50);   
 8000c72:	2032      	movs	r0, #50	; 0x32
 8000c74:	f000 f8e8 	bl	8000e48 <HAL_Delay>
}
 8000c78:	46c0      	nop			; (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <TFT_TurnDisplayOn>:

void TFT_TurnDisplayOn()
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0
    TFT_SendCmd(0x29);
 8000c82:	2029      	movs	r0, #41	; 0x29
 8000c84:	f7ff ffa8 	bl	8000bd8 <TFT_SendCmd>
}
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <TFT_TurnDisplayOff>:

void TFT_TurnDisplayOff()
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0
    TFT_SendCmd(0x28);
 8000c92:	2028      	movs	r0, #40	; 0x28
 8000c94:	f7ff ffa0 	bl	8000bd8 <TFT_SendCmd>
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <UT_PrintMsg>:
#include "utility.h"

void UT_PrintMsg(char* msg)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	0018      	movs	r0, r3
 8000cac:	f7ff fa2c 	bl	8000108 <strlen>
 8000cb0:	0003      	movs	r3, r0
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	425b      	negs	r3, r3
 8000cb8:	6879      	ldr	r1, [r7, #4]
 8000cba:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <UT_PrintMsg+0x28>)
 8000cbc:	f001 ff08 	bl	8002ad0 <HAL_UART_Transmit>
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	200000c0 	.word	0x200000c0

08000ccc <UT_Error_Handler>:
	UT_PrintMsg(buffer);
	va_end(args);
}

void UT_Error_Handler(char* err_msg)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd4:	b672      	cpsid	i
}
 8000cd6:	46c0      	nop			; (mov r8, r8)
    __disable_irq();
    while (1)
	{
    	UT_PrintMsg(err_msg);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f7ff ffe0 	bl	8000ca0 <UT_PrintMsg>
 8000ce0:	e7fa      	b.n	8000cd8 <UT_Error_Handler+0xc>
	...

08000ce4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ce4:	4813      	ldr	r0, [pc, #76]	; (8000d34 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000ce6:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000ce8:	4813      	ldr	r0, [pc, #76]	; (8000d38 <LoopForever+0x6>)
    LDR R1, [R0]
 8000cea:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000cec:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000cee:	4a13      	ldr	r2, [pc, #76]	; (8000d3c <LoopForever+0xa>)
    CMP R1, R2
 8000cf0:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000cf2:	d105      	bne.n	8000d00 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000cf4:	4812      	ldr	r0, [pc, #72]	; (8000d40 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000cf6:	4913      	ldr	r1, [pc, #76]	; (8000d44 <LoopForever+0x12>)
    STR R1, [R0]
 8000cf8:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000cfa:	4813      	ldr	r0, [pc, #76]	; (8000d48 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000cfc:	4913      	ldr	r1, [pc, #76]	; (8000d4c <LoopForever+0x1a>)
    STR R1, [R0]
 8000cfe:	6001      	str	r1, [r0, #0]

08000d00 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d00:	4813      	ldr	r0, [pc, #76]	; (8000d50 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000d02:	4914      	ldr	r1, [pc, #80]	; (8000d54 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000d04:	4a14      	ldr	r2, [pc, #80]	; (8000d58 <LoopForever+0x26>)
  movs r3, #0
 8000d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d08:	e002      	b.n	8000d10 <LoopCopyDataInit>

08000d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0e:	3304      	adds	r3, #4

08000d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d14:	d3f9      	bcc.n	8000d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d16:	4a11      	ldr	r2, [pc, #68]	; (8000d5c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000d18:	4c11      	ldr	r4, [pc, #68]	; (8000d60 <LoopForever+0x2e>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d1c:	e001      	b.n	8000d22 <LoopFillZerobss>

08000d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d20:	3204      	adds	r2, #4

08000d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d24:	d3fb      	bcc.n	8000d1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d26:	f7ff fefb 	bl	8000b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d2a:	f002 fb55 	bl	80033d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d2e:	f7ff fddd 	bl	80008ec <main>

08000d32 <LoopForever>:

LoopForever:
    b LoopForever
 8000d32:	e7fe      	b.n	8000d32 <LoopForever>
   ldr   r0, =_estack
 8000d34:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 8000d38:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000d3c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000d40:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000d44:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000d48:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000d4c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d58:	080035c0 	.word	0x080035c0
  ldr r2, =_sbss
 8000d5c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d60:	20000188 	.word	0x20000188

08000d64 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC1_IRQHandler>
	...

08000d68 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d6e:	1dfb      	adds	r3, r7, #7
 8000d70:	2200      	movs	r2, #0
 8000d72:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d74:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <HAL_Init+0x3c>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4b0a      	ldr	r3, [pc, #40]	; (8000da4 <HAL_Init+0x3c>)
 8000d7a:	2140      	movs	r1, #64	; 0x40
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d80:	2000      	movs	r0, #0
 8000d82:	f000 f811 	bl	8000da8 <HAL_InitTick>
 8000d86:	1e03      	subs	r3, r0, #0
 8000d88:	d003      	beq.n	8000d92 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d8a:	1dfb      	adds	r3, r7, #7
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	701a      	strb	r2, [r3, #0]
 8000d90:	e001      	b.n	8000d96 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d92:	f7ff fdd9 	bl	8000948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d96:	1dfb      	adds	r3, r7, #7
 8000d98:	781b      	ldrb	r3, [r3, #0]
}
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	b002      	add	sp, #8
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	46c0      	nop			; (mov r8, r8)
 8000da4:	40022000 	.word	0x40022000

08000da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da8:	b590      	push	{r4, r7, lr}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <HAL_InitTick+0x5c>)
 8000db2:	681c      	ldr	r4, [r3, #0]
 8000db4:	4b14      	ldr	r3, [pc, #80]	; (8000e08 <HAL_InitTick+0x60>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	0019      	movs	r1, r3
 8000dba:	23fa      	movs	r3, #250	; 0xfa
 8000dbc:	0098      	lsls	r0, r3, #2
 8000dbe:	f7ff f9ab 	bl	8000118 <__udivsi3>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	0019      	movs	r1, r3
 8000dc6:	0020      	movs	r0, r4
 8000dc8:	f7ff f9a6 	bl	8000118 <__udivsi3>
 8000dcc:	0003      	movs	r3, r0
 8000dce:	0018      	movs	r0, r3
 8000dd0:	f000 f92f 	bl	8001032 <HAL_SYSTICK_Config>
 8000dd4:	1e03      	subs	r3, r0, #0
 8000dd6:	d001      	beq.n	8000ddc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e00f      	b.n	8000dfc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b03      	cmp	r3, #3
 8000de0:	d80b      	bhi.n	8000dfa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	2301      	movs	r3, #1
 8000de6:	425b      	negs	r3, r3
 8000de8:	2200      	movs	r2, #0
 8000dea:	0018      	movs	r0, r3
 8000dec:	f000 f8fc 	bl	8000fe8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <HAL_InitTick+0x64>)
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000df6:	2300      	movs	r3, #0
 8000df8:	e000      	b.n	8000dfc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
}
 8000dfc:	0018      	movs	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b003      	add	sp, #12
 8000e02:	bd90      	pop	{r4, r7, pc}
 8000e04:	20000000 	.word	0x20000000
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	20000004 	.word	0x20000004

08000e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e14:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <HAL_IncTick+0x1c>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	001a      	movs	r2, r3
 8000e1a:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <HAL_IncTick+0x20>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	18d2      	adds	r2, r2, r3
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <HAL_IncTick+0x20>)
 8000e22:	601a      	str	r2, [r3, #0]
}
 8000e24:	46c0      	nop			; (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	20000008 	.word	0x20000008
 8000e30:	20000184 	.word	0x20000184

08000e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  return uwTick;
 8000e38:	4b02      	ldr	r3, [pc, #8]	; (8000e44 <HAL_GetTick+0x10>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
}
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	46c0      	nop			; (mov r8, r8)
 8000e44:	20000184 	.word	0x20000184

08000e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e50:	f7ff fff0 	bl	8000e34 <HAL_GetTick>
 8000e54:	0003      	movs	r3, r0
 8000e56:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	d005      	beq.n	8000e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e62:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <HAL_Delay+0x44>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	001a      	movs	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	189b      	adds	r3, r3, r2
 8000e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	f7ff ffe0 	bl	8000e34 <HAL_GetTick>
 8000e74:	0002      	movs	r2, r0
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d8f7      	bhi.n	8000e70 <HAL_Delay+0x28>
  {
  }
}
 8000e80:	46c0      	nop			; (mov r8, r8)
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	46bd      	mov	sp, r7
 8000e86:	b004      	add	sp, #16
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	46c0      	nop			; (mov r8, r8)
 8000e8c:	20000008 	.word	0x20000008

08000e90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	0002      	movs	r2, r0
 8000e98:	1dfb      	adds	r3, r7, #7
 8000e9a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	1dfb      	adds	r3, r7, #7
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b7f      	cmp	r3, #127	; 0x7f
 8000ea2:	d809      	bhi.n	8000eb8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ea4:	1dfb      	adds	r3, r7, #7
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	231f      	movs	r3, #31
 8000eac:	401a      	ands	r2, r3
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <__NVIC_EnableIRQ+0x30>)
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	4091      	lsls	r1, r2
 8000eb4:	000a      	movs	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
  }
}
 8000eb8:	46c0      	nop			; (mov r8, r8)
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b002      	add	sp, #8
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	e000e100 	.word	0xe000e100

08000ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	0002      	movs	r2, r0
 8000ecc:	6039      	str	r1, [r7, #0]
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ed2:	1dfb      	adds	r3, r7, #7
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ed8:	d828      	bhi.n	8000f2c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eda:	4a2f      	ldr	r2, [pc, #188]	; (8000f98 <__NVIC_SetPriority+0xd4>)
 8000edc:	1dfb      	adds	r3, r7, #7
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	b25b      	sxtb	r3, r3
 8000ee2:	089b      	lsrs	r3, r3, #2
 8000ee4:	33c0      	adds	r3, #192	; 0xc0
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	589b      	ldr	r3, [r3, r2]
 8000eea:	1dfa      	adds	r2, r7, #7
 8000eec:	7812      	ldrb	r2, [r2, #0]
 8000eee:	0011      	movs	r1, r2
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	400a      	ands	r2, r1
 8000ef4:	00d2      	lsls	r2, r2, #3
 8000ef6:	21ff      	movs	r1, #255	; 0xff
 8000ef8:	4091      	lsls	r1, r2
 8000efa:	000a      	movs	r2, r1
 8000efc:	43d2      	mvns	r2, r2
 8000efe:	401a      	ands	r2, r3
 8000f00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	019b      	lsls	r3, r3, #6
 8000f06:	22ff      	movs	r2, #255	; 0xff
 8000f08:	401a      	ands	r2, r3
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	0018      	movs	r0, r3
 8000f10:	2303      	movs	r3, #3
 8000f12:	4003      	ands	r3, r0
 8000f14:	00db      	lsls	r3, r3, #3
 8000f16:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f18:	481f      	ldr	r0, [pc, #124]	; (8000f98 <__NVIC_SetPriority+0xd4>)
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b25b      	sxtb	r3, r3
 8000f20:	089b      	lsrs	r3, r3, #2
 8000f22:	430a      	orrs	r2, r1
 8000f24:	33c0      	adds	r3, #192	; 0xc0
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f2a:	e031      	b.n	8000f90 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f2c:	4a1b      	ldr	r2, [pc, #108]	; (8000f9c <__NVIC_SetPriority+0xd8>)
 8000f2e:	1dfb      	adds	r3, r7, #7
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	0019      	movs	r1, r3
 8000f34:	230f      	movs	r3, #15
 8000f36:	400b      	ands	r3, r1
 8000f38:	3b08      	subs	r3, #8
 8000f3a:	089b      	lsrs	r3, r3, #2
 8000f3c:	3306      	adds	r3, #6
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	18d3      	adds	r3, r2, r3
 8000f42:	3304      	adds	r3, #4
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	1dfa      	adds	r2, r7, #7
 8000f48:	7812      	ldrb	r2, [r2, #0]
 8000f4a:	0011      	movs	r1, r2
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	400a      	ands	r2, r1
 8000f50:	00d2      	lsls	r2, r2, #3
 8000f52:	21ff      	movs	r1, #255	; 0xff
 8000f54:	4091      	lsls	r1, r2
 8000f56:	000a      	movs	r2, r1
 8000f58:	43d2      	mvns	r2, r2
 8000f5a:	401a      	ands	r2, r3
 8000f5c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	019b      	lsls	r3, r3, #6
 8000f62:	22ff      	movs	r2, #255	; 0xff
 8000f64:	401a      	ands	r2, r3
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	4003      	ands	r3, r0
 8000f70:	00db      	lsls	r3, r3, #3
 8000f72:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f74:	4809      	ldr	r0, [pc, #36]	; (8000f9c <__NVIC_SetPriority+0xd8>)
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	001c      	movs	r4, r3
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	4023      	ands	r3, r4
 8000f80:	3b08      	subs	r3, #8
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	430a      	orrs	r2, r1
 8000f86:	3306      	adds	r3, #6
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	18c3      	adds	r3, r0, r3
 8000f8c:	3304      	adds	r3, #4
 8000f8e:	601a      	str	r2, [r3, #0]
}
 8000f90:	46c0      	nop			; (mov r8, r8)
 8000f92:	46bd      	mov	sp, r7
 8000f94:	b003      	add	sp, #12
 8000f96:	bd90      	pop	{r4, r7, pc}
 8000f98:	e000e100 	.word	0xe000e100
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	1e5a      	subs	r2, r3, #1
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	045b      	lsls	r3, r3, #17
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d301      	bcc.n	8000fb8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	e010      	b.n	8000fda <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fb8:	4b0a      	ldr	r3, [pc, #40]	; (8000fe4 <SysTick_Config+0x44>)
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	3a01      	subs	r2, #1
 8000fbe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	425b      	negs	r3, r3
 8000fc4:	2103      	movs	r1, #3
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f7ff ff7c 	bl	8000ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <SysTick_Config+0x44>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd2:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <SysTick_Config+0x44>)
 8000fd4:	2207      	movs	r2, #7
 8000fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b002      	add	sp, #8
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	210f      	movs	r1, #15
 8000ff4:	187b      	adds	r3, r7, r1
 8000ff6:	1c02      	adds	r2, r0, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ffa:	68ba      	ldr	r2, [r7, #8]
 8000ffc:	187b      	adds	r3, r7, r1
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	b25b      	sxtb	r3, r3
 8001002:	0011      	movs	r1, r2
 8001004:	0018      	movs	r0, r3
 8001006:	f7ff ff5d 	bl	8000ec4 <__NVIC_SetPriority>
}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b004      	add	sp, #16
 8001010:	bd80      	pop	{r7, pc}

08001012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	0002      	movs	r2, r0
 800101a:	1dfb      	adds	r3, r7, #7
 800101c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800101e:	1dfb      	adds	r3, r7, #7
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b25b      	sxtb	r3, r3
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff ff33 	bl	8000e90 <__NVIC_EnableIRQ>
}
 800102a:	46c0      	nop			; (mov r8, r8)
 800102c:	46bd      	mov	sp, r7
 800102e:	b002      	add	sp, #8
 8001030:	bd80      	pop	{r7, pc}

08001032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	0018      	movs	r0, r3
 800103e:	f7ff ffaf 	bl	8000fa0 <SysTick_Config>
 8001042:	0003      	movs	r3, r0
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001062:	e155      	b.n	8001310 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2101      	movs	r1, #1
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	4091      	lsls	r1, r2
 800106e:	000a      	movs	r2, r1
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d100      	bne.n	800107c <HAL_GPIO_Init+0x30>
 800107a:	e146      	b.n	800130a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d00b      	beq.n	800109c <HAL_GPIO_Init+0x50>
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b02      	cmp	r3, #2
 800108a:	d007      	beq.n	800109c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001090:	2b11      	cmp	r3, #17
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	2b12      	cmp	r3, #18
 800109a:	d130      	bne.n	80010fe <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	409a      	lsls	r2, r3
 80010aa:	0013      	movs	r3, r2
 80010ac:	43da      	mvns	r2, r3
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4013      	ands	r3, r2
 80010b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	68da      	ldr	r2, [r3, #12]
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	409a      	lsls	r2, r3
 80010be:	0013      	movs	r3, r2
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010d2:	2201      	movs	r2, #1
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	409a      	lsls	r2, r3
 80010d8:	0013      	movs	r3, r2
 80010da:	43da      	mvns	r2, r3
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	4013      	ands	r3, r2
 80010e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	091b      	lsrs	r3, r3, #4
 80010e8:	2201      	movs	r2, #1
 80010ea:	401a      	ands	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	409a      	lsls	r2, r3
 80010f0:	0013      	movs	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	2203      	movs	r2, #3
 800110a:	409a      	lsls	r2, r3
 800110c:	0013      	movs	r3, r2
 800110e:	43da      	mvns	r2, r3
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	4013      	ands	r3, r2
 8001114:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	409a      	lsls	r2, r3
 8001120:	0013      	movs	r3, r2
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	4313      	orrs	r3, r2
 8001126:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	2b02      	cmp	r3, #2
 8001134:	d003      	beq.n	800113e <HAL_GPIO_Init+0xf2>
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b12      	cmp	r3, #18
 800113c:	d123      	bne.n	8001186 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	08da      	lsrs	r2, r3, #3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3208      	adds	r2, #8
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	58d3      	ldr	r3, [r2, r3]
 800114a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	2207      	movs	r2, #7
 8001150:	4013      	ands	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	220f      	movs	r2, #15
 8001156:	409a      	lsls	r2, r3
 8001158:	0013      	movs	r3, r2
 800115a:	43da      	mvns	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	2107      	movs	r1, #7
 800116a:	400b      	ands	r3, r1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	409a      	lsls	r2, r3
 8001170:	0013      	movs	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	08da      	lsrs	r2, r3, #3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3208      	adds	r2, #8
 8001180:	0092      	lsls	r2, r2, #2
 8001182:	6939      	ldr	r1, [r7, #16]
 8001184:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	2203      	movs	r2, #3
 8001192:	409a      	lsls	r2, r3
 8001194:	0013      	movs	r3, r2
 8001196:	43da      	mvns	r2, r3
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2203      	movs	r2, #3
 80011a4:	401a      	ands	r2, r3
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	409a      	lsls	r2, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	2380      	movs	r3, #128	; 0x80
 80011c0:	055b      	lsls	r3, r3, #21
 80011c2:	4013      	ands	r3, r2
 80011c4:	d100      	bne.n	80011c8 <HAL_GPIO_Init+0x17c>
 80011c6:	e0a0      	b.n	800130a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c8:	4b57      	ldr	r3, [pc, #348]	; (8001328 <HAL_GPIO_Init+0x2dc>)
 80011ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011cc:	4b56      	ldr	r3, [pc, #344]	; (8001328 <HAL_GPIO_Init+0x2dc>)
 80011ce:	2101      	movs	r1, #1
 80011d0:	430a      	orrs	r2, r1
 80011d2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80011d4:	4a55      	ldr	r2, [pc, #340]	; (800132c <HAL_GPIO_Init+0x2e0>)
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	089b      	lsrs	r3, r3, #2
 80011da:	3302      	adds	r3, #2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	589b      	ldr	r3, [r3, r2]
 80011e0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	2203      	movs	r2, #3
 80011e6:	4013      	ands	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	220f      	movs	r2, #15
 80011ec:	409a      	lsls	r2, r3
 80011ee:	0013      	movs	r3, r2
 80011f0:	43da      	mvns	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	23a0      	movs	r3, #160	; 0xa0
 80011fc:	05db      	lsls	r3, r3, #23
 80011fe:	429a      	cmp	r2, r3
 8001200:	d01f      	beq.n	8001242 <HAL_GPIO_Init+0x1f6>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <HAL_GPIO_Init+0x2e4>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d019      	beq.n	800123e <HAL_GPIO_Init+0x1f2>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a49      	ldr	r2, [pc, #292]	; (8001334 <HAL_GPIO_Init+0x2e8>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d013      	beq.n	800123a <HAL_GPIO_Init+0x1ee>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a48      	ldr	r2, [pc, #288]	; (8001338 <HAL_GPIO_Init+0x2ec>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d00d      	beq.n	8001236 <HAL_GPIO_Init+0x1ea>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a47      	ldr	r2, [pc, #284]	; (800133c <HAL_GPIO_Init+0x2f0>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d007      	beq.n	8001232 <HAL_GPIO_Init+0x1e6>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a46      	ldr	r2, [pc, #280]	; (8001340 <HAL_GPIO_Init+0x2f4>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d101      	bne.n	800122e <HAL_GPIO_Init+0x1e2>
 800122a:	2305      	movs	r3, #5
 800122c:	e00a      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 800122e:	2306      	movs	r3, #6
 8001230:	e008      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 8001232:	2304      	movs	r3, #4
 8001234:	e006      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 8001236:	2303      	movs	r3, #3
 8001238:	e004      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 800123a:	2302      	movs	r3, #2
 800123c:	e002      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <HAL_GPIO_Init+0x1f8>
 8001242:	2300      	movs	r3, #0
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	2103      	movs	r1, #3
 8001248:	400a      	ands	r2, r1
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	4093      	lsls	r3, r2
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001254:	4935      	ldr	r1, [pc, #212]	; (800132c <HAL_GPIO_Init+0x2e0>)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3302      	adds	r3, #2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001262:	4b38      	ldr	r3, [pc, #224]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	43da      	mvns	r2, r3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	025b      	lsls	r3, r3, #9
 800127a:	4013      	ands	r3, r2
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001286:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800128c:	4b2d      	ldr	r3, [pc, #180]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43da      	mvns	r2, r3
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	029b      	lsls	r3, r3, #10
 80012a4:	4013      	ands	r3, r2
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012b0:	4b24      	ldr	r3, [pc, #144]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b6:	4b23      	ldr	r3, [pc, #140]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43da      	mvns	r2, r3
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	2380      	movs	r3, #128	; 0x80
 80012cc:	035b      	lsls	r3, r3, #13
 80012ce:	4013      	ands	r3, r2
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012da:	4b1a      	ldr	r3, [pc, #104]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	43da      	mvns	r2, r3
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	039b      	lsls	r3, r3, #14
 80012f8:	4013      	ands	r3, r2
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <HAL_GPIO_Init+0x2f8>)
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	3301      	adds	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	40da      	lsrs	r2, r3
 8001318:	1e13      	subs	r3, r2, #0
 800131a:	d000      	beq.n	800131e <HAL_GPIO_Init+0x2d2>
 800131c:	e6a2      	b.n	8001064 <HAL_GPIO_Init+0x18>
  }
}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	46c0      	nop			; (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b006      	add	sp, #24
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40021000 	.word	0x40021000
 800132c:	40010000 	.word	0x40010000
 8001330:	50000400 	.word	0x50000400
 8001334:	50000800 	.word	0x50000800
 8001338:	50000c00 	.word	0x50000c00
 800133c:	50001000 	.word	0x50001000
 8001340:	50001c00 	.word	0x50001c00
 8001344:	40010400 	.word	0x40010400

08001348 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	0008      	movs	r0, r1
 8001352:	0011      	movs	r1, r2
 8001354:	1cbb      	adds	r3, r7, #2
 8001356:	1c02      	adds	r2, r0, #0
 8001358:	801a      	strh	r2, [r3, #0]
 800135a:	1c7b      	adds	r3, r7, #1
 800135c:	1c0a      	adds	r2, r1, #0
 800135e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001360:	1c7b      	adds	r3, r7, #1
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d004      	beq.n	8001372 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001368:	1cbb      	adds	r3, r7, #2
 800136a:	881a      	ldrh	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001370:	e003      	b.n	800137a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001372:	1cbb      	adds	r3, r7, #2
 8001374:	881a      	ldrh	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	629a      	str	r2, [r3, #40]	; 0x28
}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b002      	add	sp, #8
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b084      	sub	sp, #16
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	000a      	movs	r2, r1
 800138c:	1cbb      	adds	r3, r7, #2
 800138e:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	695b      	ldr	r3, [r3, #20]
 8001394:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001396:	1cbb      	adds	r3, r7, #2
 8001398:	881b      	ldrh	r3, [r3, #0]
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	4013      	ands	r3, r2
 800139e:	041a      	lsls	r2, r3, #16
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	43db      	mvns	r3, r3
 80013a4:	1cb9      	adds	r1, r7, #2
 80013a6:	8809      	ldrh	r1, [r1, #0]
 80013a8:	400b      	ands	r3, r1
 80013aa:	431a      	orrs	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	619a      	str	r2, [r3, #24]
}
 80013b0:	46c0      	nop			; (mov r8, r8)
 80013b2:	46bd      	mov	sp, r7
 80013b4:	b004      	add	sp, #16
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013b8:	b5b0      	push	{r4, r5, r7, lr}
 80013ba:	b08a      	sub	sp, #40	; 0x28
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d102      	bne.n	80013cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	f000 fb6c 	bl	8001aa4 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013cc:	4bc8      	ldr	r3, [pc, #800]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	220c      	movs	r2, #12
 80013d2:	4013      	ands	r3, r2
 80013d4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013d6:	4bc6      	ldr	r3, [pc, #792]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80013d8:	68da      	ldr	r2, [r3, #12]
 80013da:	2380      	movs	r3, #128	; 0x80
 80013dc:	025b      	lsls	r3, r3, #9
 80013de:	4013      	ands	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2201      	movs	r2, #1
 80013e8:	4013      	ands	r3, r2
 80013ea:	d100      	bne.n	80013ee <HAL_RCC_OscConfig+0x36>
 80013ec:	e07d      	b.n	80014ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d007      	beq.n	8001404 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	2b0c      	cmp	r3, #12
 80013f8:	d112      	bne.n	8001420 <HAL_RCC_OscConfig+0x68>
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	2380      	movs	r3, #128	; 0x80
 80013fe:	025b      	lsls	r3, r3, #9
 8001400:	429a      	cmp	r2, r3
 8001402:	d10d      	bne.n	8001420 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001404:	4bba      	ldr	r3, [pc, #744]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	029b      	lsls	r3, r3, #10
 800140c:	4013      	ands	r3, r2
 800140e:	d100      	bne.n	8001412 <HAL_RCC_OscConfig+0x5a>
 8001410:	e06a      	b.n	80014e8 <HAL_RCC_OscConfig+0x130>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d166      	bne.n	80014e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	f000 fb42 	bl	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	2380      	movs	r3, #128	; 0x80
 8001426:	025b      	lsls	r3, r3, #9
 8001428:	429a      	cmp	r2, r3
 800142a:	d107      	bne.n	800143c <HAL_RCC_OscConfig+0x84>
 800142c:	4bb0      	ldr	r3, [pc, #704]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4baf      	ldr	r3, [pc, #700]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	0249      	lsls	r1, r1, #9
 8001436:	430a      	orrs	r2, r1
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	e027      	b.n	800148c <HAL_RCC_OscConfig+0xd4>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	685a      	ldr	r2, [r3, #4]
 8001440:	23a0      	movs	r3, #160	; 0xa0
 8001442:	02db      	lsls	r3, r3, #11
 8001444:	429a      	cmp	r2, r3
 8001446:	d10e      	bne.n	8001466 <HAL_RCC_OscConfig+0xae>
 8001448:	4ba9      	ldr	r3, [pc, #676]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4ba8      	ldr	r3, [pc, #672]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800144e:	2180      	movs	r1, #128	; 0x80
 8001450:	02c9      	lsls	r1, r1, #11
 8001452:	430a      	orrs	r2, r1
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	4ba6      	ldr	r3, [pc, #664]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4ba5      	ldr	r3, [pc, #660]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	0249      	lsls	r1, r1, #9
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	e012      	b.n	800148c <HAL_RCC_OscConfig+0xd4>
 8001466:	4ba2      	ldr	r3, [pc, #648]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	4ba1      	ldr	r3, [pc, #644]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800146c:	49a1      	ldr	r1, [pc, #644]	; (80016f4 <HAL_RCC_OscConfig+0x33c>)
 800146e:	400a      	ands	r2, r1
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	4b9f      	ldr	r3, [pc, #636]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	2380      	movs	r3, #128	; 0x80
 8001478:	025b      	lsls	r3, r3, #9
 800147a:	4013      	ands	r3, r2
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	4b9b      	ldr	r3, [pc, #620]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	4b9a      	ldr	r3, [pc, #616]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001486:	499c      	ldr	r1, [pc, #624]	; (80016f8 <HAL_RCC_OscConfig+0x340>)
 8001488:	400a      	ands	r2, r1
 800148a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d014      	beq.n	80014be <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff fcce 	bl	8000e34 <HAL_GetTick>
 8001498:	0003      	movs	r3, r0
 800149a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800149c:	e008      	b.n	80014b0 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800149e:	f7ff fcc9 	bl	8000e34 <HAL_GetTick>
 80014a2:	0002      	movs	r2, r0
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b64      	cmp	r3, #100	; 0x64
 80014aa:	d901      	bls.n	80014b0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e2f9      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014b0:	4b8f      	ldr	r3, [pc, #572]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	029b      	lsls	r3, r3, #10
 80014b8:	4013      	ands	r3, r2
 80014ba:	d0f0      	beq.n	800149e <HAL_RCC_OscConfig+0xe6>
 80014bc:	e015      	b.n	80014ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014be:	f7ff fcb9 	bl	8000e34 <HAL_GetTick>
 80014c2:	0003      	movs	r3, r0
 80014c4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c8:	f7ff fcb4 	bl	8000e34 <HAL_GetTick>
 80014cc:	0002      	movs	r2, r0
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b64      	cmp	r3, #100	; 0x64
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e2e4      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014da:	4b85      	ldr	r3, [pc, #532]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	029b      	lsls	r3, r3, #10
 80014e2:	4013      	ands	r3, r2
 80014e4:	d1f0      	bne.n	80014c8 <HAL_RCC_OscConfig+0x110>
 80014e6:	e000      	b.n	80014ea <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	2202      	movs	r2, #2
 80014f0:	4013      	ands	r3, r2
 80014f2:	d100      	bne.n	80014f6 <HAL_RCC_OscConfig+0x13e>
 80014f4:	e099      	b.n	800162a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80014fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fe:	2220      	movs	r2, #32
 8001500:	4013      	ands	r3, r2
 8001502:	d009      	beq.n	8001518 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001504:	4b7a      	ldr	r3, [pc, #488]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b79      	ldr	r3, [pc, #484]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800150a:	2120      	movs	r1, #32
 800150c:	430a      	orrs	r2, r1
 800150e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001512:	2220      	movs	r2, #32
 8001514:	4393      	bics	r3, r2
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	2b04      	cmp	r3, #4
 800151c:	d005      	beq.n	800152a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	2b0c      	cmp	r3, #12
 8001522:	d13e      	bne.n	80015a2 <HAL_RCC_OscConfig+0x1ea>
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d13b      	bne.n	80015a2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800152a:	4b71      	ldr	r3, [pc, #452]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2204      	movs	r2, #4
 8001530:	4013      	ands	r3, r2
 8001532:	d004      	beq.n	800153e <HAL_RCC_OscConfig+0x186>
 8001534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e2b2      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153e:	4b6c      	ldr	r3, [pc, #432]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	4a6e      	ldr	r2, [pc, #440]	; (80016fc <HAL_RCC_OscConfig+0x344>)
 8001544:	4013      	ands	r3, r2
 8001546:	0019      	movs	r1, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	021a      	lsls	r2, r3, #8
 800154e:	4b68      	ldr	r3, [pc, #416]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001550:	430a      	orrs	r2, r1
 8001552:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001554:	4b66      	ldr	r3, [pc, #408]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2209      	movs	r2, #9
 800155a:	4393      	bics	r3, r2
 800155c:	0019      	movs	r1, r3
 800155e:	4b64      	ldr	r3, [pc, #400]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001560:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001562:	430a      	orrs	r2, r1
 8001564:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001566:	f000 fbeb 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 800156a:	0001      	movs	r1, r0
 800156c:	4b60      	ldr	r3, [pc, #384]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	091b      	lsrs	r3, r3, #4
 8001572:	220f      	movs	r2, #15
 8001574:	4013      	ands	r3, r2
 8001576:	4a62      	ldr	r2, [pc, #392]	; (8001700 <HAL_RCC_OscConfig+0x348>)
 8001578:	5cd3      	ldrb	r3, [r2, r3]
 800157a:	000a      	movs	r2, r1
 800157c:	40da      	lsrs	r2, r3
 800157e:	4b61      	ldr	r3, [pc, #388]	; (8001704 <HAL_RCC_OscConfig+0x34c>)
 8001580:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001582:	4b61      	ldr	r3, [pc, #388]	; (8001708 <HAL_RCC_OscConfig+0x350>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2513      	movs	r5, #19
 8001588:	197c      	adds	r4, r7, r5
 800158a:	0018      	movs	r0, r3
 800158c:	f7ff fc0c 	bl	8000da8 <HAL_InitTick>
 8001590:	0003      	movs	r3, r0
 8001592:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001594:	197b      	adds	r3, r7, r5
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d046      	beq.n	800162a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800159c:	197b      	adds	r3, r7, r5
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	e280      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d027      	beq.n	80015f8 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015a8:	4b51      	ldr	r3, [pc, #324]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2209      	movs	r2, #9
 80015ae:	4393      	bics	r3, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	4b4f      	ldr	r3, [pc, #316]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b6:	430a      	orrs	r2, r1
 80015b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ba:	f7ff fc3b 	bl	8000e34 <HAL_GetTick>
 80015be:	0003      	movs	r3, r0
 80015c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c4:	f7ff fc36 	bl	8000e34 <HAL_GetTick>
 80015c8:	0002      	movs	r2, r0
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e266      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015d6:	4b46      	ldr	r3, [pc, #280]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2204      	movs	r2, #4
 80015dc:	4013      	ands	r3, r2
 80015de:	d0f1      	beq.n	80015c4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e0:	4b43      	ldr	r3, [pc, #268]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4a45      	ldr	r2, [pc, #276]	; (80016fc <HAL_RCC_OscConfig+0x344>)
 80015e6:	4013      	ands	r3, r2
 80015e8:	0019      	movs	r1, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	691b      	ldr	r3, [r3, #16]
 80015ee:	021a      	lsls	r2, r3, #8
 80015f0:	4b3f      	ldr	r3, [pc, #252]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015f2:	430a      	orrs	r2, r1
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	e018      	b.n	800162a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015f8:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b3c      	ldr	r3, [pc, #240]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80015fe:	2101      	movs	r1, #1
 8001600:	438a      	bics	r2, r1
 8001602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001604:	f7ff fc16 	bl	8000e34 <HAL_GetTick>
 8001608:	0003      	movs	r3, r0
 800160a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800160c:	e008      	b.n	8001620 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160e:	f7ff fc11 	bl	8000e34 <HAL_GetTick>
 8001612:	0002      	movs	r2, r0
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e241      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001620:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	2204      	movs	r2, #4
 8001626:	4013      	ands	r3, r2
 8001628:	d1f1      	bne.n	800160e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2210      	movs	r2, #16
 8001630:	4013      	ands	r3, r2
 8001632:	d100      	bne.n	8001636 <HAL_RCC_OscConfig+0x27e>
 8001634:	e0a1      	b.n	800177a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d140      	bne.n	80016be <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800163c:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4013      	ands	r3, r2
 8001646:	d005      	beq.n	8001654 <HAL_RCC_OscConfig+0x29c>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e227      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001654:	4b26      	ldr	r3, [pc, #152]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	4a2c      	ldr	r2, [pc, #176]	; (800170c <HAL_RCC_OscConfig+0x354>)
 800165a:	4013      	ands	r3, r2
 800165c:	0019      	movs	r1, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a1a      	ldr	r2, [r3, #32]
 8001662:	4b23      	ldr	r3, [pc, #140]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001664:	430a      	orrs	r2, r1
 8001666:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001668:	4b21      	ldr	r3, [pc, #132]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	0a19      	lsrs	r1, r3, #8
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69db      	ldr	r3, [r3, #28]
 8001674:	061a      	lsls	r2, r3, #24
 8001676:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 8001678:	430a      	orrs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	0b5b      	lsrs	r3, r3, #13
 8001682:	3301      	adds	r3, #1
 8001684:	2280      	movs	r2, #128	; 0x80
 8001686:	0212      	lsls	r2, r2, #8
 8001688:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800168a:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	091b      	lsrs	r3, r3, #4
 8001690:	210f      	movs	r1, #15
 8001692:	400b      	ands	r3, r1
 8001694:	491a      	ldr	r1, [pc, #104]	; (8001700 <HAL_RCC_OscConfig+0x348>)
 8001696:	5ccb      	ldrb	r3, [r1, r3]
 8001698:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800169a:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <HAL_RCC_OscConfig+0x34c>)
 800169c:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800169e:	4b1a      	ldr	r3, [pc, #104]	; (8001708 <HAL_RCC_OscConfig+0x350>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2513      	movs	r5, #19
 80016a4:	197c      	adds	r4, r7, r5
 80016a6:	0018      	movs	r0, r3
 80016a8:	f7ff fb7e 	bl	8000da8 <HAL_InitTick>
 80016ac:	0003      	movs	r3, r0
 80016ae:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016b0:	197b      	adds	r3, r7, r5
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d060      	beq.n	800177a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80016b8:	197b      	adds	r3, r7, r5
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	e1f2      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d03f      	beq.n	8001746 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <HAL_RCC_OscConfig+0x338>)
 80016cc:	2180      	movs	r1, #128	; 0x80
 80016ce:	0049      	lsls	r1, r1, #1
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d4:	f7ff fbae 	bl	8000e34 <HAL_GetTick>
 80016d8:	0003      	movs	r3, r0
 80016da:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80016dc:	e018      	b.n	8001710 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016de:	f7ff fba9 	bl	8000e34 <HAL_GetTick>
 80016e2:	0002      	movs	r2, r0
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d911      	bls.n	8001710 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e1d9      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
 80016f0:	40021000 	.word	0x40021000
 80016f4:	fffeffff 	.word	0xfffeffff
 80016f8:	fffbffff 	.word	0xfffbffff
 80016fc:	ffffe0ff 	.word	0xffffe0ff
 8001700:	08003544 	.word	0x08003544
 8001704:	20000000 	.word	0x20000000
 8001708:	20000004 	.word	0x20000004
 800170c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001710:	4bc9      	ldr	r3, [pc, #804]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	2380      	movs	r3, #128	; 0x80
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4013      	ands	r3, r2
 800171a:	d0e0      	beq.n	80016de <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800171c:	4bc6      	ldr	r3, [pc, #792]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4ac6      	ldr	r2, [pc, #792]	; (8001a3c <HAL_RCC_OscConfig+0x684>)
 8001722:	4013      	ands	r3, r2
 8001724:	0019      	movs	r1, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a1a      	ldr	r2, [r3, #32]
 800172a:	4bc3      	ldr	r3, [pc, #780]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800172c:	430a      	orrs	r2, r1
 800172e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001730:	4bc1      	ldr	r3, [pc, #772]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	0a19      	lsrs	r1, r3, #8
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	061a      	lsls	r2, r3, #24
 800173e:	4bbe      	ldr	r3, [pc, #760]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001740:	430a      	orrs	r2, r1
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	e019      	b.n	800177a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001746:	4bbc      	ldr	r3, [pc, #752]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	4bbb      	ldr	r3, [pc, #748]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800174c:	49bc      	ldr	r1, [pc, #752]	; (8001a40 <HAL_RCC_OscConfig+0x688>)
 800174e:	400a      	ands	r2, r1
 8001750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001752:	f7ff fb6f 	bl	8000e34 <HAL_GetTick>
 8001756:	0003      	movs	r3, r0
 8001758:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800175c:	f7ff fb6a 	bl	8000e34 <HAL_GetTick>
 8001760:	0002      	movs	r2, r0
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e19a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800176e:	4bb2      	ldr	r3, [pc, #712]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4013      	ands	r3, r2
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2208      	movs	r2, #8
 8001780:	4013      	ands	r3, r2
 8001782:	d036      	beq.n	80017f2 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	695b      	ldr	r3, [r3, #20]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d019      	beq.n	80017c0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800178c:	4baa      	ldr	r3, [pc, #680]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800178e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001790:	4ba9      	ldr	r3, [pc, #676]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001792:	2101      	movs	r1, #1
 8001794:	430a      	orrs	r2, r1
 8001796:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001798:	f7ff fb4c 	bl	8000e34 <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017a2:	f7ff fb47 	bl	8000e34 <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e177      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017b4:	4ba0      	ldr	r3, [pc, #640]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80017b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017b8:	2202      	movs	r2, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d0f1      	beq.n	80017a2 <HAL_RCC_OscConfig+0x3ea>
 80017be:	e018      	b.n	80017f2 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017c0:	4b9d      	ldr	r3, [pc, #628]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80017c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017c4:	4b9c      	ldr	r3, [pc, #624]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80017c6:	2101      	movs	r1, #1
 80017c8:	438a      	bics	r2, r1
 80017ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017cc:	f7ff fb32 	bl	8000e34 <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d6:	f7ff fb2d 	bl	8000e34 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e15d      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80017e8:	4b93      	ldr	r3, [pc, #588]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80017ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017ec:	2202      	movs	r2, #2
 80017ee:	4013      	ands	r3, r2
 80017f0:	d1f1      	bne.n	80017d6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2204      	movs	r2, #4
 80017f8:	4013      	ands	r3, r2
 80017fa:	d100      	bne.n	80017fe <HAL_RCC_OscConfig+0x446>
 80017fc:	e0ae      	b.n	800195c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017fe:	2023      	movs	r0, #35	; 0x23
 8001800:	183b      	adds	r3, r7, r0
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001806:	4b8c      	ldr	r3, [pc, #560]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	055b      	lsls	r3, r3, #21
 800180e:	4013      	ands	r3, r2
 8001810:	d109      	bne.n	8001826 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	4b89      	ldr	r3, [pc, #548]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001816:	4b88      	ldr	r3, [pc, #544]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001818:	2180      	movs	r1, #128	; 0x80
 800181a:	0549      	lsls	r1, r1, #21
 800181c:	430a      	orrs	r2, r1
 800181e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001820:	183b      	adds	r3, r7, r0
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001826:	4b87      	ldr	r3, [pc, #540]	; (8001a44 <HAL_RCC_OscConfig+0x68c>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	2380      	movs	r3, #128	; 0x80
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d11a      	bne.n	8001868 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001832:	4b84      	ldr	r3, [pc, #528]	; (8001a44 <HAL_RCC_OscConfig+0x68c>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	4b83      	ldr	r3, [pc, #524]	; (8001a44 <HAL_RCC_OscConfig+0x68c>)
 8001838:	2180      	movs	r1, #128	; 0x80
 800183a:	0049      	lsls	r1, r1, #1
 800183c:	430a      	orrs	r2, r1
 800183e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001840:	f7ff faf8 	bl	8000e34 <HAL_GetTick>
 8001844:	0003      	movs	r3, r0
 8001846:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184a:	f7ff faf3 	bl	8000e34 <HAL_GetTick>
 800184e:	0002      	movs	r2, r0
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b64      	cmp	r3, #100	; 0x64
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e123      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	4b79      	ldr	r3, [pc, #484]	; (8001a44 <HAL_RCC_OscConfig+0x68c>)
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	2380      	movs	r3, #128	; 0x80
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	4013      	ands	r3, r2
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	429a      	cmp	r2, r3
 8001872:	d107      	bne.n	8001884 <HAL_RCC_OscConfig+0x4cc>
 8001874:	4b70      	ldr	r3, [pc, #448]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001876:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001878:	4b6f      	ldr	r3, [pc, #444]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800187a:	2180      	movs	r1, #128	; 0x80
 800187c:	0049      	lsls	r1, r1, #1
 800187e:	430a      	orrs	r2, r1
 8001880:	651a      	str	r2, [r3, #80]	; 0x50
 8001882:	e031      	b.n	80018e8 <HAL_RCC_OscConfig+0x530>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d10c      	bne.n	80018a6 <HAL_RCC_OscConfig+0x4ee>
 800188c:	4b6a      	ldr	r3, [pc, #424]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800188e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001890:	4b69      	ldr	r3, [pc, #420]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001892:	496b      	ldr	r1, [pc, #428]	; (8001a40 <HAL_RCC_OscConfig+0x688>)
 8001894:	400a      	ands	r2, r1
 8001896:	651a      	str	r2, [r3, #80]	; 0x50
 8001898:	4b67      	ldr	r3, [pc, #412]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800189a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800189c:	4b66      	ldr	r3, [pc, #408]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800189e:	496a      	ldr	r1, [pc, #424]	; (8001a48 <HAL_RCC_OscConfig+0x690>)
 80018a0:	400a      	ands	r2, r1
 80018a2:	651a      	str	r2, [r3, #80]	; 0x50
 80018a4:	e020      	b.n	80018e8 <HAL_RCC_OscConfig+0x530>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	23a0      	movs	r3, #160	; 0xa0
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d10e      	bne.n	80018d0 <HAL_RCC_OscConfig+0x518>
 80018b2:	4b61      	ldr	r3, [pc, #388]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018b6:	4b60      	ldr	r3, [pc, #384]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	00c9      	lsls	r1, r1, #3
 80018bc:	430a      	orrs	r2, r1
 80018be:	651a      	str	r2, [r3, #80]	; 0x50
 80018c0:	4b5d      	ldr	r3, [pc, #372]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018c4:	4b5c      	ldr	r3, [pc, #368]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018c6:	2180      	movs	r1, #128	; 0x80
 80018c8:	0049      	lsls	r1, r1, #1
 80018ca:	430a      	orrs	r2, r1
 80018cc:	651a      	str	r2, [r3, #80]	; 0x50
 80018ce:	e00b      	b.n	80018e8 <HAL_RCC_OscConfig+0x530>
 80018d0:	4b59      	ldr	r3, [pc, #356]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018d4:	4b58      	ldr	r3, [pc, #352]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018d6:	495a      	ldr	r1, [pc, #360]	; (8001a40 <HAL_RCC_OscConfig+0x688>)
 80018d8:	400a      	ands	r2, r1
 80018da:	651a      	str	r2, [r3, #80]	; 0x50
 80018dc:	4b56      	ldr	r3, [pc, #344]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018e0:	4b55      	ldr	r3, [pc, #340]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80018e2:	4959      	ldr	r1, [pc, #356]	; (8001a48 <HAL_RCC_OscConfig+0x690>)
 80018e4:	400a      	ands	r2, r1
 80018e6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d015      	beq.n	800191c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f0:	f7ff faa0 	bl	8000e34 <HAL_GetTick>
 80018f4:	0003      	movs	r3, r0
 80018f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80018f8:	e009      	b.n	800190e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fa:	f7ff fa9b 	bl	8000e34 <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	4a51      	ldr	r2, [pc, #324]	; (8001a4c <HAL_RCC_OscConfig+0x694>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d901      	bls.n	800190e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e0ca      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800190e:	4b4a      	ldr	r3, [pc, #296]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4013      	ands	r3, r2
 8001918:	d0ef      	beq.n	80018fa <HAL_RCC_OscConfig+0x542>
 800191a:	e014      	b.n	8001946 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800191c:	f7ff fa8a 	bl	8000e34 <HAL_GetTick>
 8001920:	0003      	movs	r3, r0
 8001922:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001924:	e009      	b.n	800193a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001926:	f7ff fa85 	bl	8000e34 <HAL_GetTick>
 800192a:	0002      	movs	r2, r0
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	4a46      	ldr	r2, [pc, #280]	; (8001a4c <HAL_RCC_OscConfig+0x694>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e0b4      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800193a:	4b3f      	ldr	r3, [pc, #252]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800193c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4013      	ands	r3, r2
 8001944:	d1ef      	bne.n	8001926 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001946:	2323      	movs	r3, #35	; 0x23
 8001948:	18fb      	adds	r3, r7, r3
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d105      	bne.n	800195c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001950:	4b39      	ldr	r3, [pc, #228]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001952:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001954:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001956:	493e      	ldr	r1, [pc, #248]	; (8001a50 <HAL_RCC_OscConfig+0x698>)
 8001958:	400a      	ands	r2, r1
 800195a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001960:	2b00      	cmp	r3, #0
 8001962:	d100      	bne.n	8001966 <HAL_RCC_OscConfig+0x5ae>
 8001964:	e09d      	b.n	8001aa2 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	2b0c      	cmp	r3, #12
 800196a:	d100      	bne.n	800196e <HAL_RCC_OscConfig+0x5b6>
 800196c:	e076      	b.n	8001a5c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001972:	2b02      	cmp	r3, #2
 8001974:	d145      	bne.n	8001a02 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001976:	4b30      	ldr	r3, [pc, #192]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	4b2f      	ldr	r3, [pc, #188]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 800197c:	4935      	ldr	r1, [pc, #212]	; (8001a54 <HAL_RCC_OscConfig+0x69c>)
 800197e:	400a      	ands	r2, r1
 8001980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001982:	f7ff fa57 	bl	8000e34 <HAL_GetTick>
 8001986:	0003      	movs	r3, r0
 8001988:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800198a:	e008      	b.n	800199e <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800198c:	f7ff fa52 	bl	8000e34 <HAL_GetTick>
 8001990:	0002      	movs	r2, r0
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	2b02      	cmp	r3, #2
 8001998:	d901      	bls.n	800199e <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e082      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800199e:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	2380      	movs	r3, #128	; 0x80
 80019a4:	049b      	lsls	r3, r3, #18
 80019a6:	4013      	ands	r3, r2
 80019a8:	d1f0      	bne.n	800198c <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019aa:	4b23      	ldr	r3, [pc, #140]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	4a2a      	ldr	r2, [pc, #168]	; (8001a58 <HAL_RCC_OscConfig+0x6a0>)
 80019b0:	4013      	ands	r3, r2
 80019b2:	0019      	movs	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	431a      	orrs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	431a      	orrs	r2, r3
 80019c4:	4b1c      	ldr	r3, [pc, #112]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019c6:	430a      	orrs	r2, r1
 80019c8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019ca:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	4b1a      	ldr	r3, [pc, #104]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019d0:	2180      	movs	r1, #128	; 0x80
 80019d2:	0449      	lsls	r1, r1, #17
 80019d4:	430a      	orrs	r2, r1
 80019d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d8:	f7ff fa2c 	bl	8000e34 <HAL_GetTick>
 80019dc:	0003      	movs	r3, r0
 80019de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019e0:	e008      	b.n	80019f4 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e2:	f7ff fa27 	bl	8000e34 <HAL_GetTick>
 80019e6:	0002      	movs	r2, r0
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d901      	bls.n	80019f4 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80019f0:	2303      	movs	r3, #3
 80019f2:	e057      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80019f4:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	049b      	lsls	r3, r3, #18
 80019fc:	4013      	ands	r3, r2
 80019fe:	d0f0      	beq.n	80019e2 <HAL_RCC_OscConfig+0x62a>
 8001a00:	e04f      	b.n	8001aa2 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001a08:	4912      	ldr	r1, [pc, #72]	; (8001a54 <HAL_RCC_OscConfig+0x69c>)
 8001a0a:	400a      	ands	r2, r1
 8001a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a0e:	f7ff fa11 	bl	8000e34 <HAL_GetTick>
 8001a12:	0003      	movs	r3, r0
 8001a14:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff fa0c 	bl	8000e34 <HAL_GetTick>
 8001a1c:	0002      	movs	r2, r0
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e03c      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a2a:	4b03      	ldr	r3, [pc, #12]	; (8001a38 <HAL_RCC_OscConfig+0x680>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	2380      	movs	r3, #128	; 0x80
 8001a30:	049b      	lsls	r3, r3, #18
 8001a32:	4013      	ands	r3, r2
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x660>
 8001a36:	e034      	b.n	8001aa2 <HAL_RCC_OscConfig+0x6ea>
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	ffff1fff 	.word	0xffff1fff
 8001a40:	fffffeff 	.word	0xfffffeff
 8001a44:	40007000 	.word	0x40007000
 8001a48:	fffffbff 	.word	0xfffffbff
 8001a4c:	00001388 	.word	0x00001388
 8001a50:	efffffff 	.word	0xefffffff
 8001a54:	feffffff 	.word	0xfeffffff
 8001a58:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d101      	bne.n	8001a68 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e01d      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a68:	4b10      	ldr	r3, [pc, #64]	; (8001aac <HAL_RCC_OscConfig+0x6f4>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	025b      	lsls	r3, r3, #9
 8001a74:	401a      	ands	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d10f      	bne.n	8001a9e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	23f0      	movs	r3, #240	; 0xf0
 8001a82:	039b      	lsls	r3, r3, #14
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d107      	bne.n	8001a9e <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	23c0      	movs	r3, #192	; 0xc0
 8001a92:	041b      	lsls	r3, r3, #16
 8001a94:	401a      	ands	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d001      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	b00a      	add	sp, #40	; 0x28
 8001aaa:	bdb0      	pop	{r4, r5, r7, pc}
 8001aac:	40021000 	.word	0x40021000

08001ab0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ab0:	b5b0      	push	{r4, r5, r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e128      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b96      	ldr	r3, [pc, #600]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	4013      	ands	r3, r2
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d91e      	bls.n	8001b10 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b93      	ldr	r3, [pc, #588]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4393      	bics	r3, r2
 8001ada:	0019      	movs	r1, r3
 8001adc:	4b90      	ldr	r3, [pc, #576]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ae4:	f7ff f9a6 	bl	8000e34 <HAL_GetTick>
 8001ae8:	0003      	movs	r3, r0
 8001aea:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aec:	e009      	b.n	8001b02 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aee:	f7ff f9a1 	bl	8000e34 <HAL_GetTick>
 8001af2:	0002      	movs	r2, r0
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	1ad3      	subs	r3, r2, r3
 8001af8:	4a8a      	ldr	r2, [pc, #552]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e109      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b02:	4b87      	ldr	r3, [pc, #540]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2201      	movs	r2, #1
 8001b08:	4013      	ands	r3, r2
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d1ee      	bne.n	8001aee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2202      	movs	r2, #2
 8001b16:	4013      	ands	r3, r2
 8001b18:	d009      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b1a:	4b83      	ldr	r3, [pc, #524]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	22f0      	movs	r2, #240	; 0xf0
 8001b20:	4393      	bics	r3, r2
 8001b22:	0019      	movs	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	4b7f      	ldr	r3, [pc, #508]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2201      	movs	r2, #1
 8001b34:	4013      	ands	r3, r2
 8001b36:	d100      	bne.n	8001b3a <HAL_RCC_ClockConfig+0x8a>
 8001b38:	e089      	b.n	8001c4e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d107      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b42:	4b79      	ldr	r3, [pc, #484]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	2380      	movs	r3, #128	; 0x80
 8001b48:	029b      	lsls	r3, r3, #10
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d120      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e0e1      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b5a:	4b73      	ldr	r3, [pc, #460]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	049b      	lsls	r3, r3, #18
 8001b62:	4013      	ands	r3, r2
 8001b64:	d114      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e0d5      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d106      	bne.n	8001b80 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b72:	4b6d      	ldr	r3, [pc, #436]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2204      	movs	r2, #4
 8001b78:	4013      	ands	r3, r2
 8001b7a:	d109      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e0ca      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001b80:	4b69      	ldr	r3, [pc, #420]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	2380      	movs	r3, #128	; 0x80
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d101      	bne.n	8001b90 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e0c2      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b90:	4b65      	ldr	r3, [pc, #404]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	2203      	movs	r2, #3
 8001b96:	4393      	bics	r3, r2
 8001b98:	0019      	movs	r1, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	4b62      	ldr	r3, [pc, #392]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ba4:	f7ff f946 	bl	8000e34 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d111      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bb4:	e009      	b.n	8001bca <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb6:	f7ff f93d 	bl	8000e34 <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	4a58      	ldr	r2, [pc, #352]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e0a5      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bca:	4b57      	ldr	r3, [pc, #348]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	220c      	movs	r2, #12
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d1ef      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0x106>
 8001bd6:	e03a      	b.n	8001c4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b03      	cmp	r3, #3
 8001bde:	d111      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001be0:	e009      	b.n	8001bf6 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be2:	f7ff f927 	bl	8000e34 <HAL_GetTick>
 8001be6:	0002      	movs	r2, r0
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	4a4d      	ldr	r2, [pc, #308]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e08f      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bf6:	4b4c      	ldr	r3, [pc, #304]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	220c      	movs	r2, #12
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b0c      	cmp	r3, #12
 8001c00:	d1ef      	bne.n	8001be2 <HAL_RCC_ClockConfig+0x132>
 8001c02:	e024      	b.n	8001c4e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d11b      	bne.n	8001c44 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c0c:	e009      	b.n	8001c22 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c0e:	f7ff f911 	bl	8000e34 <HAL_GetTick>
 8001c12:	0002      	movs	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	4a42      	ldr	r2, [pc, #264]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e079      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	220c      	movs	r2, #12
 8001c28:	4013      	ands	r3, r2
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d1ef      	bne.n	8001c0e <HAL_RCC_ClockConfig+0x15e>
 8001c2e:	e00e      	b.n	8001c4e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c30:	f7ff f900 	bl	8000e34 <HAL_GetTick>
 8001c34:	0002      	movs	r2, r0
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	4a3a      	ldr	r2, [pc, #232]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e068      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c44:	4b38      	ldr	r3, [pc, #224]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	220c      	movs	r2, #12
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4e:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2201      	movs	r2, #1
 8001c54:	4013      	ands	r3, r2
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d21e      	bcs.n	8001c9a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5c:	4b30      	ldr	r3, [pc, #192]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2201      	movs	r2, #1
 8001c62:	4393      	bics	r3, r2
 8001c64:	0019      	movs	r1, r3
 8001c66:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c6e:	f7ff f8e1 	bl	8000e34 <HAL_GetTick>
 8001c72:	0003      	movs	r3, r0
 8001c74:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c76:	e009      	b.n	8001c8c <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c78:	f7ff f8dc 	bl	8000e34 <HAL_GetTick>
 8001c7c:	0002      	movs	r2, r0
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	4a28      	ldr	r2, [pc, #160]	; (8001d24 <HAL_RCC_ClockConfig+0x274>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d901      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e044      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8c:	4b24      	ldr	r3, [pc, #144]	; (8001d20 <HAL_RCC_ClockConfig+0x270>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2201      	movs	r2, #1
 8001c92:	4013      	ands	r3, r2
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d1ee      	bne.n	8001c78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	d009      	beq.n	8001cb8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca4:	4b20      	ldr	r3, [pc, #128]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4a20      	ldr	r2, [pc, #128]	; (8001d2c <HAL_RCC_ClockConfig+0x27c>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	0019      	movs	r1, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68da      	ldr	r2, [r3, #12]
 8001cb2:	4b1d      	ldr	r3, [pc, #116]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2208      	movs	r2, #8
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d00a      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cc2:	4b19      	ldr	r3, [pc, #100]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	4a1a      	ldr	r2, [pc, #104]	; (8001d30 <HAL_RCC_ClockConfig+0x280>)
 8001cc8:	4013      	ands	r3, r2
 8001cca:	0019      	movs	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	691b      	ldr	r3, [r3, #16]
 8001cd0:	00da      	lsls	r2, r3, #3
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cd8:	f000 f832 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001cdc:	0001      	movs	r1, r0
 8001cde:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_RCC_ClockConfig+0x278>)
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	091b      	lsrs	r3, r3, #4
 8001ce4:	220f      	movs	r2, #15
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	4a12      	ldr	r2, [pc, #72]	; (8001d34 <HAL_RCC_ClockConfig+0x284>)
 8001cea:	5cd3      	ldrb	r3, [r2, r3]
 8001cec:	000a      	movs	r2, r1
 8001cee:	40da      	lsrs	r2, r3
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <HAL_RCC_ClockConfig+0x288>)
 8001cf2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_RCC_ClockConfig+0x28c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	250b      	movs	r5, #11
 8001cfa:	197c      	adds	r4, r7, r5
 8001cfc:	0018      	movs	r0, r3
 8001cfe:	f7ff f853 	bl	8000da8 <HAL_InitTick>
 8001d02:	0003      	movs	r3, r0
 8001d04:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001d06:	197b      	adds	r3, r7, r5
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d002      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001d0e:	197b      	adds	r3, r7, r5
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	0018      	movs	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	b004      	add	sp, #16
 8001d1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	40022000 	.word	0x40022000
 8001d24:	00001388 	.word	0x00001388
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	fffff8ff 	.word	0xfffff8ff
 8001d30:	ffffc7ff 	.word	0xffffc7ff
 8001d34:	08003544 	.word	0x08003544
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000004 	.word	0x20000004

08001d40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d40:	b5b0      	push	{r4, r5, r7, lr}
 8001d42:	b08e      	sub	sp, #56	; 0x38
 8001d44:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d46:	4b4c      	ldr	r3, [pc, #304]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d4e:	230c      	movs	r3, #12
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b0c      	cmp	r3, #12
 8001d54:	d014      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x40>
 8001d56:	d900      	bls.n	8001d5a <HAL_RCC_GetSysClockFreq+0x1a>
 8001d58:	e07b      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0x112>
 8001d5a:	2b04      	cmp	r3, #4
 8001d5c:	d002      	beq.n	8001d64 <HAL_RCC_GetSysClockFreq+0x24>
 8001d5e:	2b08      	cmp	r3, #8
 8001d60:	d00b      	beq.n	8001d7a <HAL_RCC_GetSysClockFreq+0x3a>
 8001d62:	e076      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001d64:	4b44      	ldr	r3, [pc, #272]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2210      	movs	r2, #16
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d002      	beq.n	8001d74 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001d6e:	4b43      	ldr	r3, [pc, #268]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001d70:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001d72:	e07c      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001d74:	4b42      	ldr	r3, [pc, #264]	; (8001e80 <HAL_RCC_GetSysClockFreq+0x140>)
 8001d76:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d78:	e079      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d7a:	4b42      	ldr	r3, [pc, #264]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x144>)
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d7e:	e076      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d82:	0c9a      	lsrs	r2, r3, #18
 8001d84:	230f      	movs	r3, #15
 8001d86:	401a      	ands	r2, r3
 8001d88:	4b3f      	ldr	r3, [pc, #252]	; (8001e88 <HAL_RCC_GetSysClockFreq+0x148>)
 8001d8a:	5c9b      	ldrb	r3, [r3, r2]
 8001d8c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d90:	0d9a      	lsrs	r2, r3, #22
 8001d92:	2303      	movs	r3, #3
 8001d94:	4013      	ands	r3, r2
 8001d96:	3301      	adds	r3, #1
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d9a:	4b37      	ldr	r3, [pc, #220]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001d9c:	68da      	ldr	r2, [r3, #12]
 8001d9e:	2380      	movs	r3, #128	; 0x80
 8001da0:	025b      	lsls	r3, r3, #9
 8001da2:	4013      	ands	r3, r2
 8001da4:	d01a      	beq.n	8001ddc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da8:	61bb      	str	r3, [r7, #24]
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
 8001dae:	4a35      	ldr	r2, [pc, #212]	; (8001e84 <HAL_RCC_GetSysClockFreq+0x144>)
 8001db0:	2300      	movs	r3, #0
 8001db2:	69b8      	ldr	r0, [r7, #24]
 8001db4:	69f9      	ldr	r1, [r7, #28]
 8001db6:	f7fe fa5b 	bl	8000270 <__aeabi_lmul>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	000b      	movs	r3, r1
 8001dbe:	0010      	movs	r0, r2
 8001dc0:	0019      	movs	r1, r3
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	f7fe fa2f 	bl	8000230 <__aeabi_uldivmod>
 8001dd2:	0002      	movs	r2, r0
 8001dd4:	000b      	movs	r3, r1
 8001dd6:	0013      	movs	r3, r2
 8001dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8001dda:	e037      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001ddc:	4b26      	ldr	r3, [pc, #152]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2210      	movs	r2, #16
 8001de2:	4013      	ands	r3, r2
 8001de4:	d01a      	beq.n	8001e1c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	4a23      	ldr	r2, [pc, #140]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x13c>)
 8001df0:	2300      	movs	r3, #0
 8001df2:	68b8      	ldr	r0, [r7, #8]
 8001df4:	68f9      	ldr	r1, [r7, #12]
 8001df6:	f7fe fa3b 	bl	8000270 <__aeabi_lmul>
 8001dfa:	0002      	movs	r2, r0
 8001dfc:	000b      	movs	r3, r1
 8001dfe:	0010      	movs	r0, r2
 8001e00:	0019      	movs	r1, r3
 8001e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e04:	603b      	str	r3, [r7, #0]
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f7fe fa0f 	bl	8000230 <__aeabi_uldivmod>
 8001e12:	0002      	movs	r2, r0
 8001e14:	000b      	movs	r3, r1
 8001e16:	0013      	movs	r3, r2
 8001e18:	637b      	str	r3, [r7, #52]	; 0x34
 8001e1a:	e017      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1e:	0018      	movs	r0, r3
 8001e20:	2300      	movs	r3, #0
 8001e22:	0019      	movs	r1, r3
 8001e24:	4a16      	ldr	r2, [pc, #88]	; (8001e80 <HAL_RCC_GetSysClockFreq+0x140>)
 8001e26:	2300      	movs	r3, #0
 8001e28:	f7fe fa22 	bl	8000270 <__aeabi_lmul>
 8001e2c:	0002      	movs	r2, r0
 8001e2e:	000b      	movs	r3, r1
 8001e30:	0010      	movs	r0, r2
 8001e32:	0019      	movs	r1, r3
 8001e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e36:	001c      	movs	r4, r3
 8001e38:	2300      	movs	r3, #0
 8001e3a:	001d      	movs	r5, r3
 8001e3c:	0022      	movs	r2, r4
 8001e3e:	002b      	movs	r3, r5
 8001e40:	f7fe f9f6 	bl	8000230 <__aeabi_uldivmod>
 8001e44:	0002      	movs	r2, r0
 8001e46:	000b      	movs	r3, r1
 8001e48:	0013      	movs	r3, r2
 8001e4a:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001e4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e50:	e00d      	b.n	8001e6e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e52:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	0b5b      	lsrs	r3, r3, #13
 8001e58:	2207      	movs	r2, #7
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e5e:	6a3b      	ldr	r3, [r7, #32]
 8001e60:	3301      	adds	r3, #1
 8001e62:	2280      	movs	r2, #128	; 0x80
 8001e64:	0212      	lsls	r2, r2, #8
 8001e66:	409a      	lsls	r2, r3
 8001e68:	0013      	movs	r3, r2
 8001e6a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e6c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001e70:	0018      	movs	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	b00e      	add	sp, #56	; 0x38
 8001e76:	bdb0      	pop	{r4, r5, r7, pc}
 8001e78:	40021000 	.word	0x40021000
 8001e7c:	003d0900 	.word	0x003d0900
 8001e80:	00f42400 	.word	0x00f42400
 8001e84:	007a1200 	.word	0x007a1200
 8001e88:	0800355c 	.word	0x0800355c

08001e8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e90:	4b02      	ldr	r3, [pc, #8]	; (8001e9c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e92:	681b      	ldr	r3, [r3, #0]
}
 8001e94:	0018      	movs	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	46c0      	nop			; (mov r8, r8)
 8001e9c:	20000000 	.word	0x20000000

08001ea0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ea4:	f7ff fff2 	bl	8001e8c <HAL_RCC_GetHCLKFreq>
 8001ea8:	0001      	movs	r1, r0
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	0a1b      	lsrs	r3, r3, #8
 8001eb0:	2207      	movs	r2, #7
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	4a04      	ldr	r2, [pc, #16]	; (8001ec8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eb6:	5cd3      	ldrb	r3, [r2, r3]
 8001eb8:	40d9      	lsrs	r1, r3
 8001eba:	000b      	movs	r3, r1
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	46c0      	nop			; (mov r8, r8)
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	08003554 	.word	0x08003554

08001ecc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ed0:	f7ff ffdc 	bl	8001e8c <HAL_RCC_GetHCLKFreq>
 8001ed4:	0001      	movs	r1, r0
 8001ed6:	4b06      	ldr	r3, [pc, #24]	; (8001ef0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	0adb      	lsrs	r3, r3, #11
 8001edc:	2207      	movs	r2, #7
 8001ede:	4013      	ands	r3, r2
 8001ee0:	4a04      	ldr	r2, [pc, #16]	; (8001ef4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	40d9      	lsrs	r1, r3
 8001ee6:	000b      	movs	r3, r1
}
 8001ee8:	0018      	movs	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	46c0      	nop			; (mov r8, r8)
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	08003554 	.word	0x08003554

08001ef8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b086      	sub	sp, #24
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001f00:	2017      	movs	r0, #23
 8001f02:	183b      	adds	r3, r7, r0
 8001f04:	2200      	movs	r2, #0
 8001f06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	4013      	ands	r3, r2
 8001f10:	d100      	bne.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001f12:	e0c2      	b.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f14:	4b81      	ldr	r3, [pc, #516]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	055b      	lsls	r3, r3, #21
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d109      	bne.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f20:	4b7e      	ldr	r3, [pc, #504]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f24:	4b7d      	ldr	r3, [pc, #500]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f26:	2180      	movs	r1, #128	; 0x80
 8001f28:	0549      	lsls	r1, r1, #21
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001f2e:	183b      	adds	r3, r7, r0
 8001f30:	2201      	movs	r2, #1
 8001f32:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f34:	4b7a      	ldr	r3, [pc, #488]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	2380      	movs	r3, #128	; 0x80
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d11a      	bne.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f40:	4b77      	ldr	r3, [pc, #476]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b76      	ldr	r3, [pc, #472]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001f46:	2180      	movs	r1, #128	; 0x80
 8001f48:	0049      	lsls	r1, r1, #1
 8001f4a:	430a      	orrs	r2, r1
 8001f4c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f4e:	f7fe ff71 	bl	8000e34 <HAL_GetTick>
 8001f52:	0003      	movs	r3, r0
 8001f54:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f56:	e008      	b.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f58:	f7fe ff6c 	bl	8000e34 <HAL_GetTick>
 8001f5c:	0002      	movs	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b64      	cmp	r3, #100	; 0x64
 8001f64:	d901      	bls.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e0d4      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f6a:	4b6d      	ldr	r3, [pc, #436]	; (8002120 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4013      	ands	r3, r2
 8001f74:	d0f0      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001f76:	4b69      	ldr	r3, [pc, #420]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	23c0      	movs	r3, #192	; 0xc0
 8001f7c:	039b      	lsls	r3, r3, #14
 8001f7e:	4013      	ands	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	23c0      	movs	r3, #192	; 0xc0
 8001f88:	039b      	lsls	r3, r3, #14
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d013      	beq.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	23c0      	movs	r3, #192	; 0xc0
 8001f98:	029b      	lsls	r3, r3, #10
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	23c0      	movs	r3, #192	; 0xc0
 8001f9e:	029b      	lsls	r3, r3, #10
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d10a      	bne.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001fa4:	4b5d      	ldr	r3, [pc, #372]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	029b      	lsls	r3, r3, #10
 8001fac:	401a      	ands	r2, r3
 8001fae:	2380      	movs	r3, #128	; 0x80
 8001fb0:	029b      	lsls	r3, r3, #10
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d101      	bne.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e0ac      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001fba:	4b58      	ldr	r3, [pc, #352]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001fbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fbe:	23c0      	movs	r3, #192	; 0xc0
 8001fc0:	029b      	lsls	r3, r3, #10
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d03b      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	23c0      	movs	r3, #192	; 0xc0
 8001fd2:	029b      	lsls	r3, r3, #10
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d033      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	d02e      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001fe6:	4b4d      	ldr	r3, [pc, #308]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001fe8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fea:	4a4e      	ldr	r2, [pc, #312]	; (8002124 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001fec:	4013      	ands	r3, r2
 8001fee:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ff0:	4b4a      	ldr	r3, [pc, #296]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ff2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ff4:	4b49      	ldr	r3, [pc, #292]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8001ff6:	2180      	movs	r1, #128	; 0x80
 8001ff8:	0309      	lsls	r1, r1, #12
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ffe:	4b47      	ldr	r3, [pc, #284]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002000:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002002:	4b46      	ldr	r3, [pc, #280]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002004:	4948      	ldr	r1, [pc, #288]	; (8002128 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002006:	400a      	ands	r2, r1
 8002008:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800200a:	4b44      	ldr	r3, [pc, #272]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	2380      	movs	r3, #128	; 0x80
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4013      	ands	r3, r2
 8002018:	d014      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201a:	f7fe ff0b 	bl	8000e34 <HAL_GetTick>
 800201e:	0003      	movs	r3, r0
 8002020:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002022:	e009      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002024:	f7fe ff06 	bl	8000e34 <HAL_GetTick>
 8002028:	0002      	movs	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	4a3f      	ldr	r2, [pc, #252]	; (800212c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d901      	bls.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002034:	2303      	movs	r3, #3
 8002036:	e06d      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x21c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002038:	4b38      	ldr	r3, [pc, #224]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800203a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4013      	ands	r3, r2
 8002042:	d0ef      	beq.n	8002024 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685a      	ldr	r2, [r3, #4]
 8002048:	23c0      	movs	r3, #192	; 0xc0
 800204a:	029b      	lsls	r3, r3, #10
 800204c:	401a      	ands	r2, r3
 800204e:	23c0      	movs	r3, #192	; 0xc0
 8002050:	029b      	lsls	r3, r3, #10
 8002052:	429a      	cmp	r2, r3
 8002054:	d10c      	bne.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002056:	4b31      	ldr	r3, [pc, #196]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a35      	ldr	r2, [pc, #212]	; (8002130 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800205c:	4013      	ands	r3, r2
 800205e:	0019      	movs	r1, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	23c0      	movs	r3, #192	; 0xc0
 8002066:	039b      	lsls	r3, r3, #14
 8002068:	401a      	ands	r2, r3
 800206a:	4b2c      	ldr	r3, [pc, #176]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800206c:	430a      	orrs	r2, r1
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	4b2a      	ldr	r3, [pc, #168]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002072:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	23c0      	movs	r3, #192	; 0xc0
 800207a:	029b      	lsls	r3, r3, #10
 800207c:	401a      	ands	r2, r3
 800207e:	4b27      	ldr	r3, [pc, #156]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002080:	430a      	orrs	r2, r1
 8002082:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002084:	2317      	movs	r3, #23
 8002086:	18fb      	adds	r3, r7, r3
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d105      	bne.n	800209a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800208e:	4b23      	ldr	r3, [pc, #140]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002090:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002092:	4b22      	ldr	r3, [pc, #136]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002094:	4927      	ldr	r1, [pc, #156]	; (8002134 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002096:	400a      	ands	r2, r1
 8002098:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2202      	movs	r2, #2
 80020a0:	4013      	ands	r3, r2
 80020a2:	d009      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020a4:	4b1d      	ldr	r3, [pc, #116]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	220c      	movs	r2, #12
 80020aa:	4393      	bics	r3, r2
 80020ac:	0019      	movs	r1, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4b1a      	ldr	r3, [pc, #104]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020b4:	430a      	orrs	r2, r1
 80020b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2204      	movs	r2, #4
 80020be:	4013      	ands	r3, r2
 80020c0:	d009      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020c2:	4b16      	ldr	r3, [pc, #88]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c6:	4a1c      	ldr	r2, [pc, #112]	; (8002138 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	0019      	movs	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020d2:	430a      	orrs	r2, r1
 80020d4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2208      	movs	r2, #8
 80020dc:	4013      	ands	r3, r2
 80020de:	d009      	beq.n	80020f4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020e0:	4b0e      	ldr	r3, [pc, #56]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020e4:	4a15      	ldr	r2, [pc, #84]	; (800213c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80020e6:	4013      	ands	r3, r2
 80020e8:	0019      	movs	r1, r3
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	691a      	ldr	r2, [r3, #16]
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 80020f0:	430a      	orrs	r2, r1
 80020f2:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2280      	movs	r2, #128	; 0x80
 80020fa:	4013      	ands	r3, r2
 80020fc:	d009      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80020fe:	4b07      	ldr	r3, [pc, #28]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002102:	4a0f      	ldr	r2, [pc, #60]	; (8002140 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002104:	4013      	ands	r3, r2
 8002106:	0019      	movs	r1, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	4b03      	ldr	r3, [pc, #12]	; (800211c <HAL_RCCEx_PeriphCLKConfig+0x224>)
 800210e:	430a      	orrs	r2, r1
 8002110:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	0018      	movs	r0, r3
 8002116:	46bd      	mov	sp, r7
 8002118:	b006      	add	sp, #24
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000
 8002120:	40007000 	.word	0x40007000
 8002124:	fffcffff 	.word	0xfffcffff
 8002128:	fff7ffff 	.word	0xfff7ffff
 800212c:	00001388 	.word	0x00001388
 8002130:	ffcfffff 	.word	0xffcfffff
 8002134:	efffffff 	.word	0xefffffff
 8002138:	fffff3ff 	.word	0xfffff3ff
 800213c:	ffffcfff 	.word	0xffffcfff
 8002140:	fff3ffff 	.word	0xfff3ffff

08002144 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e07b      	b.n	800224e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800215a:	2b00      	cmp	r3, #0
 800215c:	d109      	bne.n	8002172 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	2382      	movs	r3, #130	; 0x82
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	429a      	cmp	r2, r3
 8002168:	d009      	beq.n	800217e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	61da      	str	r2, [r3, #28]
 8002170:	e005      	b.n	800217e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2251      	movs	r2, #81	; 0x51
 8002188:	5c9b      	ldrb	r3, [r3, r2]
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b00      	cmp	r3, #0
 800218e:	d107      	bne.n	80021a0 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2250      	movs	r2, #80	; 0x50
 8002194:	2100      	movs	r1, #0
 8002196:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	0018      	movs	r0, r3
 800219c:	f7fe fc54 	bl	8000a48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2251      	movs	r2, #81	; 0x51
 80021a4:	2102      	movs	r1, #2
 80021a6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2140      	movs	r1, #64	; 0x40
 80021b4:	438a      	bics	r2, r1
 80021b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	2382      	movs	r3, #130	; 0x82
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	401a      	ands	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6899      	ldr	r1, [r3, #8]
 80021c6:	2384      	movs	r3, #132	; 0x84
 80021c8:	021b      	lsls	r3, r3, #8
 80021ca:	400b      	ands	r3, r1
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68d9      	ldr	r1, [r3, #12]
 80021d2:	2380      	movs	r3, #128	; 0x80
 80021d4:	011b      	lsls	r3, r3, #4
 80021d6:	400b      	ands	r3, r1
 80021d8:	431a      	orrs	r2, r3
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	2102      	movs	r1, #2
 80021e0:	400b      	ands	r3, r1
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	2101      	movs	r1, #1
 80021ea:	400b      	ands	r3, r1
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6999      	ldr	r1, [r3, #24]
 80021f2:	2380      	movs	r3, #128	; 0x80
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	400b      	ands	r3, r1
 80021f8:	431a      	orrs	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	2138      	movs	r1, #56	; 0x38
 8002200:	400b      	ands	r3, r1
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	2180      	movs	r1, #128	; 0x80
 800220a:	400b      	ands	r3, r1
 800220c:	431a      	orrs	r2, r3
 800220e:	0011      	movs	r1, r2
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	019b      	lsls	r3, r3, #6
 8002218:	401a      	ands	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	430a      	orrs	r2, r1
 8002220:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	0c1b      	lsrs	r3, r3, #16
 8002228:	2204      	movs	r2, #4
 800222a:	4013      	ands	r3, r2
 800222c:	0019      	movs	r1, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002232:	2210      	movs	r2, #16
 8002234:	401a      	ands	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2251      	movs	r2, #81	; 0x51
 8002248:	2101      	movs	r1, #1
 800224a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	0018      	movs	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	b002      	add	sp, #8
 8002254:	bd80      	pop	{r7, pc}

08002256 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002256:	b580      	push	{r7, lr}
 8002258:	b082      	sub	sp, #8
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e032      	b.n	80022ce <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2239      	movs	r2, #57	; 0x39
 800226c:	5c9b      	ldrb	r3, [r3, r2]
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b00      	cmp	r3, #0
 8002272:	d107      	bne.n	8002284 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2238      	movs	r2, #56	; 0x38
 8002278:	2100      	movs	r1, #0
 800227a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	0018      	movs	r0, r3
 8002280:	f7fe fb76 	bl	8000970 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2239      	movs	r2, #57	; 0x39
 8002288:	2102      	movs	r1, #2
 800228a:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	3304      	adds	r3, #4
 8002294:	0019      	movs	r1, r3
 8002296:	0010      	movs	r0, r2
 8002298:	f000 fa80 	bl	800279c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	223e      	movs	r2, #62	; 0x3e
 80022a0:	2101      	movs	r1, #1
 80022a2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	223a      	movs	r2, #58	; 0x3a
 80022a8:	2101      	movs	r1, #1
 80022aa:	5499      	strb	r1, [r3, r2]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	223b      	movs	r2, #59	; 0x3b
 80022b0:	2101      	movs	r1, #1
 80022b2:	5499      	strb	r1, [r3, r2]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	223c      	movs	r2, #60	; 0x3c
 80022b8:	2101      	movs	r1, #1
 80022ba:	5499      	strb	r1, [r3, r2]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	223d      	movs	r2, #61	; 0x3d
 80022c0:	2101      	movs	r1, #1
 80022c2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2239      	movs	r2, #57	; 0x39
 80022c8:	2101      	movs	r1, #1
 80022ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	0018      	movs	r0, r3
 80022d0:	46bd      	mov	sp, r7
 80022d2:	b002      	add	sp, #8
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2239      	movs	r2, #57	; 0x39
 80022e4:	5c9b      	ldrb	r3, [r3, r2]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d001      	beq.n	80022f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e02e      	b.n	800234e <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2239      	movs	r2, #57	; 0x39
 80022f4:	2102      	movs	r1, #2
 80022f6:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	05db      	lsls	r3, r3, #23
 8002300:	429a      	cmp	r2, r3
 8002302:	d009      	beq.n	8002318 <HAL_TIM_Base_Start+0x40>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a13      	ldr	r2, [pc, #76]	; (8002358 <HAL_TIM_Base_Start+0x80>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d004      	beq.n	8002318 <HAL_TIM_Base_Start+0x40>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a12      	ldr	r2, [pc, #72]	; (800235c <HAL_TIM_Base_Start+0x84>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d111      	bne.n	800233c <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2207      	movs	r2, #7
 8002320:	4013      	ands	r3, r2
 8002322:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2b06      	cmp	r3, #6
 8002328:	d010      	beq.n	800234c <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2101      	movs	r1, #1
 8002336:	430a      	orrs	r2, r1
 8002338:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800233a:	e007      	b.n	800234c <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2101      	movs	r1, #1
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	0018      	movs	r0, r3
 8002350:	46bd      	mov	sp, r7
 8002352:	b004      	add	sp, #16
 8002354:	bd80      	pop	{r7, pc}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	40010800 	.word	0x40010800
 800235c:	40011400 	.word	0x40011400

08002360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2239      	movs	r2, #57	; 0x39
 800236c:	5c9b      	ldrb	r3, [r3, r2]
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b01      	cmp	r3, #1
 8002372:	d001      	beq.n	8002378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e036      	b.n	80023e6 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2239      	movs	r2, #57	; 0x39
 800237c:	2102      	movs	r1, #2
 800237e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2101      	movs	r1, #1
 800238c:	430a      	orrs	r2, r1
 800238e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	2380      	movs	r3, #128	; 0x80
 8002396:	05db      	lsls	r3, r3, #23
 8002398:	429a      	cmp	r2, r3
 800239a:	d009      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x50>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a13      	ldr	r2, [pc, #76]	; (80023f0 <HAL_TIM_Base_Start_IT+0x90>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d004      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0x50>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a12      	ldr	r2, [pc, #72]	; (80023f4 <HAL_TIM_Base_Start_IT+0x94>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d111      	bne.n	80023d4 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2207      	movs	r2, #7
 80023b8:	4013      	ands	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2b06      	cmp	r3, #6
 80023c0:	d010      	beq.n	80023e4 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2101      	movs	r1, #1
 80023ce:	430a      	orrs	r2, r1
 80023d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023d2:	e007      	b.n	80023e4 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2101      	movs	r1, #1
 80023e0:	430a      	orrs	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	0018      	movs	r0, r3
 80023e8:	46bd      	mov	sp, r7
 80023ea:	b004      	add	sp, #16
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	46c0      	nop			; (mov r8, r8)
 80023f0:	40010800 	.word	0x40010800
 80023f4:	40011400 	.word	0x40011400

080023f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2202      	movs	r2, #2
 8002408:	4013      	ands	r3, r2
 800240a:	2b02      	cmp	r3, #2
 800240c:	d124      	bne.n	8002458 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	2202      	movs	r2, #2
 8002416:	4013      	ands	r3, r2
 8002418:	2b02      	cmp	r3, #2
 800241a:	d11d      	bne.n	8002458 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2203      	movs	r2, #3
 8002422:	4252      	negs	r2, r2
 8002424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	2203      	movs	r2, #3
 8002434:	4013      	ands	r3, r2
 8002436:	d004      	beq.n	8002442 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	0018      	movs	r0, r3
 800243c:	f000 f996 	bl	800276c <HAL_TIM_IC_CaptureCallback>
 8002440:	e007      	b.n	8002452 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	0018      	movs	r0, r3
 8002446:	f000 f989 	bl	800275c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	0018      	movs	r0, r3
 800244e:	f000 f995 	bl	800277c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	2204      	movs	r2, #4
 8002460:	4013      	ands	r3, r2
 8002462:	2b04      	cmp	r3, #4
 8002464:	d125      	bne.n	80024b2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	2204      	movs	r2, #4
 800246e:	4013      	ands	r3, r2
 8002470:	2b04      	cmp	r3, #4
 8002472:	d11e      	bne.n	80024b2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2205      	movs	r2, #5
 800247a:	4252      	negs	r2, r2
 800247c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2202      	movs	r2, #2
 8002482:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	699a      	ldr	r2, [r3, #24]
 800248a:	23c0      	movs	r3, #192	; 0xc0
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4013      	ands	r3, r2
 8002490:	d004      	beq.n	800249c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	0018      	movs	r0, r3
 8002496:	f000 f969 	bl	800276c <HAL_TIM_IC_CaptureCallback>
 800249a:	e007      	b.n	80024ac <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	0018      	movs	r0, r3
 80024a0:	f000 f95c 	bl	800275c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	0018      	movs	r0, r3
 80024a8:	f000 f968 	bl	800277c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	691b      	ldr	r3, [r3, #16]
 80024b8:	2208      	movs	r2, #8
 80024ba:	4013      	ands	r3, r2
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d124      	bne.n	800250a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	2208      	movs	r2, #8
 80024c8:	4013      	ands	r3, r2
 80024ca:	2b08      	cmp	r3, #8
 80024cc:	d11d      	bne.n	800250a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2209      	movs	r2, #9
 80024d4:	4252      	negs	r2, r2
 80024d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2204      	movs	r2, #4
 80024dc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	69db      	ldr	r3, [r3, #28]
 80024e4:	2203      	movs	r2, #3
 80024e6:	4013      	ands	r3, r2
 80024e8:	d004      	beq.n	80024f4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f000 f93d 	bl	800276c <HAL_TIM_IC_CaptureCallback>
 80024f2:	e007      	b.n	8002504 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 f930 	bl	800275c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	0018      	movs	r0, r3
 8002500:	f000 f93c 	bl	800277c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691b      	ldr	r3, [r3, #16]
 8002510:	2210      	movs	r2, #16
 8002512:	4013      	ands	r3, r2
 8002514:	2b10      	cmp	r3, #16
 8002516:	d125      	bne.n	8002564 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	2210      	movs	r2, #16
 8002520:	4013      	ands	r3, r2
 8002522:	2b10      	cmp	r3, #16
 8002524:	d11e      	bne.n	8002564 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2211      	movs	r2, #17
 800252c:	4252      	negs	r2, r2
 800252e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2208      	movs	r2, #8
 8002534:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	69da      	ldr	r2, [r3, #28]
 800253c:	23c0      	movs	r3, #192	; 0xc0
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4013      	ands	r3, r2
 8002542:	d004      	beq.n	800254e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	0018      	movs	r0, r3
 8002548:	f000 f910 	bl	800276c <HAL_TIM_IC_CaptureCallback>
 800254c:	e007      	b.n	800255e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	0018      	movs	r0, r3
 8002552:	f000 f903 	bl	800275c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	0018      	movs	r0, r3
 800255a:	f000 f90f 	bl	800277c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	2201      	movs	r2, #1
 800256c:	4013      	ands	r3, r2
 800256e:	2b01      	cmp	r3, #1
 8002570:	d10f      	bne.n	8002592 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	2201      	movs	r2, #1
 800257a:	4013      	ands	r3, r2
 800257c:	2b01      	cmp	r3, #1
 800257e:	d108      	bne.n	8002592 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2202      	movs	r2, #2
 8002586:	4252      	negs	r2, r2
 8002588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	0018      	movs	r0, r3
 800258e:	f7fe f99b 	bl	80008c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	2240      	movs	r2, #64	; 0x40
 800259a:	4013      	ands	r3, r2
 800259c:	2b40      	cmp	r3, #64	; 0x40
 800259e:	d10f      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	2240      	movs	r2, #64	; 0x40
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b40      	cmp	r3, #64	; 0x40
 80025ac:	d108      	bne.n	80025c0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2241      	movs	r2, #65	; 0x41
 80025b4:	4252      	negs	r2, r2
 80025b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	0018      	movs	r0, r3
 80025bc:	f000 f8e6 	bl	800278c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025c0:	46c0      	nop			; (mov r8, r8)
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2238      	movs	r2, #56	; 0x38
 80025d6:	5c9b      	ldrb	r3, [r3, r2]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d101      	bne.n	80025e0 <HAL_TIM_ConfigClockSource+0x18>
 80025dc:	2302      	movs	r3, #2
 80025de:	e0b7      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x188>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2238      	movs	r2, #56	; 0x38
 80025e4:	2101      	movs	r1, #1
 80025e6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2239      	movs	r2, #57	; 0x39
 80025ec:	2102      	movs	r1, #2
 80025ee:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2277      	movs	r2, #119	; 0x77
 80025fc:	4393      	bics	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	4a55      	ldr	r2, [pc, #340]	; (8002758 <HAL_TIM_ConfigClockSource+0x190>)
 8002604:	4013      	ands	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2280      	movs	r2, #128	; 0x80
 8002616:	0192      	lsls	r2, r2, #6
 8002618:	4293      	cmp	r3, r2
 800261a:	d040      	beq.n	800269e <HAL_TIM_ConfigClockSource+0xd6>
 800261c:	2280      	movs	r2, #128	; 0x80
 800261e:	0192      	lsls	r2, r2, #6
 8002620:	4293      	cmp	r3, r2
 8002622:	d900      	bls.n	8002626 <HAL_TIM_ConfigClockSource+0x5e>
 8002624:	e088      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 8002626:	2280      	movs	r2, #128	; 0x80
 8002628:	0152      	lsls	r2, r2, #5
 800262a:	4293      	cmp	r3, r2
 800262c:	d100      	bne.n	8002630 <HAL_TIM_ConfigClockSource+0x68>
 800262e:	e085      	b.n	800273c <HAL_TIM_ConfigClockSource+0x174>
 8002630:	2280      	movs	r2, #128	; 0x80
 8002632:	0152      	lsls	r2, r2, #5
 8002634:	4293      	cmp	r3, r2
 8002636:	d900      	bls.n	800263a <HAL_TIM_ConfigClockSource+0x72>
 8002638:	e07e      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 800263a:	2b70      	cmp	r3, #112	; 0x70
 800263c:	d018      	beq.n	8002670 <HAL_TIM_ConfigClockSource+0xa8>
 800263e:	d900      	bls.n	8002642 <HAL_TIM_ConfigClockSource+0x7a>
 8002640:	e07a      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 8002642:	2b60      	cmp	r3, #96	; 0x60
 8002644:	d04f      	beq.n	80026e6 <HAL_TIM_ConfigClockSource+0x11e>
 8002646:	d900      	bls.n	800264a <HAL_TIM_ConfigClockSource+0x82>
 8002648:	e076      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 800264a:	2b50      	cmp	r3, #80	; 0x50
 800264c:	d03b      	beq.n	80026c6 <HAL_TIM_ConfigClockSource+0xfe>
 800264e:	d900      	bls.n	8002652 <HAL_TIM_ConfigClockSource+0x8a>
 8002650:	e072      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 8002652:	2b40      	cmp	r3, #64	; 0x40
 8002654:	d057      	beq.n	8002706 <HAL_TIM_ConfigClockSource+0x13e>
 8002656:	d900      	bls.n	800265a <HAL_TIM_ConfigClockSource+0x92>
 8002658:	e06e      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 800265a:	2b30      	cmp	r3, #48	; 0x30
 800265c:	d063      	beq.n	8002726 <HAL_TIM_ConfigClockSource+0x15e>
 800265e:	d86b      	bhi.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 8002660:	2b20      	cmp	r3, #32
 8002662:	d060      	beq.n	8002726 <HAL_TIM_ConfigClockSource+0x15e>
 8002664:	d868      	bhi.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
 8002666:	2b00      	cmp	r3, #0
 8002668:	d05d      	beq.n	8002726 <HAL_TIM_ConfigClockSource+0x15e>
 800266a:	2b10      	cmp	r3, #16
 800266c:	d05b      	beq.n	8002726 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800266e:	e063      	b.n	8002738 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	6899      	ldr	r1, [r3, #8]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	f000 f95a 	bl	8002938 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2277      	movs	r2, #119	; 0x77
 8002690:	4313      	orrs	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68fa      	ldr	r2, [r7, #12]
 800269a:	609a      	str	r2, [r3, #8]
      break;
 800269c:	e04f      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6818      	ldr	r0, [r3, #0]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	6899      	ldr	r1, [r3, #8]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f000 f943 	bl	8002938 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2180      	movs	r1, #128	; 0x80
 80026be:	01c9      	lsls	r1, r1, #7
 80026c0:	430a      	orrs	r2, r1
 80026c2:	609a      	str	r2, [r3, #8]
      break;
 80026c4:	e03b      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	6859      	ldr	r1, [r3, #4]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	001a      	movs	r2, r3
 80026d4:	f000 f8b6 	bl	8002844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2150      	movs	r1, #80	; 0x50
 80026de:	0018      	movs	r0, r3
 80026e0:	f000 f910 	bl	8002904 <TIM_ITRx_SetConfig>
      break;
 80026e4:	e02b      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6818      	ldr	r0, [r3, #0]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	6859      	ldr	r1, [r3, #4]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	001a      	movs	r2, r3
 80026f4:	f000 f8d4 	bl	80028a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2160      	movs	r1, #96	; 0x60
 80026fe:	0018      	movs	r0, r3
 8002700:	f000 f900 	bl	8002904 <TIM_ITRx_SetConfig>
      break;
 8002704:	e01b      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	6859      	ldr	r1, [r3, #4]
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	001a      	movs	r2, r3
 8002714:	f000 f896 	bl	8002844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2140      	movs	r1, #64	; 0x40
 800271e:	0018      	movs	r0, r3
 8002720:	f000 f8f0 	bl	8002904 <TIM_ITRx_SetConfig>
      break;
 8002724:	e00b      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0019      	movs	r1, r3
 8002730:	0010      	movs	r0, r2
 8002732:	f000 f8e7 	bl	8002904 <TIM_ITRx_SetConfig>
        break;
 8002736:	e002      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      break;
 8002738:	46c0      	nop			; (mov r8, r8)
 800273a:	e000      	b.n	800273e <HAL_TIM_ConfigClockSource+0x176>
      break;
 800273c:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2239      	movs	r2, #57	; 0x39
 8002742:	2101      	movs	r1, #1
 8002744:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2238      	movs	r2, #56	; 0x38
 800274a:	2100      	movs	r1, #0
 800274c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	0018      	movs	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	b004      	add	sp, #16
 8002756:	bd80      	pop	{r7, pc}
 8002758:	ffff00ff 	.word	0xffff00ff

0800275c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002764:	46c0      	nop			; (mov r8, r8)
 8002766:	46bd      	mov	sp, r7
 8002768:	b002      	add	sp, #8
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b002      	add	sp, #8
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002784:	46c0      	nop			; (mov r8, r8)
 8002786:	46bd      	mov	sp, r7
 8002788:	b002      	add	sp, #8
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002794:	46c0      	nop			; (mov r8, r8)
 8002796:	46bd      	mov	sp, r7
 8002798:	b002      	add	sp, #8
 800279a:	bd80      	pop	{r7, pc}

0800279c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	2380      	movs	r3, #128	; 0x80
 80027b0:	05db      	lsls	r3, r3, #23
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d007      	beq.n	80027c6 <TIM_Base_SetConfig+0x2a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a1f      	ldr	r2, [pc, #124]	; (8002838 <TIM_Base_SetConfig+0x9c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <TIM_Base_SetConfig+0x2a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a1e      	ldr	r2, [pc, #120]	; (800283c <TIM_Base_SetConfig+0xa0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d108      	bne.n	80027d8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2270      	movs	r2, #112	; 0x70
 80027ca:	4393      	bics	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	2380      	movs	r3, #128	; 0x80
 80027dc:	05db      	lsls	r3, r3, #23
 80027de:	429a      	cmp	r2, r3
 80027e0:	d007      	beq.n	80027f2 <TIM_Base_SetConfig+0x56>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a14      	ldr	r2, [pc, #80]	; (8002838 <TIM_Base_SetConfig+0x9c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d003      	beq.n	80027f2 <TIM_Base_SetConfig+0x56>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a13      	ldr	r2, [pc, #76]	; (800283c <TIM_Base_SetConfig+0xa0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d108      	bne.n	8002804 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	4a12      	ldr	r2, [pc, #72]	; (8002840 <TIM_Base_SetConfig+0xa4>)
 80027f6:	4013      	ands	r3, r2
 80027f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4313      	orrs	r3, r2
 8002802:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2280      	movs	r2, #128	; 0x80
 8002808:	4393      	bics	r3, r2
 800280a:	001a      	movs	r2, r3
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2201      	movs	r2, #1
 800282e:	615a      	str	r2, [r3, #20]
}
 8002830:	46c0      	nop			; (mov r8, r8)
 8002832:	46bd      	mov	sp, r7
 8002834:	b004      	add	sp, #16
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40010800 	.word	0x40010800
 800283c:	40011400 	.word	0x40011400
 8002840:	fffffcff 	.word	0xfffffcff

08002844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6a1b      	ldr	r3, [r3, #32]
 800285a:	2201      	movs	r2, #1
 800285c:	4393      	bics	r3, r2
 800285e:	001a      	movs	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	699b      	ldr	r3, [r3, #24]
 8002868:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	22f0      	movs	r2, #240	; 0xf0
 800286e:	4393      	bics	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	220a      	movs	r2, #10
 8002880:	4393      	bics	r3, r2
 8002882:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	697a      	ldr	r2, [r7, #20]
 8002896:	621a      	str	r2, [r3, #32]
}
 8002898:	46c0      	nop			; (mov r8, r8)
 800289a:	46bd      	mov	sp, r7
 800289c:	b006      	add	sp, #24
 800289e:	bd80      	pop	{r7, pc}

080028a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	2210      	movs	r2, #16
 80028b2:	4393      	bics	r3, r2
 80028b4:	001a      	movs	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	4a0d      	ldr	r2, [pc, #52]	; (8002900 <TIM_TI2_ConfigInputStage+0x60>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	031b      	lsls	r3, r3, #12
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	22a0      	movs	r2, #160	; 0xa0
 80028dc:	4393      	bics	r3, r2
 80028de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	621a      	str	r2, [r3, #32]
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b006      	add	sp, #24
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	ffff0fff 	.word	0xffff0fff

08002904 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
 800290c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2270      	movs	r2, #112	; 0x70
 8002918:	4393      	bics	r3, r2
 800291a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	2207      	movs	r2, #7
 8002924:	4313      	orrs	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	609a      	str	r2, [r3, #8]
}
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b004      	add	sp, #16
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <TIM_ETR_SetConfig+0x3c>)
 8002950:	4013      	ands	r3, r2
 8002952:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	021a      	lsls	r2, r3, #8
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	431a      	orrs	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	4313      	orrs	r3, r2
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	4313      	orrs	r3, r2
 8002964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	697a      	ldr	r2, [r7, #20]
 800296a:	609a      	str	r2, [r3, #8]
}
 800296c:	46c0      	nop			; (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	b006      	add	sp, #24
 8002972:	bd80      	pop	{r7, pc}
 8002974:	ffff00ff 	.word	0xffff00ff

08002978 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2238      	movs	r2, #56	; 0x38
 8002986:	5c9b      	ldrb	r3, [r3, r2]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800298c:	2302      	movs	r3, #2
 800298e:	e042      	b.n	8002a16 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2238      	movs	r2, #56	; 0x38
 8002994:	2101      	movs	r1, #1
 8002996:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2239      	movs	r2, #57	; 0x39
 800299c:	2102      	movs	r1, #2
 800299e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2270      	movs	r2, #112	; 0x70
 80029b4:	4393      	bics	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	4313      	orrs	r3, r2
 80029c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	2380      	movs	r3, #128	; 0x80
 80029d0:	05db      	lsls	r3, r3, #23
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d009      	beq.n	80029ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a11      	ldr	r2, [pc, #68]	; (8002a20 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d004      	beq.n	80029ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a0f      	ldr	r2, [pc, #60]	; (8002a24 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d10c      	bne.n	8002a04 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2280      	movs	r2, #128	; 0x80
 80029ee:	4393      	bics	r3, r2
 80029f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68ba      	ldr	r2, [r7, #8]
 8002a02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2239      	movs	r2, #57	; 0x39
 8002a08:	2101      	movs	r1, #1
 8002a0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2238      	movs	r2, #56	; 0x38
 8002a10:	2100      	movs	r1, #0
 8002a12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	0018      	movs	r0, r3
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	b004      	add	sp, #16
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	40010800 	.word	0x40010800
 8002a24:	40011400 	.word	0x40011400

08002a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e044      	b.n	8002ac4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d107      	bne.n	8002a52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2274      	movs	r2, #116	; 0x74
 8002a46:	2100      	movs	r1, #0
 8002a48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f7fd ffc3 	bl	80009d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2224      	movs	r2, #36	; 0x24
 8002a56:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2101      	movs	r1, #1
 8002a64:	438a      	bics	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f000 f8d8 	bl	8002c20 <UART_SetConfig>
 8002a70:	0003      	movs	r3, r0
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e024      	b.n	8002ac4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	0018      	movs	r0, r3
 8002a86:	f000 fb2d 	bl	80030e4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	490d      	ldr	r1, [pc, #52]	; (8002acc <HAL_UART_Init+0xa4>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	212a      	movs	r1, #42	; 0x2a
 8002aa6:	438a      	bics	r2, r1
 8002aa8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	430a      	orrs	r2, r1
 8002ab8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	0018      	movs	r0, r3
 8002abe:	f000 fbc5 	bl	800324c <UART_CheckIdleState>
 8002ac2:	0003      	movs	r3, r0
}
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	b002      	add	sp, #8
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	ffffb7ff 	.word	0xffffb7ff

08002ad0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08a      	sub	sp, #40	; 0x28
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	603b      	str	r3, [r7, #0]
 8002adc:	1dbb      	adds	r3, r7, #6
 8002ade:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d000      	beq.n	8002aea <HAL_UART_Transmit+0x1a>
 8002ae8:	e095      	b.n	8002c16 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_UART_Transmit+0x28>
 8002af0:	1dbb      	adds	r3, r7, #6
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e08d      	b.n	8002c18 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	2380      	movs	r3, #128	; 0x80
 8002b02:	015b      	lsls	r3, r3, #5
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d109      	bne.n	8002b1c <HAL_UART_Transmit+0x4c>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	691b      	ldr	r3, [r3, #16]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d105      	bne.n	8002b1c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2201      	movs	r2, #1
 8002b14:	4013      	ands	r3, r2
 8002b16:	d001      	beq.n	8002b1c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e07d      	b.n	8002c18 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2274      	movs	r2, #116	; 0x74
 8002b20:	5c9b      	ldrb	r3, [r3, r2]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d101      	bne.n	8002b2a <HAL_UART_Transmit+0x5a>
 8002b26:	2302      	movs	r3, #2
 8002b28:	e076      	b.n	8002c18 <HAL_UART_Transmit+0x148>
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2274      	movs	r2, #116	; 0x74
 8002b2e:	2101      	movs	r1, #1
 8002b30:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	2100      	movs	r1, #0
 8002b38:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2221      	movs	r2, #33	; 0x21
 8002b3e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b40:	f7fe f978 	bl	8000e34 <HAL_GetTick>
 8002b44:	0003      	movs	r3, r0
 8002b46:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	1dba      	adds	r2, r7, #6
 8002b4c:	2150      	movs	r1, #80	; 0x50
 8002b4e:	8812      	ldrh	r2, [r2, #0]
 8002b50:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1dba      	adds	r2, r7, #6
 8002b56:	2152      	movs	r1, #82	; 0x52
 8002b58:	8812      	ldrh	r2, [r2, #0]
 8002b5a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	015b      	lsls	r3, r3, #5
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d108      	bne.n	8002b7a <HAL_UART_Transmit+0xaa>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d104      	bne.n	8002b7a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002b70:	2300      	movs	r3, #0
 8002b72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	61bb      	str	r3, [r7, #24]
 8002b78:	e003      	b.n	8002b82 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2274      	movs	r2, #116	; 0x74
 8002b86:	2100      	movs	r1, #0
 8002b88:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002b8a:	e02c      	b.n	8002be6 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	0013      	movs	r3, r2
 8002b96:	2200      	movs	r2, #0
 8002b98:	2180      	movs	r1, #128	; 0x80
 8002b9a:	f000 fb9f 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 8002b9e:	1e03      	subs	r3, r0, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e038      	b.n	8002c18 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10b      	bne.n	8002bc4 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	881b      	ldrh	r3, [r3, #0]
 8002bb0:	001a      	movs	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	05d2      	lsls	r2, r2, #23
 8002bb8:	0dd2      	lsrs	r2, r2, #23
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	3302      	adds	r3, #2
 8002bc0:	61bb      	str	r3, [r7, #24]
 8002bc2:	e007      	b.n	8002bd4 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	781a      	ldrb	r2, [r3, #0]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2252      	movs	r2, #82	; 0x52
 8002bd8:	5a9b      	ldrh	r3, [r3, r2]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b299      	uxth	r1, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2252      	movs	r2, #82	; 0x52
 8002be4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2252      	movs	r2, #82	; 0x52
 8002bea:	5a9b      	ldrh	r3, [r3, r2]
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1cc      	bne.n	8002b8c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002bf2:	697a      	ldr	r2, [r7, #20]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	0013      	movs	r3, r2
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2140      	movs	r1, #64	; 0x40
 8002c00:	f000 fb6c 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 8002c04:	1e03      	subs	r3, r0, #0
 8002c06:	d001      	beq.n	8002c0c <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e005      	b.n	8002c18 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002c12:	2300      	movs	r3, #0
 8002c14:	e000      	b.n	8002c18 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8002c16:	2302      	movs	r3, #2
  }
}
 8002c18:	0018      	movs	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b008      	add	sp, #32
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c20:	b5b0      	push	{r4, r5, r7, lr}
 8002c22:	b08e      	sub	sp, #56	; 0x38
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c28:	231a      	movs	r3, #26
 8002c2a:	2218      	movs	r2, #24
 8002c2c:	4694      	mov	ip, r2
 8002c2e:	44bc      	add	ip, r7
 8002c30:	4463      	add	r3, ip
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	689a      	ldr	r2, [r3, #8]
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4abc      	ldr	r2, [pc, #752]	; (8002f48 <UART_SetConfig+0x328>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	0019      	movs	r1, r3
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	4ab8      	ldr	r2, [pc, #736]	; (8002f4c <UART_SetConfig+0x32c>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	0019      	movs	r1, r3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4ab2      	ldr	r2, [pc, #712]	; (8002f50 <UART_SetConfig+0x330>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d004      	beq.n	8002c96 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	6a1b      	ldr	r3, [r3, #32]
 8002c90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c92:	4313      	orrs	r3, r2
 8002c94:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	4aad      	ldr	r2, [pc, #692]	; (8002f54 <UART_SetConfig+0x334>)
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	0019      	movs	r1, r3
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4aa9      	ldr	r2, [pc, #676]	; (8002f58 <UART_SetConfig+0x338>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d136      	bne.n	8002d24 <UART_SetConfig+0x104>
 8002cb6:	4ba9      	ldr	r3, [pc, #676]	; (8002f5c <UART_SetConfig+0x33c>)
 8002cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cba:	220c      	movs	r2, #12
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d020      	beq.n	8002d04 <UART_SetConfig+0xe4>
 8002cc2:	d827      	bhi.n	8002d14 <UART_SetConfig+0xf4>
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d00d      	beq.n	8002ce4 <UART_SetConfig+0xc4>
 8002cc8:	d824      	bhi.n	8002d14 <UART_SetConfig+0xf4>
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <UART_SetConfig+0xb4>
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	d010      	beq.n	8002cf4 <UART_SetConfig+0xd4>
 8002cd2:	e01f      	b.n	8002d14 <UART_SetConfig+0xf4>
 8002cd4:	231b      	movs	r3, #27
 8002cd6:	2218      	movs	r2, #24
 8002cd8:	4694      	mov	ip, r2
 8002cda:	44bc      	add	ip, r7
 8002cdc:	4463      	add	r3, ip
 8002cde:	2200      	movs	r2, #0
 8002ce0:	701a      	strb	r2, [r3, #0]
 8002ce2:	e06f      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002ce4:	231b      	movs	r3, #27
 8002ce6:	2218      	movs	r2, #24
 8002ce8:	4694      	mov	ip, r2
 8002cea:	44bc      	add	ip, r7
 8002cec:	4463      	add	r3, ip
 8002cee:	2202      	movs	r2, #2
 8002cf0:	701a      	strb	r2, [r3, #0]
 8002cf2:	e067      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002cf4:	231b      	movs	r3, #27
 8002cf6:	2218      	movs	r2, #24
 8002cf8:	4694      	mov	ip, r2
 8002cfa:	44bc      	add	ip, r7
 8002cfc:	4463      	add	r3, ip
 8002cfe:	2204      	movs	r2, #4
 8002d00:	701a      	strb	r2, [r3, #0]
 8002d02:	e05f      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d04:	231b      	movs	r3, #27
 8002d06:	2218      	movs	r2, #24
 8002d08:	4694      	mov	ip, r2
 8002d0a:	44bc      	add	ip, r7
 8002d0c:	4463      	add	r3, ip
 8002d0e:	2208      	movs	r2, #8
 8002d10:	701a      	strb	r2, [r3, #0]
 8002d12:	e057      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d14:	231b      	movs	r3, #27
 8002d16:	2218      	movs	r2, #24
 8002d18:	4694      	mov	ip, r2
 8002d1a:	44bc      	add	ip, r7
 8002d1c:	4463      	add	r3, ip
 8002d1e:	2210      	movs	r2, #16
 8002d20:	701a      	strb	r2, [r3, #0]
 8002d22:	e04f      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a89      	ldr	r2, [pc, #548]	; (8002f50 <UART_SetConfig+0x330>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d143      	bne.n	8002db6 <UART_SetConfig+0x196>
 8002d2e:	4b8b      	ldr	r3, [pc, #556]	; (8002f5c <UART_SetConfig+0x33c>)
 8002d30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d32:	23c0      	movs	r3, #192	; 0xc0
 8002d34:	011b      	lsls	r3, r3, #4
 8002d36:	4013      	ands	r3, r2
 8002d38:	22c0      	movs	r2, #192	; 0xc0
 8002d3a:	0112      	lsls	r2, r2, #4
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d02a      	beq.n	8002d96 <UART_SetConfig+0x176>
 8002d40:	22c0      	movs	r2, #192	; 0xc0
 8002d42:	0112      	lsls	r2, r2, #4
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d82e      	bhi.n	8002da6 <UART_SetConfig+0x186>
 8002d48:	2280      	movs	r2, #128	; 0x80
 8002d4a:	0112      	lsls	r2, r2, #4
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d012      	beq.n	8002d76 <UART_SetConfig+0x156>
 8002d50:	2280      	movs	r2, #128	; 0x80
 8002d52:	0112      	lsls	r2, r2, #4
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d826      	bhi.n	8002da6 <UART_SetConfig+0x186>
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d004      	beq.n	8002d66 <UART_SetConfig+0x146>
 8002d5c:	2280      	movs	r2, #128	; 0x80
 8002d5e:	00d2      	lsls	r2, r2, #3
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d010      	beq.n	8002d86 <UART_SetConfig+0x166>
 8002d64:	e01f      	b.n	8002da6 <UART_SetConfig+0x186>
 8002d66:	231b      	movs	r3, #27
 8002d68:	2218      	movs	r2, #24
 8002d6a:	4694      	mov	ip, r2
 8002d6c:	44bc      	add	ip, r7
 8002d6e:	4463      	add	r3, ip
 8002d70:	2200      	movs	r2, #0
 8002d72:	701a      	strb	r2, [r3, #0]
 8002d74:	e026      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d76:	231b      	movs	r3, #27
 8002d78:	2218      	movs	r2, #24
 8002d7a:	4694      	mov	ip, r2
 8002d7c:	44bc      	add	ip, r7
 8002d7e:	4463      	add	r3, ip
 8002d80:	2202      	movs	r2, #2
 8002d82:	701a      	strb	r2, [r3, #0]
 8002d84:	e01e      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d86:	231b      	movs	r3, #27
 8002d88:	2218      	movs	r2, #24
 8002d8a:	4694      	mov	ip, r2
 8002d8c:	44bc      	add	ip, r7
 8002d8e:	4463      	add	r3, ip
 8002d90:	2204      	movs	r2, #4
 8002d92:	701a      	strb	r2, [r3, #0]
 8002d94:	e016      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002d96:	231b      	movs	r3, #27
 8002d98:	2218      	movs	r2, #24
 8002d9a:	4694      	mov	ip, r2
 8002d9c:	44bc      	add	ip, r7
 8002d9e:	4463      	add	r3, ip
 8002da0:	2208      	movs	r2, #8
 8002da2:	701a      	strb	r2, [r3, #0]
 8002da4:	e00e      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002da6:	231b      	movs	r3, #27
 8002da8:	2218      	movs	r2, #24
 8002daa:	4694      	mov	ip, r2
 8002dac:	44bc      	add	ip, r7
 8002dae:	4463      	add	r3, ip
 8002db0:	2210      	movs	r2, #16
 8002db2:	701a      	strb	r2, [r3, #0]
 8002db4:	e006      	b.n	8002dc4 <UART_SetConfig+0x1a4>
 8002db6:	231b      	movs	r3, #27
 8002db8:	2218      	movs	r2, #24
 8002dba:	4694      	mov	ip, r2
 8002dbc:	44bc      	add	ip, r7
 8002dbe:	4463      	add	r3, ip
 8002dc0:	2210      	movs	r2, #16
 8002dc2:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a61      	ldr	r2, [pc, #388]	; (8002f50 <UART_SetConfig+0x330>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d000      	beq.n	8002dd0 <UART_SetConfig+0x1b0>
 8002dce:	e088      	b.n	8002ee2 <UART_SetConfig+0x2c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002dd0:	231b      	movs	r3, #27
 8002dd2:	2218      	movs	r2, #24
 8002dd4:	4694      	mov	ip, r2
 8002dd6:	44bc      	add	ip, r7
 8002dd8:	4463      	add	r3, ip
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b08      	cmp	r3, #8
 8002dde:	d01d      	beq.n	8002e1c <UART_SetConfig+0x1fc>
 8002de0:	dc20      	bgt.n	8002e24 <UART_SetConfig+0x204>
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d015      	beq.n	8002e12 <UART_SetConfig+0x1f2>
 8002de6:	dc1d      	bgt.n	8002e24 <UART_SetConfig+0x204>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d002      	beq.n	8002df2 <UART_SetConfig+0x1d2>
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d005      	beq.n	8002dfc <UART_SetConfig+0x1dc>
 8002df0:	e018      	b.n	8002e24 <UART_SetConfig+0x204>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002df2:	f7ff f855 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 8002df6:	0003      	movs	r3, r0
 8002df8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dfa:	e01d      	b.n	8002e38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dfc:	4b57      	ldr	r3, [pc, #348]	; (8002f5c <UART_SetConfig+0x33c>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	2210      	movs	r2, #16
 8002e02:	4013      	ands	r3, r2
 8002e04:	d002      	beq.n	8002e0c <UART_SetConfig+0x1ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e06:	4b56      	ldr	r3, [pc, #344]	; (8002f60 <UART_SetConfig+0x340>)
 8002e08:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e0a:	e015      	b.n	8002e38 <UART_SetConfig+0x218>
          pclk = (uint32_t) HSI_VALUE;
 8002e0c:	4b55      	ldr	r3, [pc, #340]	; (8002f64 <UART_SetConfig+0x344>)
 8002e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e10:	e012      	b.n	8002e38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e12:	f7fe ff95 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8002e16:	0003      	movs	r3, r0
 8002e18:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e1a:	e00d      	b.n	8002e38 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e1c:	2380      	movs	r3, #128	; 0x80
 8002e1e:	021b      	lsls	r3, r3, #8
 8002e20:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002e22:	e009      	b.n	8002e38 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002e28:	231a      	movs	r3, #26
 8002e2a:	2218      	movs	r2, #24
 8002e2c:	4694      	mov	ip, r2
 8002e2e:	44bc      	add	ip, r7
 8002e30:	4463      	add	r3, ip
 8002e32:	2201      	movs	r2, #1
 8002e34:	701a      	strb	r2, [r3, #0]
        break;
 8002e36:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d100      	bne.n	8002e40 <UART_SetConfig+0x220>
 8002e3e:	e139      	b.n	80030b4 <UART_SetConfig+0x494>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	0013      	movs	r3, r2
 8002e46:	005b      	lsls	r3, r3, #1
 8002e48:	189b      	adds	r3, r3, r2
 8002e4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d305      	bcc.n	8002e5c <UART_SetConfig+0x23c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d907      	bls.n	8002e6c <UART_SetConfig+0x24c>
      {
        ret = HAL_ERROR;
 8002e5c:	231a      	movs	r3, #26
 8002e5e:	2218      	movs	r2, #24
 8002e60:	4694      	mov	ip, r2
 8002e62:	44bc      	add	ip, r7
 8002e64:	4463      	add	r3, ip
 8002e66:	2201      	movs	r2, #1
 8002e68:	701a      	strb	r2, [r3, #0]
 8002e6a:	e123      	b.n	80030b4 <UART_SetConfig+0x494>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	6939      	ldr	r1, [r7, #16]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	000b      	movs	r3, r1
 8002e7a:	0e1b      	lsrs	r3, r3, #24
 8002e7c:	0010      	movs	r0, r2
 8002e7e:	0205      	lsls	r5, r0, #8
 8002e80:	431d      	orrs	r5, r3
 8002e82:	000b      	movs	r3, r1
 8002e84:	021c      	lsls	r4, r3, #8
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	085b      	lsrs	r3, r3, #1
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	68b8      	ldr	r0, [r7, #8]
 8002e94:	68f9      	ldr	r1, [r7, #12]
 8002e96:	1900      	adds	r0, r0, r4
 8002e98:	4169      	adcs	r1, r5
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	683a      	ldr	r2, [r7, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f7fd f9c2 	bl	8000230 <__aeabi_uldivmod>
 8002eac:	0002      	movs	r2, r0
 8002eae:	000b      	movs	r3, r1
 8002eb0:	0013      	movs	r3, r2
 8002eb2:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002eb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002eb6:	23c0      	movs	r3, #192	; 0xc0
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d309      	bcc.n	8002ed2 <UART_SetConfig+0x2b2>
 8002ebe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	035b      	lsls	r3, r3, #13
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d204      	bcs.n	8002ed2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ece:	60da      	str	r2, [r3, #12]
 8002ed0:	e0f0      	b.n	80030b4 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8002ed2:	231a      	movs	r3, #26
 8002ed4:	2218      	movs	r2, #24
 8002ed6:	4694      	mov	ip, r2
 8002ed8:	44bc      	add	ip, r7
 8002eda:	4463      	add	r3, ip
 8002edc:	2201      	movs	r2, #1
 8002ede:	701a      	strb	r2, [r3, #0]
 8002ee0:	e0e8      	b.n	80030b4 <UART_SetConfig+0x494>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	69da      	ldr	r2, [r3, #28]
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	021b      	lsls	r3, r3, #8
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d000      	beq.n	8002ef0 <UART_SetConfig+0x2d0>
 8002eee:	e087      	b.n	8003000 <UART_SetConfig+0x3e0>
  {
    switch (clocksource)
 8002ef0:	231b      	movs	r3, #27
 8002ef2:	2218      	movs	r2, #24
 8002ef4:	4694      	mov	ip, r2
 8002ef6:	44bc      	add	ip, r7
 8002ef8:	4463      	add	r3, ip
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b08      	cmp	r3, #8
 8002efe:	d835      	bhi.n	8002f6c <UART_SetConfig+0x34c>
 8002f00:	009a      	lsls	r2, r3, #2
 8002f02:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <UART_SetConfig+0x348>)
 8002f04:	18d3      	adds	r3, r2, r3
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f0a:	f7fe ffc9 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 8002f0e:	0003      	movs	r3, r0
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f12:	e035      	b.n	8002f80 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f14:	f7fe ffda 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 8002f18:	0003      	movs	r3, r0
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f1c:	e030      	b.n	8002f80 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	; (8002f5c <UART_SetConfig+0x33c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2210      	movs	r2, #16
 8002f24:	4013      	ands	r3, r2
 8002f26:	d002      	beq.n	8002f2e <UART_SetConfig+0x30e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002f28:	4b0d      	ldr	r3, [pc, #52]	; (8002f60 <UART_SetConfig+0x340>)
 8002f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002f2c:	e028      	b.n	8002f80 <UART_SetConfig+0x360>
          pclk = (uint32_t) HSI_VALUE;
 8002f2e:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <UART_SetConfig+0x344>)
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f32:	e025      	b.n	8002f80 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f34:	f7fe ff04 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f3c:	e020      	b.n	8002f80 <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f3e:	2380      	movs	r3, #128	; 0x80
 8002f40:	021b      	lsls	r3, r3, #8
 8002f42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002f44:	e01c      	b.n	8002f80 <UART_SetConfig+0x360>
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	efff69f3 	.word	0xefff69f3
 8002f4c:	ffffcfff 	.word	0xffffcfff
 8002f50:	40004800 	.word	0x40004800
 8002f54:	fffff4ff 	.word	0xfffff4ff
 8002f58:	40004400 	.word	0x40004400
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	003d0900 	.word	0x003d0900
 8002f64:	00f42400 	.word	0x00f42400
 8002f68:	08003568 	.word	0x08003568
      default:
        pclk = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002f70:	231a      	movs	r3, #26
 8002f72:	2218      	movs	r2, #24
 8002f74:	4694      	mov	ip, r2
 8002f76:	44bc      	add	ip, r7
 8002f78:	4463      	add	r3, ip
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	701a      	strb	r2, [r3, #0]
        break;
 8002f7e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d100      	bne.n	8002f88 <UART_SetConfig+0x368>
 8002f86:	e095      	b.n	80030b4 <UART_SetConfig+0x494>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8a:	005a      	lsls	r2, r3, #1
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	085b      	lsrs	r3, r3, #1
 8002f92:	18d2      	adds	r2, r2, r3
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	0019      	movs	r1, r3
 8002f9a:	0010      	movs	r0, r2
 8002f9c:	f7fd f8bc 	bl	8000118 <__udivsi3>
 8002fa0:	0003      	movs	r3, r0
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fa8:	2b0f      	cmp	r3, #15
 8002faa:	d921      	bls.n	8002ff0 <UART_SetConfig+0x3d0>
 8002fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fae:	2380      	movs	r3, #128	; 0x80
 8002fb0:	025b      	lsls	r3, r3, #9
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d21c      	bcs.n	8002ff0 <UART_SetConfig+0x3d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	200e      	movs	r0, #14
 8002fbc:	2418      	movs	r4, #24
 8002fbe:	193b      	adds	r3, r7, r4
 8002fc0:	181b      	adds	r3, r3, r0
 8002fc2:	210f      	movs	r1, #15
 8002fc4:	438a      	bics	r2, r1
 8002fc6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fca:	085b      	lsrs	r3, r3, #1
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	2207      	movs	r2, #7
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	b299      	uxth	r1, r3
 8002fd4:	193b      	adds	r3, r7, r4
 8002fd6:	181b      	adds	r3, r3, r0
 8002fd8:	193a      	adds	r2, r7, r4
 8002fda:	1812      	adds	r2, r2, r0
 8002fdc:	8812      	ldrh	r2, [r2, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	193a      	adds	r2, r7, r4
 8002fe8:	1812      	adds	r2, r2, r0
 8002fea:	8812      	ldrh	r2, [r2, #0]
 8002fec:	60da      	str	r2, [r3, #12]
 8002fee:	e061      	b.n	80030b4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8002ff0:	231a      	movs	r3, #26
 8002ff2:	2218      	movs	r2, #24
 8002ff4:	4694      	mov	ip, r2
 8002ff6:	44bc      	add	ip, r7
 8002ff8:	4463      	add	r3, ip
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	701a      	strb	r2, [r3, #0]
 8002ffe:	e059      	b.n	80030b4 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003000:	231b      	movs	r3, #27
 8003002:	2218      	movs	r2, #24
 8003004:	4694      	mov	ip, r2
 8003006:	44bc      	add	ip, r7
 8003008:	4463      	add	r3, ip
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b08      	cmp	r3, #8
 800300e:	d822      	bhi.n	8003056 <UART_SetConfig+0x436>
 8003010:	009a      	lsls	r2, r3, #2
 8003012:	4b30      	ldr	r3, [pc, #192]	; (80030d4 <UART_SetConfig+0x4b4>)
 8003014:	18d3      	adds	r3, r2, r3
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800301a:	f7fe ff41 	bl	8001ea0 <HAL_RCC_GetPCLK1Freq>
 800301e:	0003      	movs	r3, r0
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003022:	e022      	b.n	800306a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003024:	f7fe ff52 	bl	8001ecc <HAL_RCC_GetPCLK2Freq>
 8003028:	0003      	movs	r3, r0
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800302c:	e01d      	b.n	800306a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800302e:	4b2a      	ldr	r3, [pc, #168]	; (80030d8 <UART_SetConfig+0x4b8>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2210      	movs	r2, #16
 8003034:	4013      	ands	r3, r2
 8003036:	d002      	beq.n	800303e <UART_SetConfig+0x41e>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003038:	4b28      	ldr	r3, [pc, #160]	; (80030dc <UART_SetConfig+0x4bc>)
 800303a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800303c:	e015      	b.n	800306a <UART_SetConfig+0x44a>
          pclk = (uint32_t) HSI_VALUE;
 800303e:	4b28      	ldr	r3, [pc, #160]	; (80030e0 <UART_SetConfig+0x4c0>)
 8003040:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003042:	e012      	b.n	800306a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003044:	f7fe fe7c 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8003048:	0003      	movs	r3, r0
 800304a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800304c:	e00d      	b.n	800306a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800304e:	2380      	movs	r3, #128	; 0x80
 8003050:	021b      	lsls	r3, r3, #8
 8003052:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003054:	e009      	b.n	800306a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003056:	2300      	movs	r3, #0
 8003058:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800305a:	231a      	movs	r3, #26
 800305c:	2218      	movs	r2, #24
 800305e:	4694      	mov	ip, r2
 8003060:	44bc      	add	ip, r7
 8003062:	4463      	add	r3, ip
 8003064:	2201      	movs	r2, #1
 8003066:	701a      	strb	r2, [r3, #0]
        break;
 8003068:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800306a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800306c:	2b00      	cmp	r3, #0
 800306e:	d021      	beq.n	80030b4 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	085a      	lsrs	r2, r3, #1
 8003076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003078:	18d2      	adds	r2, r2, r3
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	0019      	movs	r1, r3
 8003080:	0010      	movs	r0, r2
 8003082:	f7fd f849 	bl	8000118 <__udivsi3>
 8003086:	0003      	movs	r3, r0
 8003088:	b29b      	uxth	r3, r3
 800308a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800308c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308e:	2b0f      	cmp	r3, #15
 8003090:	d909      	bls.n	80030a6 <UART_SetConfig+0x486>
 8003092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003094:	2380      	movs	r3, #128	; 0x80
 8003096:	025b      	lsls	r3, r3, #9
 8003098:	429a      	cmp	r2, r3
 800309a:	d204      	bcs.n	80030a6 <UART_SetConfig+0x486>
      {
        huart->Instance->BRR = usartdiv;
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030a2:	60da      	str	r2, [r3, #12]
 80030a4:	e006      	b.n	80030b4 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80030a6:	231a      	movs	r3, #26
 80030a8:	2218      	movs	r2, #24
 80030aa:	4694      	mov	ip, r2
 80030ac:	44bc      	add	ip, r7
 80030ae:	4463      	add	r3, ip
 80030b0:	2201      	movs	r2, #1
 80030b2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	2200      	movs	r2, #0
 80030b8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	2200      	movs	r2, #0
 80030be:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80030c0:	231a      	movs	r3, #26
 80030c2:	2218      	movs	r2, #24
 80030c4:	4694      	mov	ip, r2
 80030c6:	44bc      	add	ip, r7
 80030c8:	4463      	add	r3, ip
 80030ca:	781b      	ldrb	r3, [r3, #0]
}
 80030cc:	0018      	movs	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b00e      	add	sp, #56	; 0x38
 80030d2:	bdb0      	pop	{r4, r5, r7, pc}
 80030d4:	0800358c 	.word	0x0800358c
 80030d8:	40021000 	.word	0x40021000
 80030dc:	003d0900 	.word	0x003d0900
 80030e0:	00f42400 	.word	0x00f42400

080030e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f0:	2201      	movs	r2, #1
 80030f2:	4013      	ands	r3, r2
 80030f4:	d00b      	beq.n	800310e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4a4a      	ldr	r2, [pc, #296]	; (8003228 <UART_AdvFeatureConfig+0x144>)
 80030fe:	4013      	ands	r3, r2
 8003100:	0019      	movs	r1, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	2202      	movs	r2, #2
 8003114:	4013      	ands	r3, r2
 8003116:	d00b      	beq.n	8003130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	4a43      	ldr	r2, [pc, #268]	; (800322c <UART_AdvFeatureConfig+0x148>)
 8003120:	4013      	ands	r3, r2
 8003122:	0019      	movs	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	2204      	movs	r2, #4
 8003136:	4013      	ands	r3, r2
 8003138:	d00b      	beq.n	8003152 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	4a3b      	ldr	r2, [pc, #236]	; (8003230 <UART_AdvFeatureConfig+0x14c>)
 8003142:	4013      	ands	r3, r2
 8003144:	0019      	movs	r1, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	430a      	orrs	r2, r1
 8003150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	2208      	movs	r2, #8
 8003158:	4013      	ands	r3, r2
 800315a:	d00b      	beq.n	8003174 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4a34      	ldr	r2, [pc, #208]	; (8003234 <UART_AdvFeatureConfig+0x150>)
 8003164:	4013      	ands	r3, r2
 8003166:	0019      	movs	r1, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003178:	2210      	movs	r2, #16
 800317a:	4013      	ands	r3, r2
 800317c:	d00b      	beq.n	8003196 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	4a2c      	ldr	r2, [pc, #176]	; (8003238 <UART_AdvFeatureConfig+0x154>)
 8003186:	4013      	ands	r3, r2
 8003188:	0019      	movs	r1, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	2220      	movs	r2, #32
 800319c:	4013      	ands	r3, r2
 800319e:	d00b      	beq.n	80031b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	4a25      	ldr	r2, [pc, #148]	; (800323c <UART_AdvFeatureConfig+0x158>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	430a      	orrs	r2, r1
 80031b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031bc:	2240      	movs	r2, #64	; 0x40
 80031be:	4013      	ands	r3, r2
 80031c0:	d01d      	beq.n	80031fe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	4a1d      	ldr	r2, [pc, #116]	; (8003240 <UART_AdvFeatureConfig+0x15c>)
 80031ca:	4013      	ands	r3, r2
 80031cc:	0019      	movs	r1, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031de:	2380      	movs	r3, #128	; 0x80
 80031e0:	035b      	lsls	r3, r3, #13
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d10b      	bne.n	80031fe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	4a15      	ldr	r2, [pc, #84]	; (8003244 <UART_AdvFeatureConfig+0x160>)
 80031ee:	4013      	ands	r3, r2
 80031f0:	0019      	movs	r1, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	2280      	movs	r2, #128	; 0x80
 8003204:	4013      	ands	r3, r2
 8003206:	d00b      	beq.n	8003220 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4a0e      	ldr	r2, [pc, #56]	; (8003248 <UART_AdvFeatureConfig+0x164>)
 8003210:	4013      	ands	r3, r2
 8003212:	0019      	movs	r1, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	605a      	str	r2, [r3, #4]
  }
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}
 8003228:	fffdffff 	.word	0xfffdffff
 800322c:	fffeffff 	.word	0xfffeffff
 8003230:	fffbffff 	.word	0xfffbffff
 8003234:	ffff7fff 	.word	0xffff7fff
 8003238:	ffffefff 	.word	0xffffefff
 800323c:	ffffdfff 	.word	0xffffdfff
 8003240:	ffefffff 	.word	0xffefffff
 8003244:	ff9fffff 	.word	0xff9fffff
 8003248:	fff7ffff 	.word	0xfff7ffff

0800324c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af02      	add	r7, sp, #8
 8003252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2280      	movs	r2, #128	; 0x80
 8003258:	2100      	movs	r1, #0
 800325a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800325c:	f7fd fdea 	bl	8000e34 <HAL_GetTick>
 8003260:	0003      	movs	r3, r0
 8003262:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2208      	movs	r2, #8
 800326c:	4013      	ands	r3, r2
 800326e:	2b08      	cmp	r3, #8
 8003270:	d10c      	bne.n	800328c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2280      	movs	r2, #128	; 0x80
 8003276:	0391      	lsls	r1, r2, #14
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <UART_CheckIdleState+0x8c>)
 800327c:	9200      	str	r2, [sp, #0]
 800327e:	2200      	movs	r2, #0
 8003280:	f000 f82c 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 8003284:	1e03      	subs	r3, r0, #0
 8003286:	d001      	beq.n	800328c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e021      	b.n	80032d0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2204      	movs	r2, #4
 8003294:	4013      	ands	r3, r2
 8003296:	2b04      	cmp	r3, #4
 8003298:	d10c      	bne.n	80032b4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2280      	movs	r2, #128	; 0x80
 800329e:	03d1      	lsls	r1, r2, #15
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	4a0d      	ldr	r2, [pc, #52]	; (80032d8 <UART_CheckIdleState+0x8c>)
 80032a4:	9200      	str	r2, [sp, #0]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f000 f818 	bl	80032dc <UART_WaitOnFlagUntilTimeout>
 80032ac:	1e03      	subs	r3, r0, #0
 80032ae:	d001      	beq.n	80032b4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e00d      	b.n	80032d0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2220      	movs	r2, #32
 80032b8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2220      	movs	r2, #32
 80032be:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2274      	movs	r2, #116	; 0x74
 80032ca:	2100      	movs	r1, #0
 80032cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032ce:	2300      	movs	r3, #0
}
 80032d0:	0018      	movs	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b004      	add	sp, #16
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	01ffffff 	.word	0x01ffffff

080032dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	603b      	str	r3, [r7, #0]
 80032e8:	1dfb      	adds	r3, r7, #7
 80032ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032ec:	e05e      	b.n	80033ac <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	3301      	adds	r3, #1
 80032f2:	d05b      	beq.n	80033ac <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f4:	f7fd fd9e 	bl	8000e34 <HAL_GetTick>
 80032f8:	0002      	movs	r2, r0
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	429a      	cmp	r2, r3
 8003302:	d302      	bcc.n	800330a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d11b      	bne.n	8003342 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	492f      	ldr	r1, [pc, #188]	; (80033d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003316:	400a      	ands	r2, r1
 8003318:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2101      	movs	r1, #1
 8003326:	438a      	bics	r2, r1
 8003328:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2220      	movs	r2, #32
 800332e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2220      	movs	r2, #32
 8003334:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2274      	movs	r2, #116	; 0x74
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e044      	b.n	80033cc <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2204      	movs	r2, #4
 800334a:	4013      	ands	r3, r2
 800334c:	d02e      	beq.n	80033ac <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	69da      	ldr	r2, [r3, #28]
 8003354:	2380      	movs	r3, #128	; 0x80
 8003356:	011b      	lsls	r3, r3, #4
 8003358:	401a      	ands	r2, r3
 800335a:	2380      	movs	r3, #128	; 0x80
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	429a      	cmp	r2, r3
 8003360:	d124      	bne.n	80033ac <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2280      	movs	r2, #128	; 0x80
 8003368:	0112      	lsls	r2, r2, #4
 800336a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4917      	ldr	r1, [pc, #92]	; (80033d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003378:	400a      	ands	r2, r1
 800337a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2101      	movs	r1, #1
 8003388:	438a      	bics	r2, r1
 800338a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2220      	movs	r2, #32
 8003390:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2220      	movs	r2, #32
 8003396:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2280      	movs	r2, #128	; 0x80
 800339c:	2120      	movs	r1, #32
 800339e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2274      	movs	r2, #116	; 0x74
 80033a4:	2100      	movs	r1, #0
 80033a6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e00f      	b.n	80033cc <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	4013      	ands	r3, r2
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	425a      	negs	r2, r3
 80033bc:	4153      	adcs	r3, r2
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	001a      	movs	r2, r3
 80033c2:	1dfb      	adds	r3, r7, #7
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d091      	beq.n	80032ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033ca:	2300      	movs	r3, #0
}
 80033cc:	0018      	movs	r0, r3
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b004      	add	sp, #16
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	fffffe5f 	.word	0xfffffe5f

080033d8 <__libc_init_array>:
 80033d8:	b570      	push	{r4, r5, r6, lr}
 80033da:	2600      	movs	r6, #0
 80033dc:	4d0c      	ldr	r5, [pc, #48]	; (8003410 <__libc_init_array+0x38>)
 80033de:	4c0d      	ldr	r4, [pc, #52]	; (8003414 <__libc_init_array+0x3c>)
 80033e0:	1b64      	subs	r4, r4, r5
 80033e2:	10a4      	asrs	r4, r4, #2
 80033e4:	42a6      	cmp	r6, r4
 80033e6:	d109      	bne.n	80033fc <__libc_init_array+0x24>
 80033e8:	2600      	movs	r6, #0
 80033ea:	f000 f821 	bl	8003430 <_init>
 80033ee:	4d0a      	ldr	r5, [pc, #40]	; (8003418 <__libc_init_array+0x40>)
 80033f0:	4c0a      	ldr	r4, [pc, #40]	; (800341c <__libc_init_array+0x44>)
 80033f2:	1b64      	subs	r4, r4, r5
 80033f4:	10a4      	asrs	r4, r4, #2
 80033f6:	42a6      	cmp	r6, r4
 80033f8:	d105      	bne.n	8003406 <__libc_init_array+0x2e>
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
 80033fc:	00b3      	lsls	r3, r6, #2
 80033fe:	58eb      	ldr	r3, [r5, r3]
 8003400:	4798      	blx	r3
 8003402:	3601      	adds	r6, #1
 8003404:	e7ee      	b.n	80033e4 <__libc_init_array+0xc>
 8003406:	00b3      	lsls	r3, r6, #2
 8003408:	58eb      	ldr	r3, [r5, r3]
 800340a:	4798      	blx	r3
 800340c:	3601      	adds	r6, #1
 800340e:	e7f2      	b.n	80033f6 <__libc_init_array+0x1e>
 8003410:	080035b8 	.word	0x080035b8
 8003414:	080035b8 	.word	0x080035b8
 8003418:	080035b8 	.word	0x080035b8
 800341c:	080035bc 	.word	0x080035bc

08003420 <memset>:
 8003420:	0003      	movs	r3, r0
 8003422:	1882      	adds	r2, r0, r2
 8003424:	4293      	cmp	r3, r2
 8003426:	d100      	bne.n	800342a <memset+0xa>
 8003428:	4770      	bx	lr
 800342a:	7019      	strb	r1, [r3, #0]
 800342c:	3301      	adds	r3, #1
 800342e:	e7f9      	b.n	8003424 <memset+0x4>

08003430 <_init>:
 8003430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003436:	bc08      	pop	{r3}
 8003438:	469e      	mov	lr, r3
 800343a:	4770      	bx	lr

0800343c <_fini>:
 800343c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800343e:	46c0      	nop			; (mov r8, r8)
 8003440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003442:	bc08      	pop	{r3}
 8003444:	469e      	mov	lr, r3
 8003446:	4770      	bx	lr
