
SandClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a724  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b30  0800a838  0800a838  0000b838  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b368  0800b368  0000d278  2**0
                  CONTENTS
  4 .ARM          00000008  0800b368  0800b368  0000c368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b370  0800b370  0000d278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b370  0800b370  0000c370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b374  0800b374  0000c374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  0800b378  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ac  20000278  0800b5f0  0000d278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a24  0800b5f0  0000da24  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d278  2**0
                  CONTENTS, READONLY
 12 .debug_info   000147d3  00000000  00000000  0000d2a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000329b  00000000  00000000  00021a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  00024d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f76  00000000  00000000  000260e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a912  00000000  00000000  0002705e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000174eb  00000000  00000000  00041970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009250f  00000000  00000000  00058e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb36a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069c4  00000000  00000000  000eb3b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f1d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000278 	.word	0x20000278
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a81c 	.word	0x0800a81c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000027c 	.word	0x2000027c
 800014c:	0800a81c 	.word	0x0800a81c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 0308 	add.w	r3, r7, #8
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a4:	4b21      	ldr	r3, [pc, #132]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a20      	ldr	r2, [pc, #128]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010aa:	f043 0304 	orr.w	r3, r3, #4
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b1e      	ldr	r3, [pc, #120]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010bc:	4b1b      	ldr	r3, [pc, #108]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a1a      	ldr	r2, [pc, #104]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010c2:	f043 0308 	orr.w	r3, r3, #8
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b18      	ldr	r3, [pc, #96]	@ (800112c <MX_GPIO_Init+0x9c>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	603b      	str	r3, [r7, #0]
 80010d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD1_RST_Pin|LCD1_DC_Pin|LCD1_CS_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2158      	movs	r1, #88	@ 0x58
 80010d8:	4815      	ldr	r0, [pc, #84]	@ (8001130 <MX_GPIO_Init+0xa0>)
 80010da:	f001 ff8f 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD2_RST_Pin|LCD2_DC_Pin|LCD2_CS_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 41b0 	mov.w	r1, #22528	@ 0x5800
 80010e4:	4813      	ldr	r0, [pc, #76]	@ (8001134 <MX_GPIO_Init+0xa4>)
 80010e6:	f001 ff89 	bl	8002ffc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LCD1_RST_Pin|LCD1_DC_Pin|LCD1_CS_Pin;
 80010ea:	2358      	movs	r3, #88	@ 0x58
 80010ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2301      	movs	r3, #1
 80010f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f6:	2302      	movs	r3, #2
 80010f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 0308 	add.w	r3, r7, #8
 80010fe:	4619      	mov	r1, r3
 8001100:	480b      	ldr	r0, [pc, #44]	@ (8001130 <MX_GPIO_Init+0xa0>)
 8001102:	f001 fdf7 	bl	8002cf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD2_RST_Pin|LCD2_DC_Pin|LCD2_CS_Pin;
 8001106:	f44f 43b0 	mov.w	r3, #22528	@ 0x5800
 800110a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110c:	2301      	movs	r3, #1
 800110e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2302      	movs	r3, #2
 8001116:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f107 0308 	add.w	r3, r7, #8
 800111c:	4619      	mov	r1, r3
 800111e:	4805      	ldr	r0, [pc, #20]	@ (8001134 <MX_GPIO_Init+0xa4>)
 8001120:	f001 fde8 	bl	8002cf4 <HAL_GPIO_Init>

}
 8001124:	bf00      	nop
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40021000 	.word	0x40021000
 8001130:	40010800 	.word	0x40010800
 8001134:	40010c00 	.word	0x40010c00

08001138 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800113c:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x50>)
 800113e:	4a13      	ldr	r2, [pc, #76]	@ (800118c <MX_I2C1_Init+0x54>)
 8001140:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001144:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <MX_I2C1_Init+0x58>)
 8001146:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_I2C1_Init+0x50>)
 800114a:	2200      	movs	r2, #0
 800114c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001156:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800115a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800115c:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <MX_I2C1_Init+0x50>)
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001162:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001168:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <MX_I2C1_Init+0x50>)
 800116a:	2200      	movs	r2, #0
 800116c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800116e:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001174:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_I2C1_Init+0x50>)
 8001176:	f001 ff59 	bl	800302c <HAL_I2C_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001180:	f000 fd9a 	bl	8001cb8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000294 	.word	0x20000294
 800118c:	40005400 	.word	0x40005400
 8001190:	00061a80 	.word	0x00061a80

08001194 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]
 80011a8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a15      	ldr	r2, [pc, #84]	@ (8001204 <HAL_I2C_MspInit+0x70>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d123      	bne.n	80011fc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b4:	4b14      	ldr	r3, [pc, #80]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a13      	ldr	r2, [pc, #76]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011ba:	f043 0308 	orr.w	r3, r3, #8
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f003 0308 	and.w	r3, r3, #8
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011cc:	23c0      	movs	r3, #192	@ 0xc0
 80011ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d0:	2312      	movs	r3, #18
 80011d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d4:	2303      	movs	r3, #3
 80011d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4619      	mov	r1, r3
 80011de:	480b      	ldr	r0, [pc, #44]	@ (800120c <HAL_I2C_MspInit+0x78>)
 80011e0:	f001 fd88 	bl	8002cf4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011e4:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011e6:	69db      	ldr	r3, [r3, #28]
 80011e8:	4a07      	ldr	r2, [pc, #28]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011ee:	61d3      	str	r3, [r2, #28]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <HAL_I2C_MspInit+0x74>)
 80011f2:	69db      	ldr	r3, [r3, #28]
 80011f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011fc:	bf00      	nop
 80011fe:	3720      	adds	r7, #32
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40005400 	.word	0x40005400
 8001208:	40021000 	.word	0x40021000
 800120c:	40010c00 	.word	0x40010c00

08001210 <LCD5110_refresh>:
	LCD5110_canvas_t def_scr;
} LCD5110_display;


inline void LCD5110_refresh(LCD5110_display* lcd_conf)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	LCD5110_refresh_ll(&lcd_conf->hw_conf);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fba8 	bl	8001970 <LCD5110_refresh_ll>
}
 8001220:	bf00      	nop
 8001222:	3708      	adds	r7, #8
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <LCD5110_set_cursor>:
void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf);

// Regarding inline -- C also lcd5110.c.
inline void LCD5110_set_cursor(int x, int y, LCD5110_display* lcd_conf)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
	LCD5110_wset_cursor(x, y, &lcd_conf->def_scr, lcd_conf);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f503 7205 	add.w	r2, r3, #532	@ 0x214
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	68b9      	ldr	r1, [r7, #8]
 800123e:	68f8      	ldr	r0, [r7, #12]
 8001240:	f000 f880 	bl	8001344 <LCD5110_wset_cursor>
}
 8001244:	bf00      	nop
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <LCD5110_clear_scr>:
inline point_t LCD5110_get_cursor(LCD5110_display* lcd_conf)
{
	return LCD5110_wget_cursor(&lcd_conf->def_scr, lcd_conf);
}

inline void LCD5110_clear_scr(LCD5110_display* lcd_conf){
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
	LCD5110_clrscr(&lcd_conf->hw_conf);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f933 	bl	80014c2 <LCD5110_clrscr>
	LCD5110_set_cursor(0, 0, lcd_conf);
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	2100      	movs	r1, #0
 8001260:	2000      	movs	r0, #0
 8001262:	f7ff ffe1 	bl	8001228 <LCD5110_set_cursor>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <LCD5110_print>:

void LCD5110_wprint(const char* str, int color,
						LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
int LCD5110_wprintf( LCD5110_display* lcd_conf, int color, LCD5110_canvas_t* win, char *fmt, ...);

inline void LCD5110_print(const char* str, int color, LCD5110_display* lcd_conf){
 800126e:	b580      	push	{r7, lr}
 8001270:	b084      	sub	sp, #16
 8001272:	af00      	add	r7, sp, #0
 8001274:	60f8      	str	r0, [r7, #12]
 8001276:	60b9      	str	r1, [r7, #8]
 8001278:	607a      	str	r2, [r7, #4]
	LCD5110_wprint(str, color, &lcd_conf->def_scr, lcd_conf);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f503 7205 	add.w	r2, r3, #532	@ 0x214
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68b9      	ldr	r1, [r7, #8]
 8001284:	68f8      	ldr	r0, [r7, #12]
 8001286:	f000 f891 	bl	80013ac <LCD5110_wprint>
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <LCD5110_wputchar>:
	LCD5110_drawBitmap(px, py, fontpointer + ch * base_font_width,
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}

void LCD5110_wputchar(int px, int py, char ch, int color,
		LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8001294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001296:	b08b      	sub	sp, #44	@ 0x2c
 8001298:	af04      	add	r7, sp, #16
 800129a:	60f8      	str	r0, [r7, #12]
 800129c:	60b9      	str	r1, [r7, #8]
 800129e:	603b      	str	r3, [r7, #0]
 80012a0:	4613      	mov	r3, r2
 80012a2:	71fb      	strb	r3, [r7, #7]
	if (win->cursor.y < 0 || win->cursor.x < 0)
 80012a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	db41      	blt.n	8001332 <LCD5110_wputchar+0x9e>
 80012ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	db3c      	blt.n	8001332 <LCD5110_wputchar+0x9e>
		return;
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80012b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80012be:	461a      	mov	r2, r3
 80012c0:	2306      	movs	r3, #6
 80012c2:	4413      	add	r3, r2
 80012c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012c6:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d833      	bhi.n	8001336 <LCD5110_wputchar+0xa2>
		 win->cursor.y + base_font_height > win->frame.height )
 80012ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012d0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012d4:	461a      	mov	r2, r3
 80012d6:	2308      	movs	r3, #8
 80012d8:	4413      	add	r3, r2
 80012da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012dc:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d828      	bhi.n	8001336 <LCD5110_wputchar+0xa2>
		return;
//! TODO: Print part of char
	const unsigned char *fontpointer = base_font;
 80012e4:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <LCD5110_wputchar+0xac>)
 80012e6:	617b      	str	r3, [r7, #20]
	LCD5110_drawBitmap(px + win->frame.x0, py + win->frame.y0, fontpointer + ch * base_font_width,
 80012e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012ee:	461a      	mov	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	18d0      	adds	r0, r2, r3
 80012f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012f6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	18d1      	adds	r1, r2, r3
 8001300:	79fb      	ldrb	r3, [r7, #7]
 8001302:	2206      	movs	r2, #6
 8001304:	fb02 f303 	mul.w	r3, r2, r3
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	441a      	add	r2, r3
 800130c:	2306      	movs	r3, #6
 800130e:	461e      	mov	r6, r3
 8001310:	2308      	movs	r3, #8
 8001312:	461c      	mov	r4, r3
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	2b00      	cmp	r3, #0
 8001318:	bf0c      	ite	eq
 800131a:	2301      	moveq	r3, #1
 800131c:	2300      	movne	r3, #0
 800131e:	b2db      	uxtb	r3, r3
 8001320:	461d      	mov	r5, r3
 8001322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	9501      	str	r5, [sp, #4]
 8001328:	9400      	str	r4, [sp, #0]
 800132a:	4633      	mov	r3, r6
 800132c:	f000 f923 	bl	8001576 <LCD5110_drawBitmap>
 8001330:	e002      	b.n	8001338 <LCD5110_wputchar+0xa4>
		return;
 8001332:	bf00      	nop
 8001334:	e000      	b.n	8001338 <LCD5110_wputchar+0xa4>
		return;
 8001336:	bf00      	nop
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}
 8001338:	371c      	adds	r7, #28
 800133a:	46bd      	mov	sp, r7
 800133c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800133e:	bf00      	nop
 8001340:	0800a88c 	.word	0x0800a88c

08001344 <LCD5110_wset_cursor>:
	LCD5110_wclear_str(x, y, len, color, &lcd_conf->def_scr, lcd_conf);
}


void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	60f8      	str	r0, [r7, #12]
 800134c:	60b9      	str	r1, [r7, #8]
 800134e:	607a      	str	r2, [r7, #4]
 8001350:	603b      	str	r3, [r7, #0]
	win->cursor.x = x;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	b21a      	sxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	811a      	strh	r2, [r3, #8]
	win->cursor.y = y;
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	b21a      	sxth	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	815a      	strh	r2, [r3, #10]
}
 8001362:	bf00      	nop
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <LCD5110_wendl>:

point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf){
	return win->cursor;
}

void LCD5110_wendl(LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
	win->cursor.y += base_font_height + 1;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800137c:	b29a      	uxth	r2, r3
 800137e:	2308      	movs	r3, #8
 8001380:	b29b      	uxth	r3, r3
 8001382:	4413      	add	r3, r2
 8001384:	b29b      	uxth	r3, r3
 8001386:	3301      	adds	r3, #1
 8001388:	b29b      	uxth	r3, r3
 800138a:	b21a      	sxth	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	815a      	strh	r2, [r3, #10]
	win->cursor.x = 2;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2202      	movs	r2, #2
 8001394:	811a      	strh	r2, [r3, #8]
	if (win->refresh_on_endl)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	7b1b      	ldrb	r3, [r3, #12]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <LCD5110_wendl+0x38>
		LCD5110_refresh(lcd_conf);
 800139e:	6838      	ldr	r0, [r7, #0]
 80013a0:	f7ff ff36 	bl	8001210 <LCD5110_refresh>
}
 80013a4:	bf00      	nop
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <LCD5110_wprint>:



void LCD5110_wprint(const char* str, int color, LCD5110_canvas_t* win,
		LCD5110_display* lcd_conf) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af02      	add	r7, sp, #8
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 80013ba:	e053      	b.n	8001464 <LCD5110_wprint+0xb8>
		if (*str != '\n') {
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b0a      	cmp	r3, #10
 80013c2:	d010      	beq.n	80013e6 <LCD5110_wprint+0x3a>
			LCD5110_wputchar(win->cursor.x, win->cursor.y, *str, color, win, lcd_conf);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013d2:	4619      	mov	r1, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	781a      	ldrb	r2, [r3, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	9301      	str	r3, [sp, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	f7ff ff57 	bl	8001294 <LCD5110_wputchar>
		}
		win->cursor.x += base_font_width;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	2306      	movs	r3, #6
 80013f0:	b29b      	uxth	r3, r3
 80013f2:	4413      	add	r3, r2
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	b21a      	sxth	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	811a      	strh	r2, [r3, #8]

		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001402:	461a      	mov	r2, r3
 8001404:	2306      	movs	r3, #6
 8001406:	4413      	add	r3, r2
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800140e:	4293      	cmp	r3, r2
 8001410:	d904      	bls.n	800141c <LCD5110_wprint+0x70>
				*(str + 1) != '\n') || *str == '\n')
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	3301      	adds	r3, #1
 8001416:	781b      	ldrb	r3, [r3, #0]
		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 8001418:	2b0a      	cmp	r3, #10
 800141a:	d103      	bne.n	8001424 <LCD5110_wprint+0x78>
				*(str + 1) != '\n') || *str == '\n')
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b0a      	cmp	r3, #10
 8001422:	d111      	bne.n	8001448 <LCD5110_wprint+0x9c>
		{
			LCD5110_wendl(win, lcd_conf);
 8001424:	6839      	ldr	r1, [r7, #0]
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff ffa0 	bl	800136c <LCD5110_wendl>
			if( isspace(*(str + 1)) )
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	3301      	adds	r3, #1
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	3301      	adds	r3, #1
 8001434:	4a10      	ldr	r2, [pc, #64]	@ (8001478 <LCD5110_wprint+0xcc>)
 8001436:	4413      	add	r3, r2
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	f003 0308 	and.w	r3, r3, #8
 800143e:	2b00      	cmp	r3, #0
 8001440:	d002      	beq.n	8001448 <LCD5110_wprint+0x9c>
				++str;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	3301      	adds	r3, #1
 8001446:	60fb      	str	r3, [r7, #12]
		}
		if (win->cursor.y + base_font_height > win->frame.height)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800144e:	461a      	mov	r2, r3
 8001450:	2308      	movs	r3, #8
 8001452:	4413      	add	r3, r2
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800145a:	4293      	cmp	r3, r2
 800145c:	d807      	bhi.n	800146e <LCD5110_wprint+0xc2>
			break;
		str++;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3301      	adds	r3, #1
 8001462:	60fb      	str	r3, [r7, #12]
	while (*str != 0) {
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d1a7      	bne.n	80013bc <LCD5110_wprint+0x10>

	}
}
 800146c:	e000      	b.n	8001470 <LCD5110_wprint+0xc4>
			break;
 800146e:	bf00      	nop
}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	0800aec6 	.word	0x0800aec6

0800147c <xy_to_pix>:
	unsigned int adr;
	unsigned char mask;
} pix_coord;

static inline pix_coord xy_to_pix(int x, int y)
{
 800147c:	b480      	push	{r7}
 800147e:	b087      	sub	sp, #28
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
	pix_coord res;
	res.adr = (y >> 3) * LCD_WIDTH + x;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	10db      	asrs	r3, r3, #3
 800148c:	2254      	movs	r2, #84	@ 0x54
 800148e:	fb03 f202 	mul.w	r2, r3, r2
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	4413      	add	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
	res.mask = (1 << (y & 0x07));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f003 0307 	and.w	r3, r3, #7
 800149e:	2201      	movs	r2, #1
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	753b      	strb	r3, [r7, #20]

	return res;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	461a      	mov	r2, r3
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80014b4:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	371c      	adds	r7, #28
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <LCD5110_clrscr>:

void LCD5110_clrscr(LCD5110_conf* lcd_conf) {
 80014c2:	b480      	push	{r7}
 80014c4:	b085      	sub	sp, #20
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 80014ca:	2300      	movs	r3, #0
 80014cc:	60fb      	str	r3, [r7, #12]
 80014ce:	e008      	b.n	80014e2 <LCD5110_clrscr+0x20>
		lcd_conf->video_buffer[i] = 0;
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4413      	add	r3, r2
 80014d6:	331c      	adds	r3, #28
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	3301      	adds	r3, #1
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f5b3 7ffc 	cmp.w	r3, #504	@ 0x1f8
 80014e8:	dbf2      	blt.n	80014d0 <LCD5110_clrscr+0xe>
	}
}
 80014ea:	bf00      	nop
 80014ec:	bf00      	nop
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <LCD5110_putpix>:
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
		lcd_conf->video_buffer[i] = 0xFF;
	}
}

void LCD5110_putpix(int x, int y, int color, LCD5110_conf* lcd_conf) {
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	60f8      	str	r0, [r7, #12]
 80014fe:	60b9      	str	r1, [r7, #8]
 8001500:	607a      	str	r2, [r7, #4]
 8001502:	603b      	str	r3, [r7, #0]
	if ( (x < 0) || (y < 0) || (x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	db31      	blt.n	800156e <LCD5110_putpix+0x78>
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	2b00      	cmp	r3, #0
 800150e:	db2e      	blt.n	800156e <LCD5110_putpix+0x78>
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	2b53      	cmp	r3, #83	@ 0x53
 8001514:	dc2b      	bgt.n	800156e <LCD5110_putpix+0x78>
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	2b2f      	cmp	r3, #47	@ 0x2f
 800151a:	dc28      	bgt.n	800156e <LCD5110_putpix+0x78>
		return;
	pix_coord  c = xy_to_pix(x, y);
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	68f9      	ldr	r1, [r7, #12]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ffa9 	bl	800147c <xy_to_pix>

	if (color)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d00c      	beq.n	800154a <LCD5110_putpix+0x54>
		lcd_conf->video_buffer[c.adr] |= c.mask;
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	683a      	ldr	r2, [r7, #0]
 8001534:	4413      	add	r3, r2
 8001536:	7f19      	ldrb	r1, [r3, #28]
 8001538:	7d3a      	ldrb	r2, [r7, #20]
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	430a      	orrs	r2, r1
 800153e:	b2d1      	uxtb	r1, r2
 8001540:	683a      	ldr	r2, [r7, #0]
 8001542:	4413      	add	r3, r2
 8001544:	460a      	mov	r2, r1
 8001546:	771a      	strb	r2, [r3, #28]
 8001548:	e012      	b.n	8001570 <LCD5110_putpix+0x7a>
	else
		lcd_conf->video_buffer[c.adr] &= ~c.mask;
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	4413      	add	r3, r2
 8001550:	7f1b      	ldrb	r3, [r3, #28]
 8001552:	b25a      	sxtb	r2, r3
 8001554:	7d3b      	ldrb	r3, [r7, #20]
 8001556:	b25b      	sxtb	r3, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	b25b      	sxtb	r3, r3
 800155c:	4013      	ands	r3, r2
 800155e:	b25a      	sxtb	r2, r3
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	b2d1      	uxtb	r1, r2
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	4413      	add	r3, r2
 8001568:	460a      	mov	r2, r1
 800156a:	771a      	strb	r2, [r3, #28]
 800156c:	e000      	b.n	8001570 <LCD5110_putpix+0x7a>
		return;
 800156e:	bf00      	nop
}
 8001570:	3718      	adds	r7, #24
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <LCD5110_drawBitmap>:
}

//! TODO: optimize! Slow!
//! TODO: add different bitmap modes -- OR/AND/XOR
void LCD5110_drawBitmap(int x, int y, const unsigned char* bitmap, int cols, int rows, int invert, LCD5110_conf* lcd_conf)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b088      	sub	sp, #32
 800157a:	af00      	add	r7, sp, #0
 800157c:	60f8      	str	r0, [r7, #12]
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	603b      	str	r3, [r7, #0]
	for(int cx=0; cx<cols; cx++)
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
 8001588:	e03d      	b.n	8001606 <LCD5110_drawBitmap+0x90>
	{
		for (int cy=0; cy<rows; cy++)
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
 800158e:	e033      	b.n	80015f8 <LCD5110_drawBitmap+0x82>
		{
			unsigned char temp = bitmap[(cy/8)*cols + cx];
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	2b00      	cmp	r3, #0
 8001594:	da00      	bge.n	8001598 <LCD5110_drawBitmap+0x22>
 8001596:	3307      	adds	r3, #7
 8001598:	10db      	asrs	r3, r3, #3
 800159a:	461a      	mov	r2, r3
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	fb03 f202 	mul.w	r2, r3, r2
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	4413      	add	r3, r2
 80015a6:	461a      	mov	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4413      	add	r3, r2
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	75fb      	strb	r3, [r7, #23]
			temp &= 1<<(cy%8);
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	2201      	movs	r2, #1
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	b25a      	sxtb	r2, r3
 80015be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015c2:	4013      	ands	r3, r2
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	75fb      	strb	r3, [r7, #23]
			LCD5110_putpix(x+cx, y+cy,  invert ? !temp : temp, lcd_conf);
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	18d0      	adds	r0, r2, r3
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	18d1      	adds	r1, r2, r3
 80015d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d007      	beq.n	80015ea <LCD5110_drawBitmap+0x74>
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf0c      	ite	eq
 80015e0:	2301      	moveq	r3, #1
 80015e2:	2300      	movne	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	461a      	mov	r2, r3
 80015e8:	e000      	b.n	80015ec <LCD5110_drawBitmap+0x76>
 80015ea:	7dfa      	ldrb	r2, [r7, #23]
 80015ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015ee:	f7ff ff82 	bl	80014f6 <LCD5110_putpix>
		for (int cy=0; cy<rows; cy++)
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015fc:	429a      	cmp	r2, r3
 80015fe:	dbc7      	blt.n	8001590 <LCD5110_drawBitmap+0x1a>
	for(int cx=0; cx<cols; cx++)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	3301      	adds	r3, #1
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	69fa      	ldr	r2, [r7, #28]
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	429a      	cmp	r2, r3
 800160c:	dbbd      	blt.n	800158a <LCD5110_drawBitmap+0x14>
		}
	}
}
 800160e:	bf00      	nop
 8001610:	bf00      	nop
 8001612:	3720      	adds	r7, #32
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <send_byte_to_LCD5110>:
#include <stdio.h>

#define SUPPRESS_WARNING(x) (void)x

static inline HAL_StatusTypeDef send_byte_to_LCD5110(uint8_t dat, LCD5110_conf* lcd_conf)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4603      	mov	r3, r0
 8001620:	6039      	str	r1, [r7, #0]
 8001622:	71fb      	strb	r3, [r7, #7]
	//! HAL_SPI_Transmit takes care about waiting transmission to finish.
	//! Details: https://habrahabr.ru/post/276605/ -- do not turn command mode off
	//! before transmission finished. (Check BSY flag before DC_on/off, if directly
	//! manipulating SPIx_DR.
	return HAL_SPI_Transmit(lcd_conf->spi_handle, &dat, 1, 1000);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	6818      	ldr	r0, [r3, #0]
 8001628:	1df9      	adds	r1, r7, #7
 800162a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800162e:	2201      	movs	r2, #1
 8001630:	f003 f9f6 	bl	8004a20 <HAL_SPI_Transmit>
 8001634:	4603      	mov	r3, r0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <send_data_to_LCD5110>:

static inline HAL_StatusTypeDef send_data_to_LCD5110(uint8_t data[], uint16_t size, LCD5110_conf* lcd_conf)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b084      	sub	sp, #16
 8001642:	af00      	add	r7, sp, #0
 8001644:	60f8      	str	r0, [r7, #12]
 8001646:	460b      	mov	r3, r1
 8001648:	607a      	str	r2, [r7, #4]
 800164a:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(lcd_conf->spi_handle, data, size, 1000);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6818      	ldr	r0, [r3, #0]
 8001650:	897a      	ldrh	r2, [r7, #10]
 8001652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001656:	68f9      	ldr	r1, [r7, #12]
 8001658:	f003 f9e2 	bl	8004a20 <HAL_SPI_Transmit>
 800165c:	4603      	mov	r3, r0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <LCD5110_CE_off>:

static inline void LCD5110_CE_on(LCD5110_conf* lcd_conf) {
	SUPPRESS_WARNING(LCD5110_CE_on);
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_SET);
}
static inline void LCD5110_CE_off(LCD5110_conf* lcd_conf) {
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_RESET);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6898      	ldr	r0, [r3, #8]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	889b      	ldrh	r3, [r3, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	4619      	mov	r1, r3
 800167a:	f001 fcbf 	bl	8002ffc <HAL_GPIO_WritePin>
}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <LCD5110_DC_on>:
//! Data mode on
static inline void LCD5110_DC_on(LCD5110_conf* lcd_conf) {
 8001686:	b580      	push	{r7, lr}
 8001688:	b082      	sub	sp, #8
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_SET);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6998      	ldr	r0, [r3, #24]
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	8a9b      	ldrh	r3, [r3, #20]
 8001696:	2201      	movs	r2, #1
 8001698:	4619      	mov	r1, r3
 800169a:	f001 fcaf 	bl	8002ffc <HAL_GPIO_WritePin>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <LCD5110_DC_off>:
//! Commands mode on
static inline void LCD5110_DC_off(LCD5110_conf* lcd_conf) {
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b082      	sub	sp, #8
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_RESET);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6998      	ldr	r0, [r3, #24]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	8a9b      	ldrh	r3, [r3, #20]
 80016b6:	2200      	movs	r2, #0
 80016b8:	4619      	mov	r1, r3
 80016ba:	f001 fc9f 	bl	8002ffc <HAL_GPIO_WritePin>
}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <LCD5110_RST_on>:
static inline void LCD5110_RST_on(LCD5110_conf* lcd_conf) {
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_SET);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6918      	ldr	r0, [r3, #16]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	899b      	ldrh	r3, [r3, #12]
 80016d6:	2201      	movs	r2, #1
 80016d8:	4619      	mov	r1, r3
 80016da:	f001 fc8f 	bl	8002ffc <HAL_GPIO_WritePin>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <LCD5110_RST_off>:
static inline void LCD5110_RST_off(LCD5110_conf* lcd_conf) {
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_RESET);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6918      	ldr	r0, [r3, #16]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	899b      	ldrh	r3, [r3, #12]
 80016f6:	2200      	movs	r2, #0
 80016f8:	4619      	mov	r1, r3
 80016fa:	f001 fc7f 	bl	8002ffc <HAL_GPIO_WritePin>
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <LCD5110_set_function>:

#define FN_SET_MASK (1<<5)

//! Code: 0010 0PVH, accepts both 00100PVH and 0PVH, but no other.
static int LCD5110_set_function(uint8_t fn_byte, LCD5110_conf* lcd_conf)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	4603      	mov	r3, r0
 800170e:	6039      	str	r1, [r7, #0]
 8001710:	71fb      	strb	r3, [r7, #7]
	if ( (fn_byte & ~FN_SET_MASK) > 7) //0b111
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f023 0320 	bic.w	r3, r3, #32
 8001718:	2b07      	cmp	r3, #7
 800171a:	dd01      	ble.n	8001720 <LCD5110_set_function+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_opcode;
 800171c:	2301      	movs	r3, #1
 800171e:	e008      	b.n	8001732 <LCD5110_set_function+0x2c>
	}
	//printf("Seq: %i, dbg: %i \n", fn_byte | FN_SET_MASK, fn_byte );
	send_byte_to_LCD5110(fn_byte | FN_SET_MASK, lcd_conf);
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	f043 0320 	orr.w	r3, r3, #32
 8001726:	b2db      	uxtb	r3, r3
 8001728:	6839      	ldr	r1, [r7, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff ff74 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <LCD5110_set_mode_base>:

//! H==0
static int LCD5110_set_mode_base(LCD5110_modes mode_byte, LCD5110_conf* lcd_conf)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	4603      	mov	r3, r0
 8001742:	6039      	str	r1, [r7, #0]
 8001744:	71fb      	strb	r3, [r7, #7]
	if ( (mode_byte & (~LCD5110_INVERTED_MODE) ) != 0) //0b10x0y -- only possible values
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	f023 030d 	bic.w	r3, r3, #13
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <LCD5110_set_mode_base+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_dmode;
 8001750:	2302      	movs	r3, #2
 8001752:	e005      	b.n	8001760 <LCD5110_set_mode_base+0x26>
	}
	//printf("Seq: %i\n", mode_byte);
	send_byte_to_LCD5110(mode_byte, lcd_conf);
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	6839      	ldr	r1, [r7, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5d 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800175e:	2300      	movs	r3, #0
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <LCD5110_set_voltage_ext>:

#define LCD5110_VOLTAGE_MASK (1<<7)

//! H==1
static int LCD5110_set_voltage_ext(uint8_t voltage, LCD5110_conf* lcd_conf)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	6039      	str	r1, [r7, #0]
 8001772:	71fb      	strb	r3, [r7, #7]
	if ( voltage > 127)
 8001774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001778:	2b00      	cmp	r3, #0
 800177a:	da01      	bge.n	8001780 <LCD5110_set_voltage_ext+0x18>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_voltage;
 800177c:	2303      	movs	r3, #3
 800177e:	e008      	b.n	8001792 <LCD5110_set_voltage_ext+0x2a>
	}
	//printf("Seq: %i\n", voltage | LCD5110_VOLTAGE_MASK);
	send_byte_to_LCD5110(voltage | LCD5110_VOLTAGE_MASK, lcd_conf);
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001786:	b2db      	uxtb	r3, r3
 8001788:	6839      	ldr	r1, [r7, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff44 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <LCD5110_set_temp_coef_ext>:

#define LCD5110_TEMP_COEFF_MASK (1<<2)
//! H==1
static int LCD5110_set_temp_coef_ext(uint8_t TC, LCD5110_conf* lcd_conf)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	4603      	mov	r3, r0
 80017a2:	6039      	str	r1, [r7, #0]
 80017a4:	71fb      	strb	r3, [r7, #7]
	if ( TC > 3)
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b03      	cmp	r3, #3
 80017aa:	d901      	bls.n	80017b0 <LCD5110_set_temp_coef_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_TC;
 80017ac:	2304      	movs	r3, #4
 80017ae:	e008      	b.n	80017c2 <LCD5110_set_temp_coef_ext+0x28>
	}
	//printf("Seq: %i\n", TC | LCD5110_TEMP_COEFF_MASK);
	send_byte_to_LCD5110(TC | LCD5110_TEMP_COEFF_MASK, lcd_conf);
 80017b0:	79fb      	ldrb	r3, [r7, #7]
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	6839      	ldr	r1, [r7, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff2c 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 80017c0:	2300      	movs	r3, #0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <LCD5110_set_bias_ext>:
}

#define LCD5110_BIAS_MASK (1<<4)
//! H==1
static int LCD5110_set_bias_ext(uint8_t bias, LCD5110_conf* lcd_conf)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	4603      	mov	r3, r0
 80017d2:	6039      	str	r1, [r7, #0]
 80017d4:	71fb      	strb	r3, [r7, #7]
	if ( bias > 7)
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	2b07      	cmp	r3, #7
 80017da:	d901      	bls.n	80017e0 <LCD5110_set_bias_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_bias;
 80017dc:	2305      	movs	r3, #5
 80017de:	e008      	b.n	80017f2 <LCD5110_set_bias_ext+0x28>
	}
	//printf("Seq: %i\n", bias | LCD5110_BIAS_MASK);
	send_byte_to_LCD5110(bias | LCD5110_BIAS_MASK, lcd_conf);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	f043 0310 	orr.w	r3, r3, #16
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	6839      	ldr	r1, [r7, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ff14 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 80017f0:	2300      	movs	r3, #0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <LCD5110_set_X_base>:
#define LCD5110_SET_Y_BIT 6
#define LCD5110_SET_Y_BIT_MASK (1<<LCD5110_SET_Y_BIT)


static inline int LCD5110_set_X_base(int16_t x, LCD5110_conf* lcd_conf)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	4603      	mov	r3, r0
 8001802:	6039      	str	r1, [r7, #0]
 8001804:	80fb      	strh	r3, [r7, #6]
	if(x<0 || x>LCD_WIDTH-1)
 8001806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800180a:	2b00      	cmp	r3, #0
 800180c:	db03      	blt.n	8001816 <LCD5110_set_X_base+0x1c>
 800180e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001812:	2b53      	cmp	r3, #83	@ 0x53
 8001814:	dd01      	ble.n	800181a <LCD5110_set_X_base+0x20>
		return LCD5110_bad_coordinate;
 8001816:	2307      	movs	r3, #7
 8001818:	e00a      	b.n	8001830 <LCD5110_set_X_base+0x36>
	send_byte_to_LCD5110(x | LCD5110_SET_X_BIT_MASK, lcd_conf);
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001822:	b25b      	sxtb	r3, r3
 8001824:	b2db      	uxtb	r3, r3
 8001826:	6839      	ldr	r1, [r7, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fef5 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}

08001838 <LCD5110_set_Y_base>:

//! Byte addresable!
static inline int LCD5110_set_Y_base(int16_t y, LCD5110_conf* lcd_conf)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	80fb      	strh	r3, [r7, #6]
	if(y<0 || y>LCD_HEIGHT/8-1) // Byte addressable!
 8001844:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001848:	2b00      	cmp	r3, #0
 800184a:	db03      	blt.n	8001854 <LCD5110_set_Y_base+0x1c>
 800184c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001850:	2b05      	cmp	r3, #5
 8001852:	dd01      	ble.n	8001858 <LCD5110_set_Y_base+0x20>
		return LCD5110_bad_coordinate;
 8001854:	2307      	movs	r3, #7
 8001856:	e00a      	b.n	800186e <LCD5110_set_Y_base+0x36>
	send_byte_to_LCD5110(y | LCD5110_SET_Y_BIT_MASK, lcd_conf);
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001860:	b25b      	sxtb	r3, r3
 8001862:	b2db      	uxtb	r3, r3
 8001864:	6839      	ldr	r1, [r7, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fed6 	bl	8001618 <send_byte_to_LCD5110>
	return LCD5110_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <LCD5110_set_XY_base>:

static inline int LCD5110_set_XY_base(int16_t x, int16_t y, LCD5110_conf* lcd_conf)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b084      	sub	sp, #16
 800187a:	af00      	add	r7, sp, #0
 800187c:	4603      	mov	r3, r0
 800187e:	603a      	str	r2, [r7, #0]
 8001880:	80fb      	strh	r3, [r7, #6]
 8001882:	460b      	mov	r3, r1
 8001884:	80bb      	strh	r3, [r7, #4]
	int res;
	res = LCD5110_set_X_base(x, lcd_conf);
 8001886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188a:	6839      	ldr	r1, [r7, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ffb4 	bl	80017fa <LCD5110_set_X_base>
 8001892:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <LCD5110_set_XY_base+0x28>
		return res;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	e00c      	b.n	80018b8 <LCD5110_set_XY_base+0x42>
	res = LCD5110_set_Y_base(y, lcd_conf);
 800189e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018a2:	6839      	ldr	r1, [r7, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7ff ffc7 	bl	8001838 <LCD5110_set_Y_base>
 80018aa:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <LCD5110_set_XY_base+0x40>
		return res;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	e000      	b.n	80018b8 <LCD5110_set_XY_base+0x42>

	return LCD5110_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <SPI_enable>:


static inline void SPI_enable(LCD5110_conf* lcd_conf)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	__HAL_SPI_ENABLE( (lcd_conf->spi_handle) );
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018da:	601a      	str	r2, [r3, #0]
}
 80018dc:	bf00      	nop
 80018de:	370c      	adds	r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <LCD5110_init>:
int LCD5110_init(LCD5110_conf* 		lcd_conf,
				 LCD5110_modes 		dmode,
				 uint8_t 	  	    voltage,
				 uint8_t		    temp_coeff,
				 uint8_t		    bias
){
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b084      	sub	sp, #16
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	4608      	mov	r0, r1
 80018f0:	4611      	mov	r1, r2
 80018f2:	461a      	mov	r2, r3
 80018f4:	4603      	mov	r3, r0
 80018f6:	70fb      	strb	r3, [r7, #3]
 80018f8:	460b      	mov	r3, r1
 80018fa:	70bb      	strb	r3, [r7, #2]
 80018fc:	4613      	mov	r3, r2
 80018fe:	707b      	strb	r3, [r7, #1]
	SPI_enable(lcd_conf);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff ffdd 	bl	80018c0 <SPI_enable>
	LCD5110_CE_off(lcd_conf);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7ff fead 	bl	8001666 <LCD5110_CE_off>

	//LCD5110_VCC_on();
	LCD5110_RST_off(lcd_conf); // Minimum 100 ns, maximum not limited (tbl. 12 AC CHARACTERISTICS, pic. 16)
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff feea 	bl	80016e6 <LCD5110_RST_off>
	volatile int i = 100; // HAL_Delay() too slow, do not want to depend on some delay_us here.
 8001912:	2364      	movs	r3, #100	@ 0x64
 8001914:	60fb      	str	r3, [r7, #12]
	while (--i){}
 8001916:	bf00      	nop
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	3b01      	subs	r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1fa      	bne.n	8001918 <LCD5110_init+0x32>
	LCD5110_RST_on(lcd_conf);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff fecf 	bl	80016c6 <LCD5110_RST_on>

	LCD5110_DC_off(lcd_conf); // Commands mode on
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff febc 	bl	80016a6 <LCD5110_DC_off>
	//! Extended commands (bit H==1), horizontal addressing
	LCD5110_set_function(LCD5110_FN_SET_H_MASK, lcd_conf);
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	2001      	movs	r0, #1
 8001932:	f7ff fee8 	bl	8001706 <LCD5110_set_function>
	//! Set display voltage
	LCD5110_set_voltage_ext(voltage, lcd_conf);
 8001936:	78bb      	ldrb	r3, [r7, #2]
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff ff14 	bl	8001768 <LCD5110_set_voltage_ext>
	//! Set temperature coefficient
	LCD5110_set_temp_coef_ext(temp_coeff, lcd_conf);
 8001940:	787b      	ldrb	r3, [r7, #1]
 8001942:	6879      	ldr	r1, [r7, #4]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff28 	bl	800179a <LCD5110_set_temp_coef_ext>
	//! Set bias
	LCD5110_set_bias_ext(bias, lcd_conf);
 800194a:	7e3b      	ldrb	r3, [r7, #24]
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff ff3b 	bl	80017ca <LCD5110_set_bias_ext>


	//! Basic commands (bit H==0), horizontal addressing
	LCD5110_set_function(0, lcd_conf);
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff fed5 	bl	8001706 <LCD5110_set_function>
	//! Set display mode
	LCD5110_set_mode_base(dmode, lcd_conf);
 800195c:	78fb      	ldrb	r3, [r7, #3]
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff feea 	bl	800173a <LCD5110_set_mode_base>

	return LCD5110_OK;
 8001966:	2300      	movs	r3, #0
	//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 8001968:	4618      	mov	r0, r3
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <LCD5110_refresh_ll>:

//
void LCD5110_refresh_ll(LCD5110_conf* lcd_conf)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	LCD5110_CE_off(lcd_conf);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff fe74 	bl	8001666 <LCD5110_CE_off>
	LCD5110_DC_off(lcd_conf);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f7ff fe91 	bl	80016a6 <LCD5110_DC_off>
	LCD5110_set_XY_base(0, 0, lcd_conf);
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	2100      	movs	r1, #0
 8001988:	2000      	movs	r0, #0
 800198a:	f7ff ff74 	bl	8001876 <LCD5110_set_XY_base>
	LCD5110_DC_on(lcd_conf);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff fe79 	bl	8001686 <LCD5110_DC_on>

	send_data_to_LCD5110(lcd_conf->video_buffer, LCD_HEIGHT*LCD_WIDTH/8, lcd_conf);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	331c      	adds	r3, #28
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fe4d 	bl	800163e <send_data_to_LCD5110>
//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <HAL_TIM_PeriodElapsedCallback>:
// Global variable to track timer expiration
volatile uint32_t elapsed_time_ms = 0;

// Callback function for timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b090      	sub	sp, #64	@ 0x40
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)  // Check if the interrupt is from TIM1
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a20      	ldr	r2, [pc, #128]	@ (8001a3c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d13a      	bne.n	8001a34 <HAL_TIM_PeriodElapsedCallback+0x88>
    {
        elapsed_time_ms++;
 80019be:	4b20      	ldr	r3, [pc, #128]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	3301      	adds	r3, #1
 80019c4:	4a1e      	ldr	r2, [pc, #120]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80019c6:	6013      	str	r3, [r2, #0]
        if (elapsed_time_ms % 1000 == 0)
 80019c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a44 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80019ce:	fba3 1302 	umull	r1, r3, r3, r2
 80019d2:	099b      	lsrs	r3, r3, #6
 80019d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019d8:	fb01 f303 	mul.w	r3, r1, r3
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d128      	bne.n	8001a34 <HAL_TIM_PeriodElapsedCallback+0x88>
                {
                    char message[50];
                    // Format the elapsed time in seconds
                    sprintf(message, "%lu seconds\n", elapsed_time_ms / 1000);
 80019e2:	4b17      	ldr	r3, [pc, #92]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a17      	ldr	r2, [pc, #92]	@ (8001a44 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80019e8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ec:	099a      	lsrs	r2, r3, #6
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	4915      	ldr	r1, [pc, #84]	@ (8001a48 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f004 ff81 	bl	80068fc <siprintf>
//                    char message1[12];

//                    sprintf(message1, "%d x,\n %d y,\n %d z\n", MPU6050.Gx, MPU6050.Gy, MPU6050.Gz);


					LCD5110_clear_scr(&lcd2);
 80019fa:	4814      	ldr	r0, [pc, #80]	@ (8001a4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80019fc:	f7ff fc26 	bl	800124c <LCD5110_clear_scr>
					LCD5110_set_cursor(0, 20, &lcd2);
 8001a00:	4a12      	ldr	r2, [pc, #72]	@ (8001a4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a02:	2114      	movs	r1, #20
 8001a04:	2000      	movs	r0, #0
 8001a06:	f7ff fc0f 	bl	8001228 <LCD5110_set_cursor>


                    LCD5110_print(message, BLACK, &lcd2);
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001a4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001a10:	2101      	movs	r1, #1
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fc2b 	bl	800126e <LCD5110_print>



                    // Transmit over UART
                    HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001a18:	f107 030c 	add.w	r3, r7, #12
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fb97 	bl	8000150 <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	f107 010c 	add.w	r1, r7, #12
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a2e:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001a30:	f003 fe62 	bl	80056f8 <HAL_UART_Transmit>
                }// Set the flag to indicate timer expiration
    }
}
 8001a34:	bf00      	nop
 8001a36:	3740      	adds	r7, #64	@ 0x40
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40012c00 	.word	0x40012c00
 8001a40:	20000788 	.word	0x20000788
 8001a44:	10624dd3 	.word	0x10624dd3
 8001a48:	0800a838 	.word	0x0800a838
 8001a4c:	2000050c 	.word	0x2000050c
 8001a50:	2000088c 	.word	0x2000088c

08001a54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a56:	b099      	sub	sp, #100	@ 0x64
 8001a58:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a5a:	f000 ffdb 	bl	8002a14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a5e:	f000 f8eb 	bl	8001c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a62:	f7ff fb15 	bl	8001090 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001a66:	f000 fcb9 	bl	80023dc <MX_SPI1_Init>
  MX_SPI2_Init();
 8001a6a:	f000 fced 	bl	8002448 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001a6e:	f000 febf 	bl	80027f0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001a72:	f000 ff33 	bl	80028dc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001a76:	f7ff fb5f 	bl	8001138 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  lcd1.hw_conf.spi_handle = &hspi1;
 8001a7a:	4b5e      	ldr	r3, [pc, #376]	@ (8001bf4 <main+0x1a0>)
 8001a7c:	4a5e      	ldr	r2, [pc, #376]	@ (8001bf8 <main+0x1a4>)
 8001a7e:	601a      	str	r2, [r3, #0]
  lcd1.hw_conf.spi_cs_pin =  LCD1_CS_Pin;
 8001a80:	4b5c      	ldr	r3, [pc, #368]	@ (8001bf4 <main+0x1a0>)
 8001a82:	2240      	movs	r2, #64	@ 0x40
 8001a84:	809a      	strh	r2, [r3, #4]
  lcd1.hw_conf.spi_cs_port = LCD1_CS_GPIO_Port;
 8001a86:	4b5b      	ldr	r3, [pc, #364]	@ (8001bf4 <main+0x1a0>)
 8001a88:	4a5c      	ldr	r2, [pc, #368]	@ (8001bfc <main+0x1a8>)
 8001a8a:	609a      	str	r2, [r3, #8]
  lcd1.hw_conf.rst_pin =  LCD1_RST_Pin;
 8001a8c:	4b59      	ldr	r3, [pc, #356]	@ (8001bf4 <main+0x1a0>)
 8001a8e:	2208      	movs	r2, #8
 8001a90:	819a      	strh	r2, [r3, #12]
  lcd1.hw_conf.rst_port = LCD1_RST_GPIO_Port;
 8001a92:	4b58      	ldr	r3, [pc, #352]	@ (8001bf4 <main+0x1a0>)
 8001a94:	4a59      	ldr	r2, [pc, #356]	@ (8001bfc <main+0x1a8>)
 8001a96:	611a      	str	r2, [r3, #16]
  lcd1.hw_conf.dc_pin =  LCD1_DC_Pin;
 8001a98:	4b56      	ldr	r3, [pc, #344]	@ (8001bf4 <main+0x1a0>)
 8001a9a:	2210      	movs	r2, #16
 8001a9c:	829a      	strh	r2, [r3, #20]
  lcd1.hw_conf.dc_port = LCD1_DC_GPIO_Port;
 8001a9e:	4b55      	ldr	r3, [pc, #340]	@ (8001bf4 <main+0x1a0>)
 8001aa0:	4a56      	ldr	r2, [pc, #344]	@ (8001bfc <main+0x1a8>)
 8001aa2:	619a      	str	r2, [r3, #24]
  lcd1.def_scr = lcd5110_def_scr;
 8001aa4:	4b53      	ldr	r3, [pc, #332]	@ (8001bf4 <main+0x1a0>)
 8001aa6:	4a56      	ldr	r2, [pc, #344]	@ (8001c00 <main+0x1ac>)
 8001aa8:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8001aac:	4614      	mov	r4, r2
 8001aae:	6820      	ldr	r0, [r4, #0]
 8001ab0:	6861      	ldr	r1, [r4, #4]
 8001ab2:	68a2      	ldr	r2, [r4, #8]
 8001ab4:	c307      	stmia	r3!, {r0, r1, r2}
 8001ab6:	89a2      	ldrh	r2, [r4, #12]
 8001ab8:	801a      	strh	r2, [r3, #0]
  LCD5110_init(&lcd1.hw_conf, LCD5110_NORMAL_MODE, 0x40, 2, 3);
 8001aba:	2303      	movs	r3, #3
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2302      	movs	r3, #2
 8001ac0:	2240      	movs	r2, #64	@ 0x40
 8001ac2:	210c      	movs	r1, #12
 8001ac4:	484b      	ldr	r0, [pc, #300]	@ (8001bf4 <main+0x1a0>)
 8001ac6:	f7ff ff0e 	bl	80018e6 <LCD5110_init>

  LCD5110_print("Hello world!\n", BLACK, &lcd1);
 8001aca:	4a4a      	ldr	r2, [pc, #296]	@ (8001bf4 <main+0x1a0>)
 8001acc:	2101      	movs	r1, #1
 8001ace:	484d      	ldr	r0, [pc, #308]	@ (8001c04 <main+0x1b0>)
 8001ad0:	f7ff fbcd 	bl	800126e <LCD5110_print>
  while(MPU6050_Init(&hi2c1)==1);
 8001ad4:	bf00      	nop
 8001ad6:	484c      	ldr	r0, [pc, #304]	@ (8001c08 <main+0x1b4>)
 8001ad8:	f000 f8f4 	bl	8001cc4 <MPU6050_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d0f9      	beq.n	8001ad6 <main+0x82>

  lcd2.hw_conf.spi_handle = &hspi2;
 8001ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8001c0c <main+0x1b8>)
 8001ae4:	4a4a      	ldr	r2, [pc, #296]	@ (8001c10 <main+0x1bc>)
 8001ae6:	601a      	str	r2, [r3, #0]
  lcd2.hw_conf.spi_cs_pin =  LCD2_CS_Pin;
 8001ae8:	4b48      	ldr	r3, [pc, #288]	@ (8001c0c <main+0x1b8>)
 8001aea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aee:	809a      	strh	r2, [r3, #4]
  lcd2.hw_conf.spi_cs_port = LCD2_CS_GPIO_Port;
 8001af0:	4b46      	ldr	r3, [pc, #280]	@ (8001c0c <main+0x1b8>)
 8001af2:	4a48      	ldr	r2, [pc, #288]	@ (8001c14 <main+0x1c0>)
 8001af4:	609a      	str	r2, [r3, #8]
  lcd2.hw_conf.rst_pin =  LCD2_RST_Pin;
 8001af6:	4b45      	ldr	r3, [pc, #276]	@ (8001c0c <main+0x1b8>)
 8001af8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001afc:	819a      	strh	r2, [r3, #12]
  lcd2.hw_conf.rst_port = LCD2_RST_GPIO_Port;
 8001afe:	4b43      	ldr	r3, [pc, #268]	@ (8001c0c <main+0x1b8>)
 8001b00:	4a44      	ldr	r2, [pc, #272]	@ (8001c14 <main+0x1c0>)
 8001b02:	611a      	str	r2, [r3, #16]
  lcd2.hw_conf.dc_pin =  LCD2_DC_Pin;
 8001b04:	4b41      	ldr	r3, [pc, #260]	@ (8001c0c <main+0x1b8>)
 8001b06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b0a:	829a      	strh	r2, [r3, #20]
  lcd2.hw_conf.dc_port = LCD2_DC_GPIO_Port;
 8001b0c:	4b3f      	ldr	r3, [pc, #252]	@ (8001c0c <main+0x1b8>)
 8001b0e:	4a41      	ldr	r2, [pc, #260]	@ (8001c14 <main+0x1c0>)
 8001b10:	619a      	str	r2, [r3, #24]
  lcd2.def_scr = lcd5110_def_scr;
 8001b12:	4b3e      	ldr	r3, [pc, #248]	@ (8001c0c <main+0x1b8>)
 8001b14:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <main+0x1ac>)
 8001b16:	f503 7305 	add.w	r3, r3, #532	@ 0x214
 8001b1a:	4614      	mov	r4, r2
 8001b1c:	6820      	ldr	r0, [r4, #0]
 8001b1e:	6861      	ldr	r1, [r4, #4]
 8001b20:	68a2      	ldr	r2, [r4, #8]
 8001b22:	c307      	stmia	r3!, {r0, r1, r2}
 8001b24:	89a2      	ldrh	r2, [r4, #12]
 8001b26:	801a      	strh	r2, [r3, #0]
  LCD5110_init(&lcd2.hw_conf, LCD5110_INVERTED_MODE, 0x40, 2, 3);
 8001b28:	2303      	movs	r3, #3
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	2240      	movs	r2, #64	@ 0x40
 8001b30:	210d      	movs	r1, #13
 8001b32:	4836      	ldr	r0, [pc, #216]	@ (8001c0c <main+0x1b8>)
 8001b34:	f7ff fed7 	bl	80018e6 <LCD5110_init>

  LCD5110_set_cursor(20, 20, &lcd2);
 8001b38:	4a34      	ldr	r2, [pc, #208]	@ (8001c0c <main+0x1b8>)
 8001b3a:	2114      	movs	r1, #20
 8001b3c:	2014      	movs	r0, #20
 8001b3e:	f7ff fb73 	bl	8001228 <LCD5110_set_cursor>
  LCD5110_print("Hello world!\n", BLACK, &lcd2);
 8001b42:	4a32      	ldr	r2, [pc, #200]	@ (8001c0c <main+0x1b8>)
 8001b44:	2101      	movs	r1, #1
 8001b46:	482f      	ldr	r0, [pc, #188]	@ (8001c04 <main+0x1b0>)
 8001b48:	f7ff fb91 	bl	800126e <LCD5110_print>

  uint32_t time = 100000;
 8001b4c:	4b32      	ldr	r3, [pc, #200]	@ (8001c18 <main+0x1c4>)
 8001b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c



  uint8_t message[] = "Hello from STM32!\r\n";
 8001b50:	4b32      	ldr	r3, [pc, #200]	@ (8001c1c <main+0x1c8>)
 8001b52:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001b56:	461d      	mov	r5, r3
 8001b58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b5c:	682b      	ldr	r3, [r5, #0]
 8001b5e:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, message, sizeof(message), HAL_MAX_DELAY);
 8001b60:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b68:	2214      	movs	r2, #20
 8001b6a:	482d      	ldr	r0, [pc, #180]	@ (8001c20 <main+0x1cc>)
 8001b6c:	f003 fdc4 	bl	80056f8 <HAL_UART_Transmit>
  HAL_TIM_Base_Start_IT(&htim1);
 8001b70:	482c      	ldr	r0, [pc, #176]	@ (8001c24 <main+0x1d0>)
 8001b72:	f003 f9a1 	bl	8004eb8 <HAL_TIM_Base_Start_IT>

  LCD5110_clear_scr(&lcd1);
 8001b76:	481f      	ldr	r0, [pc, #124]	@ (8001bf4 <main+0x1a0>)
 8001b78:	f7ff fb68 	bl	800124c <LCD5110_clear_scr>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (elapsed_time_ms % 1000 < 20){
 8001b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c28 <main+0x1d4>)
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <main+0x1d8>)
 8001b82:	fba3 1302 	umull	r1, r3, r3, r2
 8001b86:	099b      	lsrs	r3, r3, #6
 8001b88:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001b8c:	fb01 f303 	mul.w	r3, r1, r3
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b13      	cmp	r3, #19
 8001b94:	d825      	bhi.n	8001be2 <main+0x18e>
		  MPU6050_Read_All(&hi2c1, &MPU6050);
 8001b96:	4926      	ldr	r1, [pc, #152]	@ (8001c30 <main+0x1dc>)
 8001b98:	481b      	ldr	r0, [pc, #108]	@ (8001c08 <main+0x1b4>)
 8001b9a:	f000 f8ed 	bl	8001d78 <MPU6050_Read_All>
		  LCD5110_clear_scr(&lcd1);
 8001b9e:	4815      	ldr	r0, [pc, #84]	@ (8001bf4 <main+0x1a0>)
 8001ba0:	f7ff fb54 	bl	800124c <LCD5110_clear_scr>
		  LCD5110_set_cursor(0, 0, &lcd1);
 8001ba4:	4a13      	ldr	r2, [pc, #76]	@ (8001bf4 <main+0x1a0>)
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7ff fb3d 	bl	8001228 <LCD5110_set_cursor>
		  char message1[50];
//
//
		  sprintf(message1, "%0.2f x,\n %0.2f y,\n %0.2f z\n",MPU6050.Ax, MPU6050.Ay, MPU6050.Az);
 8001bae:	4b20      	ldr	r3, [pc, #128]	@ (8001c30 <main+0x1dc>)
 8001bb0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <main+0x1dc>)
 8001bb6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001bba:	491d      	ldr	r1, [pc, #116]	@ (8001c30 <main+0x1dc>)
 8001bbc:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 8001bc0:	1d3e      	adds	r6, r7, #4
 8001bc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001bc6:	e9cd 2300 	strd	r2, r3, [sp]
 8001bca:	4622      	mov	r2, r4
 8001bcc:	462b      	mov	r3, r5
 8001bce:	4919      	ldr	r1, [pc, #100]	@ (8001c34 <main+0x1e0>)
 8001bd0:	4630      	mov	r0, r6
 8001bd2:	f004 fe93 	bl	80068fc <siprintf>
		  LCD5110_print(message1, BLACK, &lcd1);
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4a06      	ldr	r2, [pc, #24]	@ (8001bf4 <main+0x1a0>)
 8001bda:	2101      	movs	r1, #1
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff fb46 	bl	800126e <LCD5110_print>


	  }
    /* USER CODE BEGIN 3 */
	  if (elapsed_time_ms >= time)
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <main+0x1d4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d8c7      	bhi.n	8001b7c <main+0x128>
	  {
		  HAL_TIM_Base_Stop_IT(&htim1);
 8001bec:	480d      	ldr	r0, [pc, #52]	@ (8001c24 <main+0x1d0>)
 8001bee:	f003 f9b5 	bl	8004f5c <HAL_TIM_Base_Stop_IT>
	  if (elapsed_time_ms % 1000 < 20){
 8001bf2:	e7c3      	b.n	8001b7c <main+0x128>
 8001bf4:	200002e8 	.word	0x200002e8
 8001bf8:	20000790 	.word	0x20000790
 8001bfc:	40010800 	.word	0x40010800
 8001c00:	0800ae8c 	.word	0x0800ae8c
 8001c04:	0800a848 	.word	0x0800a848
 8001c08:	20000294 	.word	0x20000294
 8001c0c:	2000050c 	.word	0x2000050c
 8001c10:	200007e8 	.word	0x200007e8
 8001c14:	40010c00 	.word	0x40010c00
 8001c18:	000186a0 	.word	0x000186a0
 8001c1c:	0800a878 	.word	0x0800a878
 8001c20:	2000088c 	.word	0x2000088c
 8001c24:	20000844 	.word	0x20000844
 8001c28:	20000788 	.word	0x20000788
 8001c2c:	10624dd3 	.word	0x10624dd3
 8001c30:	20000730 	.word	0x20000730
 8001c34:	0800a858 	.word	0x0800a858

08001c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b090      	sub	sp, #64	@ 0x40
 8001c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c3e:	f107 0318 	add.w	r3, r7, #24
 8001c42:	2228      	movs	r2, #40	@ 0x28
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f004 febb 	bl	80069c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c4c:	1d3b      	adds	r3, r7, #4
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c62:	2310      	movs	r3, #16
 8001c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c66:	2302      	movs	r3, #2
 8001c68:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c72:	f107 0318 	add.w	r3, r7, #24
 8001c76:	4618      	mov	r0, r3
 8001c78:	f002 fa3e 	bl	80040f8 <HAL_RCC_OscConfig>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8001c82:	f000 f819 	bl	8001cb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c86:	230f      	movs	r3, #15
 8001c88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f002 fcab 	bl	80045fc <HAL_RCC_ClockConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001cac:	f000 f804 	bl	8001cb8 <Error_Handler>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3740      	adds	r7, #64	@ 0x40
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbc:	b672      	cpsid	i
}
 8001cbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <Error_Handler+0x8>

08001cc4 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af04      	add	r7, sp, #16
 8001cca:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001ccc:	2364      	movs	r3, #100	@ 0x64
 8001cce:	9302      	str	r3, [sp, #8]
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	9301      	str	r3, [sp, #4]
 8001cd4:	f107 030f 	add.w	r3, r7, #15
 8001cd8:	9300      	str	r3, [sp, #0]
 8001cda:	2301      	movs	r3, #1
 8001cdc:	2275      	movs	r2, #117	@ 0x75
 8001cde:	21d0      	movs	r1, #208	@ 0xd0
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f001 fbe1 	bl	80034a8 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001ce6:	7bfb      	ldrb	r3, [r7, #15]
 8001ce8:	2b68      	cmp	r3, #104	@ 0x68
 8001cea:	d13d      	bne.n	8001d68 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001cf0:	2364      	movs	r3, #100	@ 0x64
 8001cf2:	9302      	str	r3, [sp, #8]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	9301      	str	r3, [sp, #4]
 8001cf8:	f107 030e 	add.w	r3, r7, #14
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	2301      	movs	r3, #1
 8001d00:	226b      	movs	r2, #107	@ 0x6b
 8001d02:	21d0      	movs	r1, #208	@ 0xd0
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f001 fad5 	bl	80032b4 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001d0a:	2307      	movs	r3, #7
 8001d0c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001d0e:	2364      	movs	r3, #100	@ 0x64
 8001d10:	9302      	str	r3, [sp, #8]
 8001d12:	2301      	movs	r3, #1
 8001d14:	9301      	str	r3, [sp, #4]
 8001d16:	f107 030e 	add.w	r3, r7, #14
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	2219      	movs	r2, #25
 8001d20:	21d0      	movs	r1, #208	@ 0xd0
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f001 fac6 	bl	80032b4 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001d2c:	2364      	movs	r3, #100	@ 0x64
 8001d2e:	9302      	str	r3, [sp, #8]
 8001d30:	2301      	movs	r3, #1
 8001d32:	9301      	str	r3, [sp, #4]
 8001d34:	f107 030e 	add.w	r3, r7, #14
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	221c      	movs	r2, #28
 8001d3e:	21d0      	movs	r1, #208	@ 0xd0
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f001 fab7 	bl	80032b4 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8001d46:	2300      	movs	r3, #0
 8001d48:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001d4a:	2364      	movs	r3, #100	@ 0x64
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	2301      	movs	r3, #1
 8001d50:	9301      	str	r3, [sp, #4]
 8001d52:	f107 030e 	add.w	r3, r7, #14
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	2301      	movs	r3, #1
 8001d5a:	221b      	movs	r2, #27
 8001d5c:	21d0      	movs	r1, #208	@ 0xd0
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f001 faa8 	bl	80032b4 <HAL_I2C_Mem_Write>
        return 0;
 8001d64:	2300      	movs	r3, #0
 8001d66:	e000      	b.n	8001d6a <MPU6050_Init+0xa6>
    }
    return 1;
 8001d68:	2301      	movs	r3, #1
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3710      	adds	r7, #16
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	0000      	movs	r0, r0
 8001d74:	0000      	movs	r0, r0
	...

08001d78 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001d78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d7c:	b094      	sub	sp, #80	@ 0x50
 8001d7e:	af04      	add	r7, sp, #16
 8001d80:	6078      	str	r0, [r7, #4]
 8001d82:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8001d84:	2364      	movs	r3, #100	@ 0x64
 8001d86:	9302      	str	r3, [sp, #8]
 8001d88:	230e      	movs	r3, #14
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	f107 0308 	add.w	r3, r7, #8
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	2301      	movs	r3, #1
 8001d94:	223b      	movs	r2, #59	@ 0x3b
 8001d96:	21d0      	movs	r1, #208	@ 0xd0
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f001 fb85 	bl	80034a8 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001d9e:	7a3b      	ldrb	r3, [r7, #8]
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	b21a      	sxth	r2, r3
 8001da4:	7a7b      	ldrb	r3, [r7, #9]
 8001da6:	b21b      	sxth	r3, r3
 8001da8:	4313      	orrs	r3, r2
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001db0:	7abb      	ldrb	r3, [r7, #10]
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	7afb      	ldrb	r3, [r7, #11]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001dc2:	7b3b      	ldrb	r3, [r7, #12]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	7b7b      	ldrb	r3, [r7, #13]
 8001dca:	b21b      	sxth	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001dd4:	7bbb      	ldrb	r3, [r7, #14]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	7bfb      	ldrb	r3, [r7, #15]
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	4313      	orrs	r3, r2
 8001de0:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001de2:	7c3b      	ldrb	r3, [r7, #16]
 8001de4:	021b      	lsls	r3, r3, #8
 8001de6:	b21a      	sxth	r2, r3
 8001de8:	7c7b      	ldrb	r3, [r7, #17]
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	4313      	orrs	r3, r2
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001df4:	7cbb      	ldrb	r3, [r7, #18]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	b21a      	sxth	r2, r3
 8001dfa:	7cfb      	ldrb	r3, [r7, #19]
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b21a      	sxth	r2, r3
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001e06:	7d3b      	ldrb	r3, [r7, #20]
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	7d7b      	ldrb	r3, [r7, #21]
 8001e0e:	b21b      	sxth	r3, r3
 8001e10:	4313      	orrs	r3, r2
 8001e12:	b21a      	sxth	r2, r3
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe faf0 	bl	8000404 <__aeabi_i2d>
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	4b95      	ldr	r3, [pc, #596]	@ (8002080 <MPU6050_Read_All+0x308>)
 8001e2a:	f7fe fc7f 	bl	800072c <__aeabi_ddiv>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	460b      	mov	r3, r1
 8001e32:	6839      	ldr	r1, [r7, #0]
 8001e34:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f7fe fae0 	bl	8000404 <__aeabi_i2d>
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	4b8d      	ldr	r3, [pc, #564]	@ (8002080 <MPU6050_Read_All+0x308>)
 8001e4a:	f7fe fc6f 	bl	800072c <__aeabi_ddiv>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	6839      	ldr	r1, [r7, #0]
 8001e54:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe fad0 	bl	8000404 <__aeabi_i2d>
 8001e64:	a380      	add	r3, pc, #512	@ (adr r3, 8002068 <MPU6050_Read_All+0x2f0>)
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	f7fe fc5f 	bl	800072c <__aeabi_ddiv>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	6839      	ldr	r1, [r7, #0]
 8001e74:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001e78:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe ff2d 	bl	8000cdc <__aeabi_i2f>
 8001e82:	4603      	mov	r3, r0
 8001e84:	497f      	ldr	r1, [pc, #508]	@ (8002084 <MPU6050_Read_All+0x30c>)
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff f830 	bl	8000eec <__aeabi_fdiv>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	497e      	ldr	r1, [pc, #504]	@ (8002088 <MPU6050_Read_All+0x310>)
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fe6f 	bl	8000b74 <__addsf3>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	641a      	str	r2, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe faad 	bl	8000404 <__aeabi_i2d>
 8001eaa:	a371      	add	r3, pc, #452	@ (adr r3, 8002070 <MPU6050_Read_All+0x2f8>)
 8001eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb0:	f7fe fc3c 	bl	800072c <__aeabi_ddiv>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	6839      	ldr	r1, [r7, #0]
 8001eba:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7fe fa9d 	bl	8000404 <__aeabi_i2d>
 8001eca:	a369      	add	r3, pc, #420	@ (adr r3, 8002070 <MPU6050_Read_All+0x2f8>)
 8001ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed0:	f7fe fc2c 	bl	800072c <__aeabi_ddiv>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	6839      	ldr	r1, [r7, #0]
 8001eda:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7fe fa8d 	bl	8000404 <__aeabi_i2d>
 8001eea:	a361      	add	r3, pc, #388	@ (adr r3, 8002070 <MPU6050_Read_All+0x2f8>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	f7fe fc1c 	bl	800072c <__aeabi_ddiv>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	6839      	ldr	r1, [r7, #0]
 8001efa:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001efe:	f000 fde1 	bl	8002ac4 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	4b61      	ldr	r3, [pc, #388]	@ (800208c <MPU6050_Read_All+0x314>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe fa6a 	bl	80003e4 <__aeabi_ui2d>
 8001f10:	f04f 0200 	mov.w	r2, #0
 8001f14:	4b5e      	ldr	r3, [pc, #376]	@ (8002090 <MPU6050_Read_All+0x318>)
 8001f16:	f7fe fc09 	bl	800072c <__aeabi_ddiv>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 8001f22:	f000 fdcf 	bl	8002ac4 <HAL_GetTick>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4a58      	ldr	r2, [pc, #352]	@ (800208c <MPU6050_Read_All+0x314>)
 8001f2a:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f32:	461a      	mov	r2, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f3a:	fb03 f202 	mul.w	r2, r3, r2
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f44:	4619      	mov	r1, r3
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f4c:	fb01 f303 	mul.w	r3, r1, r3
 8001f50:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fa56 	bl	8000404 <__aeabi_i2d>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f008 f8fa 	bl	800a158 <sqrt>
 8001f64:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001f68:	f04f 0200 	mov.w	r2, #0
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001f74:	f7fe fd18 	bl	80009a8 <__aeabi_dcmpeq>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d119      	bne.n	8001fb2 <MPU6050_Read_All+0x23a>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fa3d 	bl	8000404 <__aeabi_i2d>
 8001f8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f8e:	f7fe fbcd 	bl	800072c <__aeabi_ddiv>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4610      	mov	r0, r2
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f008 f901 	bl	800a1a0 <atan>
 8001f9e:	a336      	add	r3, pc, #216	@ (adr r3, 8002078 <MPU6050_Read_All+0x300>)
 8001fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa4:	f7fe fa98 	bl	80004d8 <__aeabi_dmul>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001fb0:	e005      	b.n	8001fbe <MPU6050_Read_All+0x246>
    }
    else
    {
        roll = 0.0;
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc4:	425b      	negs	r3, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7fe fa1c 	bl	8000404 <__aeabi_i2d>
 8001fcc:	4682      	mov	sl, r0
 8001fce:	468b      	mov	fp, r1
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fa14 	bl	8000404 <__aeabi_i2d>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4650      	mov	r0, sl
 8001fe2:	4659      	mov	r1, fp
 8001fe4:	f008 f8b6 	bl	800a154 <atan2>
 8001fe8:	a323      	add	r3, pc, #140	@ (adr r3, 8002078 <MPU6050_Read_All+0x300>)
 8001fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fee:	f7fe fa73 	bl	80004d8 <__aeabi_dmul>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	4b25      	ldr	r3, [pc, #148]	@ (8002094 <MPU6050_Read_All+0x31c>)
 8002000:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002004:	f7fe fcda 	bl	80009bc <__aeabi_dcmplt>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00a      	beq.n	8002024 <MPU6050_Read_All+0x2ac>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002014:	f04f 0200 	mov.w	r2, #0
 8002018:	4b1f      	ldr	r3, [pc, #124]	@ (8002098 <MPU6050_Read_All+0x320>)
 800201a:	f7fe fced 	bl	80009f8 <__aeabi_dcmpgt>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d114      	bne.n	800204e <MPU6050_Read_All+0x2d6>
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <MPU6050_Read_All+0x320>)
 800202a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800202e:	f7fe fce3 	bl	80009f8 <__aeabi_dcmpgt>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d033      	beq.n	80020a0 <MPU6050_Read_All+0x328>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	4b14      	ldr	r3, [pc, #80]	@ (8002094 <MPU6050_Read_All+0x31c>)
 8002044:	f7fe fcba 	bl	80009bc <__aeabi_dcmplt>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d028      	beq.n	80020a0 <MPU6050_Read_All+0x328>
    {
        KalmanY.angle = pitch;
 800204e:	4913      	ldr	r1, [pc, #76]	@ (800209c <MPU6050_Read_All+0x324>)
 8002050:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002054:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002058:	6839      	ldr	r1, [r7, #0]
 800205a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800205e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8002062:	e030      	b.n	80020c6 <MPU6050_Read_All+0x34e>
 8002064:	f3af 8000 	nop.w
 8002068:	00000000 	.word	0x00000000
 800206c:	40cc2900 	.word	0x40cc2900
 8002070:	00000000 	.word	0x00000000
 8002074:	40606000 	.word	0x40606000
 8002078:	1a63c1f8 	.word	0x1a63c1f8
 800207c:	404ca5dc 	.word	0x404ca5dc
 8002080:	40d00000 	.word	0x40d00000
 8002084:	43aa0000 	.word	0x43aa0000
 8002088:	42121eb8 	.word	0x42121eb8
 800208c:	2000078c 	.word	0x2000078c
 8002090:	408f4000 	.word	0x408f4000
 8002094:	c0568000 	.word	0xc0568000
 8002098:	40568000 	.word	0x40568000
 800209c:	20000048 	.word	0x20000048
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80020a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80020aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80020ae:	e9cd 2300 	strd	r2, r3, [sp]
 80020b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020b6:	481c      	ldr	r0, [pc, #112]	@ (8002128 <MPU6050_Read_All+0x3b0>)
 80020b8:	f000 f83c 	bl	8002134 <Kalman_getAngle>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	6839      	ldr	r1, [r7, #0]
 80020c2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80020cc:	4690      	mov	r8, r2
 80020ce:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	4b15      	ldr	r3, [pc, #84]	@ (800212c <MPU6050_Read_All+0x3b4>)
 80020d8:	4640      	mov	r0, r8
 80020da:	4649      	mov	r1, r9
 80020dc:	f7fe fc8c 	bl	80009f8 <__aeabi_dcmpgt>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d008      	beq.n	80020f8 <MPU6050_Read_All+0x380>
        DataStruct->Gx = -DataStruct->Gx;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80020ec:	4614      	mov	r4, r2
 80020ee:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80020fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002102:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002106:	e9cd 2300 	strd	r2, r3, [sp]
 800210a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800210e:	4808      	ldr	r0, [pc, #32]	@ (8002130 <MPU6050_Read_All+0x3b8>)
 8002110:	f000 f810 	bl	8002134 <Kalman_getAngle>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	6839      	ldr	r1, [r7, #0]
 800211a:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 800211e:	bf00      	nop
 8002120:	3740      	adds	r7, #64	@ 0x40
 8002122:	46bd      	mov	sp, r7
 8002124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002128:	20000048 	.word	0x20000048
 800212c:	40568000 	.word	0x40568000
 8002130:	20000000 	.word	0x20000000

08002134 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8002134:	b5b0      	push	{r4, r5, r7, lr}
 8002136:	b092      	sub	sp, #72	@ 0x48
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002146:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800214a:	f7fe f80d 	bl	8000168 <__aeabi_dsub>
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += dt * rate;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800215c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002160:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8002164:	f7fe f9b8 	bl	80004d8 <__aeabi_dmul>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4620      	mov	r0, r4
 800216e:	4629      	mov	r1, r5
 8002170:	f7fd fffc 	bl	800016c <__adddf3>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	68f9      	ldr	r1, [r7, #12]
 800217a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800218a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800218e:	f7fe f9a3 	bl	80004d8 <__aeabi_dmul>
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	4610      	mov	r0, r2
 8002198:	4619      	mov	r1, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80021a0:	f7fd ffe2 	bl	8000168 <__aeabi_dsub>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4610      	mov	r0, r2
 80021aa:	4619      	mov	r1, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80021b2:	f7fd ffd9 	bl	8000168 <__aeabi_dsub>
 80021b6:	4602      	mov	r2, r0
 80021b8:	460b      	mov	r3, r1
 80021ba:	4610      	mov	r0, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c4:	f7fd ffd2 	bl	800016c <__adddf3>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4610      	mov	r0, r2
 80021ce:	4619      	mov	r1, r3
 80021d0:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80021d4:	f7fe f980 	bl	80004d8 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4620      	mov	r0, r4
 80021de:	4629      	mov	r1, r5
 80021e0:	f7fd ffc4 	bl	800016c <__adddf3>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	68f9      	ldr	r1, [r7, #12]
 80021ea:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80021fa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80021fe:	f7fe f96b 	bl	80004d8 <__aeabi_dmul>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	4620      	mov	r0, r4
 8002208:	4629      	mov	r1, r5
 800220a:	f7fd ffad 	bl	8000168 <__aeabi_dsub>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	68f9      	ldr	r1, [r7, #12]
 8002214:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002224:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002228:	f7fe f956 	bl	80004d8 <__aeabi_dmul>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4620      	mov	r0, r4
 8002232:	4629      	mov	r1, r5
 8002234:	f7fd ff98 	bl	8000168 <__aeabi_dsub>
 8002238:	4602      	mov	r2, r0
 800223a:	460b      	mov	r3, r1
 800223c:	68f9      	ldr	r1, [r7, #12]
 800223e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800224e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002252:	f7fe f941 	bl	80004d8 <__aeabi_dmul>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4620      	mov	r0, r4
 800225c:	4629      	mov	r1, r5
 800225e:	f7fd ff85 	bl	800016c <__adddf3>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	68f9      	ldr	r1, [r7, #12]
 8002268:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002278:	f7fd ff78 	bl	800016c <__adddf3>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800228a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800228e:	f7fe fa4d 	bl	800072c <__aeabi_ddiv>
 8002292:	4602      	mov	r2, r0
 8002294:	460b      	mov	r3, r1
 8002296:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80022a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80022a4:	f7fe fa42 	bl	800072c <__aeabi_ddiv>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80022b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022ba:	f7fd ff55 	bl	8000168 <__aeabi_dsub>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Kalman->angle += K[0] * y;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80022cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022d0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80022d4:	f7fe f900 	bl	80004d8 <__aeabi_dmul>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4620      	mov	r0, r4
 80022de:	4629      	mov	r1, r5
 80022e0:	f7fd ff44 	bl	800016c <__adddf3>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	68f9      	ldr	r1, [r7, #12]
 80022ea:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80022f4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80022f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80022fc:	f7fe f8ec 	bl	80004d8 <__aeabi_dmul>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	4620      	mov	r0, r4
 8002306:	4629      	mov	r1, r5
 8002308:	f7fd ff30 	bl	800016c <__adddf3>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	68f9      	ldr	r1, [r7, #12]
 8002312:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800231c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double P01_temp = Kalman->P[0][1];
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002326:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002330:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002334:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002338:	f7fe f8ce 	bl	80004d8 <__aeabi_dmul>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4620      	mov	r0, r4
 8002342:	4629      	mov	r1, r5
 8002344:	f7fd ff10 	bl	8000168 <__aeabi_dsub>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
 800234c:	68f9      	ldr	r1, [r7, #12]
 800234e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002358:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800235c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002360:	f7fe f8ba 	bl	80004d8 <__aeabi_dmul>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4620      	mov	r0, r4
 800236a:	4629      	mov	r1, r5
 800236c:	f7fd fefc 	bl	8000168 <__aeabi_dsub>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	68f9      	ldr	r1, [r7, #12]
 8002376:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002380:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002384:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002388:	f7fe f8a6 	bl	80004d8 <__aeabi_dmul>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4620      	mov	r0, r4
 8002392:	4629      	mov	r1, r5
 8002394:	f7fd fee8 	bl	8000168 <__aeabi_dsub>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	68f9      	ldr	r1, [r7, #12]
 800239e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80023a8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80023ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023b0:	f7fe f892 	bl	80004d8 <__aeabi_dmul>
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	4620      	mov	r0, r4
 80023ba:	4629      	mov	r1, r5
 80023bc:	f7fd fed4 	bl	8000168 <__aeabi_dsub>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	68f9      	ldr	r1, [r7, #12]
 80023c6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 80023d0:	4610      	mov	r0, r2
 80023d2:	4619      	mov	r1, r3
 80023d4:	3748      	adds	r7, #72	@ 0x48
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080023dc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80023e0:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <MX_SPI1_Init+0x64>)
 80023e2:	4a18      	ldr	r2, [pc, #96]	@ (8002444 <MX_SPI1_Init+0x68>)
 80023e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80023e6:	4b16      	ldr	r3, [pc, #88]	@ (8002440 <MX_SPI1_Init+0x64>)
 80023e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80023ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <MX_SPI1_Init+0x64>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <MX_SPI1_Init+0x64>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <MX_SPI1_Init+0x64>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002400:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002402:	2200      	movs	r2, #0
 8002404:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002406:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002408:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800240c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800240e:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002410:	2210      	movs	r2, #16
 8002412:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002414:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002416:	2200      	movs	r2, #0
 8002418:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800241a:	4b09      	ldr	r3, [pc, #36]	@ (8002440 <MX_SPI1_Init+0x64>)
 800241c:	2200      	movs	r2, #0
 800241e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002420:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002422:	2200      	movs	r2, #0
 8002424:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002426:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <MX_SPI1_Init+0x64>)
 8002428:	220a      	movs	r2, #10
 800242a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800242c:	4804      	ldr	r0, [pc, #16]	@ (8002440 <MX_SPI1_Init+0x64>)
 800242e:	f002 fa73 	bl	8004918 <HAL_SPI_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002438:	f7ff fc3e 	bl	8001cb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800243c:	bf00      	nop
 800243e:	bd80      	pop	{r7, pc}
 8002440:	20000790 	.word	0x20000790
 8002444:	40013000 	.word	0x40013000

08002448 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800244c:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <MX_SPI2_Init+0x64>)
 800244e:	4a18      	ldr	r2, [pc, #96]	@ (80024b0 <MX_SPI2_Init+0x68>)
 8002450:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002452:	4b16      	ldr	r3, [pc, #88]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002454:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002458:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800245a:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <MX_SPI2_Init+0x64>)
 800245c:	2200      	movs	r2, #0
 800245e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002460:	4b12      	ldr	r3, [pc, #72]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002462:	2200      	movs	r2, #0
 8002464:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002466:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002468:	2200      	movs	r2, #0
 800246a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800246c:	4b0f      	ldr	r3, [pc, #60]	@ (80024ac <MX_SPI2_Init+0x64>)
 800246e:	2200      	movs	r2, #0
 8002470:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002478:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800247a:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <MX_SPI2_Init+0x64>)
 800247c:	2210      	movs	r2, #16
 800247e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002480:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002482:	2200      	movs	r2, #0
 8002484:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002488:	2200      	movs	r2, #0
 800248a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800248c:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <MX_SPI2_Init+0x64>)
 800248e:	2200      	movs	r2, #0
 8002490:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <MX_SPI2_Init+0x64>)
 8002494:	220a      	movs	r2, #10
 8002496:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002498:	4804      	ldr	r0, [pc, #16]	@ (80024ac <MX_SPI2_Init+0x64>)
 800249a:	f002 fa3d 	bl	8004918 <HAL_SPI_Init>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80024a4:	f7ff fc08 	bl	8001cb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	200007e8 	.word	0x200007e8
 80024b0:	40003800 	.word	0x40003800

080024b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b08a      	sub	sp, #40	@ 0x28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024bc:	f107 0318 	add.w	r3, r7, #24
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a2b      	ldr	r2, [pc, #172]	@ (800257c <HAL_SPI_MspInit+0xc8>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d124      	bne.n	800251e <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	4a29      	ldr	r2, [pc, #164]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024da:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024de:	6193      	str	r3, [r2, #24]
 80024e0:	4b27      	ldr	r3, [pc, #156]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ec:	4b24      	ldr	r3, [pc, #144]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a23      	ldr	r2, [pc, #140]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024f2:	f043 0304 	orr.w	r3, r3, #4
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b21      	ldr	r3, [pc, #132]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0304 	and.w	r3, r3, #4
 8002500:	613b      	str	r3, [r7, #16]
 8002502:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD1_CLK_Pin|LCD1_DATA_Pin;
 8002504:	23a0      	movs	r3, #160	@ 0xa0
 8002506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002508:	2302      	movs	r3, #2
 800250a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800250c:	2303      	movs	r3, #3
 800250e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	f107 0318 	add.w	r3, r7, #24
 8002514:	4619      	mov	r1, r3
 8002516:	481b      	ldr	r0, [pc, #108]	@ (8002584 <HAL_SPI_MspInit+0xd0>)
 8002518:	f000 fbec 	bl	8002cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800251c:	e029      	b.n	8002572 <HAL_SPI_MspInit+0xbe>
  else if(spiHandle->Instance==SPI2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a19      	ldr	r2, [pc, #100]	@ (8002588 <HAL_SPI_MspInit+0xd4>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d124      	bne.n	8002572 <HAL_SPI_MspInit+0xbe>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002528:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	4a14      	ldr	r2, [pc, #80]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 800252e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002532:	61d3      	str	r3, [r2, #28]
 8002534:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002540:	4b0f      	ldr	r3, [pc, #60]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	4a0e      	ldr	r2, [pc, #56]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 8002546:	f043 0308 	orr.w	r3, r3, #8
 800254a:	6193      	str	r3, [r2, #24]
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <HAL_SPI_MspInit+0xcc>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	f003 0308 	and.w	r3, r3, #8
 8002554:	60bb      	str	r3, [r7, #8]
 8002556:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LCD2_CLK_Pin|LCD2_DATA_Pin;
 8002558:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800255c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255e:	2302      	movs	r3, #2
 8002560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002562:	2303      	movs	r3, #3
 8002564:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002566:	f107 0318 	add.w	r3, r7, #24
 800256a:	4619      	mov	r1, r3
 800256c:	4807      	ldr	r0, [pc, #28]	@ (800258c <HAL_SPI_MspInit+0xd8>)
 800256e:	f000 fbc1 	bl	8002cf4 <HAL_GPIO_Init>
}
 8002572:	bf00      	nop
 8002574:	3728      	adds	r7, #40	@ 0x28
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	40013000 	.word	0x40013000
 8002580:	40021000 	.word	0x40021000
 8002584:	40010800 	.word	0x40010800
 8002588:	40003800 	.word	0x40003800
 800258c:	40010c00 	.word	0x40010c00

08002590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002596:	4b15      	ldr	r3, [pc, #84]	@ (80025ec <HAL_MspInit+0x5c>)
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	4a14      	ldr	r2, [pc, #80]	@ (80025ec <HAL_MspInit+0x5c>)
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	6193      	str	r3, [r2, #24]
 80025a2:	4b12      	ldr	r3, [pc, #72]	@ (80025ec <HAL_MspInit+0x5c>)
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	4b0f      	ldr	r3, [pc, #60]	@ (80025ec <HAL_MspInit+0x5c>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	4a0e      	ldr	r2, [pc, #56]	@ (80025ec <HAL_MspInit+0x5c>)
 80025b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b8:	61d3      	str	r3, [r2, #28]
 80025ba:	4b0c      	ldr	r3, [pc, #48]	@ (80025ec <HAL_MspInit+0x5c>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c2:	607b      	str	r3, [r7, #4]
 80025c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80025c6:	4b0a      	ldr	r3, [pc, #40]	@ (80025f0 <HAL_MspInit+0x60>)
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	4a04      	ldr	r2, [pc, #16]	@ (80025f0 <HAL_MspInit+0x60>)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e2:	bf00      	nop
 80025e4:	3714      	adds	r7, #20
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40010000 	.word	0x40010000

080025f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <NMI_Handler+0x4>

080025fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <HardFault_Handler+0x4>

08002604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <MemManage_Handler+0x4>

0800260c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <BusFault_Handler+0x4>

08002614 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002618:	bf00      	nop
 800261a:	e7fd      	b.n	8002618 <UsageFault_Handler+0x4>

0800261c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr

08002640 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002644:	f000 fa2c 	bl	8002aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002648:	bf00      	nop
 800264a:	bd80      	pop	{r7, pc}

0800264c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002650:	4802      	ldr	r0, [pc, #8]	@ (800265c <TIM1_UP_IRQHandler+0x10>)
 8002652:	f002 fcb1 	bl	8004fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20000844 	.word	0x20000844

08002660 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return 1;
 8002664:	2301      	movs	r3, #1
}
 8002666:	4618      	mov	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr

0800266e <_kill>:

int _kill(int pid, int sig)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
 8002676:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002678:	f004 f9f6 	bl	8006a68 <__errno>
 800267c:	4603      	mov	r3, r0
 800267e:	2216      	movs	r2, #22
 8002680:	601a      	str	r2, [r3, #0]
  return -1;
 8002682:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <_exit>:

void _exit (int status)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002696:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff ffe7 	bl	800266e <_kill>
  while (1) {}    /* Make sure we hang here */
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <_exit+0x12>

080026a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	60b9      	str	r1, [r7, #8]
 80026ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b0:	2300      	movs	r3, #0
 80026b2:	617b      	str	r3, [r7, #20]
 80026b4:	e00a      	b.n	80026cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026b6:	f3af 8000 	nop.w
 80026ba:	4601      	mov	r1, r0
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	1c5a      	adds	r2, r3, #1
 80026c0:	60ba      	str	r2, [r7, #8]
 80026c2:	b2ca      	uxtb	r2, r1
 80026c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	3301      	adds	r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	dbf0      	blt.n	80026b6 <_read+0x12>
  }

  return len;
 80026d4:	687b      	ldr	r3, [r7, #4]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}

080026de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]
 80026ee:	e009      	b.n	8002704 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	1c5a      	adds	r2, r3, #1
 80026f4:	60ba      	str	r2, [r7, #8]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	3301      	adds	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	429a      	cmp	r2, r3
 800270a:	dbf1      	blt.n	80026f0 <_write+0x12>
  }
  return len;
 800270c:	687b      	ldr	r3, [r7, #4]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <_close>:

int _close(int file)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800271e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002722:	4618      	mov	r0, r3
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	bc80      	pop	{r7}
 800272a:	4770      	bx	lr

0800272c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800273c:	605a      	str	r2, [r3, #4]
  return 0;
 800273e:	2300      	movs	r3, #0
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr

0800274a <_isatty>:

int _isatty(int file)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002752:	2301      	movs	r3, #1
}
 8002754:	4618      	mov	r0, r3
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr

0800275e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800275e:	b480      	push	{r7}
 8002760:	b085      	sub	sp, #20
 8002762:	af00      	add	r7, sp, #0
 8002764:	60f8      	str	r0, [r7, #12]
 8002766:	60b9      	str	r1, [r7, #8]
 8002768:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
	...

08002778 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002780:	4a14      	ldr	r2, [pc, #80]	@ (80027d4 <_sbrk+0x5c>)
 8002782:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <_sbrk+0x60>)
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800278c:	4b13      	ldr	r3, [pc, #76]	@ (80027dc <_sbrk+0x64>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d102      	bne.n	800279a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002794:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <_sbrk+0x64>)
 8002796:	4a12      	ldr	r2, [pc, #72]	@ (80027e0 <_sbrk+0x68>)
 8002798:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800279a:	4b10      	ldr	r3, [pc, #64]	@ (80027dc <_sbrk+0x64>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d207      	bcs.n	80027b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a8:	f004 f95e 	bl	8006a68 <__errno>
 80027ac:	4603      	mov	r3, r0
 80027ae:	220c      	movs	r2, #12
 80027b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027b6:	e009      	b.n	80027cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b8:	4b08      	ldr	r3, [pc, #32]	@ (80027dc <_sbrk+0x64>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027be:	4b07      	ldr	r3, [pc, #28]	@ (80027dc <_sbrk+0x64>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	4a05      	ldr	r2, [pc, #20]	@ (80027dc <_sbrk+0x64>)
 80027c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ca:	68fb      	ldr	r3, [r7, #12]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	3718      	adds	r7, #24
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	20005000 	.word	0x20005000
 80027d8:	00000400 	.word	0x00000400
 80027dc:	20000840 	.word	0x20000840
 80027e0:	20000a28 	.word	0x20000a28

080027e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f6:	f107 0308 	add.w	r3, r7, #8
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	463b      	mov	r3, r7
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800280c:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <MX_TIM1_Init+0x98>)
 800280e:	4a1f      	ldr	r2, [pc, #124]	@ (800288c <MX_TIM1_Init+0x9c>)
 8002810:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002812:	4b1d      	ldr	r3, [pc, #116]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002814:	2200      	movs	r2, #0
 8002816:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002818:	4b1b      	ldr	r3, [pc, #108]	@ (8002888 <MX_TIM1_Init+0x98>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7999;
 800281e:	4b1a      	ldr	r3, [pc, #104]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002820:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002824:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002826:	4b18      	ldr	r3, [pc, #96]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800282c:	4b16      	ldr	r3, [pc, #88]	@ (8002888 <MX_TIM1_Init+0x98>)
 800282e:	2200      	movs	r2, #0
 8002830:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002832:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002838:	4813      	ldr	r0, [pc, #76]	@ (8002888 <MX_TIM1_Init+0x98>)
 800283a:	f002 faee 	bl	8004e1a <HAL_TIM_Base_Init>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002844:	f7ff fa38 	bl	8001cb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800284c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800284e:	f107 0308 	add.w	r3, r7, #8
 8002852:	4619      	mov	r1, r3
 8002854:	480c      	ldr	r0, [pc, #48]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002856:	f002 fc9f 	bl	8005198 <HAL_TIM_ConfigClockSource>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002860:	f7ff fa2a 	bl	8001cb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002864:	2300      	movs	r3, #0
 8002866:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002868:	2300      	movs	r3, #0
 800286a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800286c:	463b      	mov	r3, r7
 800286e:	4619      	mov	r1, r3
 8002870:	4805      	ldr	r0, [pc, #20]	@ (8002888 <MX_TIM1_Init+0x98>)
 8002872:	f002 fe81 	bl	8005578 <HAL_TIMEx_MasterConfigSynchronization>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800287c:	f7ff fa1c 	bl	8001cb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002880:	bf00      	nop
 8002882:	3718      	adds	r7, #24
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000844 	.word	0x20000844
 800288c:	40012c00 	.word	0x40012c00

08002890 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a0d      	ldr	r2, [pc, #52]	@ (80028d4 <HAL_TIM_Base_MspInit+0x44>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d113      	bne.n	80028ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028a2:	4b0d      	ldr	r3, [pc, #52]	@ (80028d8 <HAL_TIM_Base_MspInit+0x48>)
 80028a4:	699b      	ldr	r3, [r3, #24]
 80028a6:	4a0c      	ldr	r2, [pc, #48]	@ (80028d8 <HAL_TIM_Base_MspInit+0x48>)
 80028a8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80028ac:	6193      	str	r3, [r2, #24]
 80028ae:	4b0a      	ldr	r3, [pc, #40]	@ (80028d8 <HAL_TIM_Base_MspInit+0x48>)
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80028ba:	2200      	movs	r2, #0
 80028bc:	2100      	movs	r1, #0
 80028be:	2019      	movs	r0, #25
 80028c0:	f000 f9e1 	bl	8002c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80028c4:	2019      	movs	r0, #25
 80028c6:	f000 f9fa 	bl	8002cbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80028ca:	bf00      	nop
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40021000 	.word	0x40021000

080028dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028e0:	4b11      	ldr	r3, [pc, #68]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 80028e2:	4a12      	ldr	r2, [pc, #72]	@ (800292c <MX_USART1_UART_Init+0x50>)
 80028e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028e6:	4b10      	ldr	r3, [pc, #64]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 80028e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002900:	4b09      	ldr	r3, [pc, #36]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 8002902:	220c      	movs	r2, #12
 8002904:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002906:	4b08      	ldr	r3, [pc, #32]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 8002908:	2200      	movs	r2, #0
 800290a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800290c:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 800290e:	2200      	movs	r2, #0
 8002910:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002912:	4805      	ldr	r0, [pc, #20]	@ (8002928 <MX_USART1_UART_Init+0x4c>)
 8002914:	f002 fea0 	bl	8005658 <HAL_UART_Init>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800291e:	f7ff f9cb 	bl	8001cb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	2000088c 	.word	0x2000088c
 800292c:	40013800 	.word	0x40013800

08002930 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002938:	f107 0310 	add.w	r3, r7, #16
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a1c      	ldr	r2, [pc, #112]	@ (80029bc <HAL_UART_MspInit+0x8c>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d131      	bne.n	80029b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002950:	4b1b      	ldr	r3, [pc, #108]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 8002952:	699b      	ldr	r3, [r3, #24]
 8002954:	4a1a      	ldr	r2, [pc, #104]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 8002956:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800295a:	6193      	str	r3, [r2, #24]
 800295c:	4b18      	ldr	r3, [pc, #96]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002964:	60fb      	str	r3, [r7, #12]
 8002966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002968:	4b15      	ldr	r3, [pc, #84]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	4a14      	ldr	r2, [pc, #80]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 800296e:	f043 0304 	orr.w	r3, r3, #4
 8002972:	6193      	str	r3, [r2, #24]
 8002974:	4b12      	ldr	r3, [pc, #72]	@ (80029c0 <HAL_UART_MspInit+0x90>)
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002984:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800298a:	2303      	movs	r3, #3
 800298c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298e:	f107 0310 	add.w	r3, r7, #16
 8002992:	4619      	mov	r1, r3
 8002994:	480b      	ldr	r0, [pc, #44]	@ (80029c4 <HAL_UART_MspInit+0x94>)
 8002996:	f000 f9ad 	bl	8002cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800299a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800299e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	f107 0310 	add.w	r3, r7, #16
 80029ac:	4619      	mov	r1, r3
 80029ae:	4805      	ldr	r0, [pc, #20]	@ (80029c4 <HAL_UART_MspInit+0x94>)
 80029b0:	f000 f9a0 	bl	8002cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80029b4:	bf00      	nop
 80029b6:	3720      	adds	r7, #32
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40013800 	.word	0x40013800
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40010800 	.word	0x40010800

080029c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80029c8:	f7ff ff0c 	bl	80027e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029cc:	480b      	ldr	r0, [pc, #44]	@ (80029fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80029ce:	490c      	ldr	r1, [pc, #48]	@ (8002a00 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80029d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002a04 <LoopFillZerobss+0x16>)
  movs r3, #0
 80029d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029d4:	e002      	b.n	80029dc <LoopCopyDataInit>

080029d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029da:	3304      	adds	r3, #4

080029dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e0:	d3f9      	bcc.n	80029d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029e2:	4a09      	ldr	r2, [pc, #36]	@ (8002a08 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80029e4:	4c09      	ldr	r4, [pc, #36]	@ (8002a0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029e8:	e001      	b.n	80029ee <LoopFillZerobss>

080029ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029ec:	3204      	adds	r2, #4

080029ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f0:	d3fb      	bcc.n	80029ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029f2:	f004 f83f 	bl	8006a74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80029f6:	f7ff f82d 	bl	8001a54 <main>
  bx lr
 80029fa:	4770      	bx	lr
  ldr r0, =_sdata
 80029fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a00:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8002a04:	0800b378 	.word	0x0800b378
  ldr r2, =_sbss
 8002a08:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8002a0c:	20000a24 	.word	0x20000a24

08002a10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a10:	e7fe      	b.n	8002a10 <ADC1_2_IRQHandler>
	...

08002a14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a18:	4b08      	ldr	r3, [pc, #32]	@ (8002a3c <HAL_Init+0x28>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <HAL_Init+0x28>)
 8002a1e:	f043 0310 	orr.w	r3, r3, #16
 8002a22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a24:	2003      	movs	r0, #3
 8002a26:	f000 f923 	bl	8002c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a2a:	200f      	movs	r0, #15
 8002a2c:	f000 f808 	bl	8002a40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a30:	f7ff fdae 	bl	8002590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40022000 	.word	0x40022000

08002a40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a48:	4b12      	ldr	r3, [pc, #72]	@ (8002a94 <HAL_InitTick+0x54>)
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	4b12      	ldr	r3, [pc, #72]	@ (8002a98 <HAL_InitTick+0x58>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	4619      	mov	r1, r3
 8002a52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a56:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f000 f93b 	bl	8002cda <HAL_SYSTICK_Config>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e00e      	b.n	8002a8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b0f      	cmp	r3, #15
 8002a72:	d80a      	bhi.n	8002a8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a74:	2200      	movs	r2, #0
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a7c:	f000 f903 	bl	8002c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a80:	4a06      	ldr	r2, [pc, #24]	@ (8002a9c <HAL_InitTick+0x5c>)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	e000      	b.n	8002a8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20000090 	.word	0x20000090
 8002a98:	20000098 	.word	0x20000098
 8002a9c:	20000094 	.word	0x20000094

08002aa0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002aa4:	4b05      	ldr	r3, [pc, #20]	@ (8002abc <HAL_IncTick+0x1c>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <HAL_IncTick+0x20>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4413      	add	r3, r2
 8002ab0:	4a03      	ldr	r2, [pc, #12]	@ (8002ac0 <HAL_IncTick+0x20>)
 8002ab2:	6013      	str	r3, [r2, #0]
}
 8002ab4:	bf00      	nop
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr
 8002abc:	20000098 	.word	0x20000098
 8002ac0:	200008d4 	.word	0x200008d4

08002ac4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ac8:	4b02      	ldr	r3, [pc, #8]	@ (8002ad4 <HAL_GetTick+0x10>)
 8002aca:	681b      	ldr	r3, [r3, #0]
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bc80      	pop	{r7}
 8002ad2:	4770      	bx	lr
 8002ad4:	200008d4 	.word	0x200008d4

08002ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002af4:	4013      	ands	r3, r2
 8002af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b0a:	4a04      	ldr	r2, [pc, #16]	@ (8002b1c <__NVIC_SetPriorityGrouping+0x44>)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	60d3      	str	r3, [r2, #12]
}
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b24:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <__NVIC_GetPriorityGrouping+0x18>)
 8002b26:	68db      	ldr	r3, [r3, #12]
 8002b28:	0a1b      	lsrs	r3, r3, #8
 8002b2a:	f003 0307 	and.w	r3, r3, #7
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	db0b      	blt.n	8002b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b4e:	79fb      	ldrb	r3, [r7, #7]
 8002b50:	f003 021f 	and.w	r2, r3, #31
 8002b54:	4906      	ldr	r1, [pc, #24]	@ (8002b70 <__NVIC_EnableIRQ+0x34>)
 8002b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	2001      	movs	r0, #1
 8002b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b66:	bf00      	nop
 8002b68:	370c      	adds	r7, #12
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr
 8002b70:	e000e100 	.word	0xe000e100

08002b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	6039      	str	r1, [r7, #0]
 8002b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	db0a      	blt.n	8002b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	490c      	ldr	r1, [pc, #48]	@ (8002bc0 <__NVIC_SetPriority+0x4c>)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	0112      	lsls	r2, r2, #4
 8002b94:	b2d2      	uxtb	r2, r2
 8002b96:	440b      	add	r3, r1
 8002b98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b9c:	e00a      	b.n	8002bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	b2da      	uxtb	r2, r3
 8002ba2:	4908      	ldr	r1, [pc, #32]	@ (8002bc4 <__NVIC_SetPriority+0x50>)
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	f003 030f 	and.w	r3, r3, #15
 8002baa:	3b04      	subs	r3, #4
 8002bac:	0112      	lsls	r2, r2, #4
 8002bae:	b2d2      	uxtb	r2, r2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	761a      	strb	r2, [r3, #24]
}
 8002bb4:	bf00      	nop
 8002bb6:	370c      	adds	r7, #12
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bc80      	pop	{r7}
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	e000e100 	.word	0xe000e100
 8002bc4:	e000ed00 	.word	0xe000ed00

08002bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b089      	sub	sp, #36	@ 0x24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f003 0307 	and.w	r3, r3, #7
 8002bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bdc:	69fb      	ldr	r3, [r7, #28]
 8002bde:	f1c3 0307 	rsb	r3, r3, #7
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	bf28      	it	cs
 8002be6:	2304      	movcs	r3, #4
 8002be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	3304      	adds	r3, #4
 8002bee:	2b06      	cmp	r3, #6
 8002bf0:	d902      	bls.n	8002bf8 <NVIC_EncodePriority+0x30>
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	3b03      	subs	r3, #3
 8002bf6:	e000      	b.n	8002bfa <NVIC_EncodePriority+0x32>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43da      	mvns	r2, r3
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	401a      	ands	r2, r3
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c10:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1a:	43d9      	mvns	r1, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c20:	4313      	orrs	r3, r2
         );
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3724      	adds	r7, #36	@ 0x24
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	3b01      	subs	r3, #1
 8002c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c3c:	d301      	bcc.n	8002c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e00f      	b.n	8002c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c42:	4a0a      	ldr	r2, [pc, #40]	@ (8002c6c <SysTick_Config+0x40>)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c4a:	210f      	movs	r1, #15
 8002c4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c50:	f7ff ff90 	bl	8002b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c54:	4b05      	ldr	r3, [pc, #20]	@ (8002c6c <SysTick_Config+0x40>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c5a:	4b04      	ldr	r3, [pc, #16]	@ (8002c6c <SysTick_Config+0x40>)
 8002c5c:	2207      	movs	r2, #7
 8002c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c60:	2300      	movs	r3, #0
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3708      	adds	r7, #8
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	e000e010 	.word	0xe000e010

08002c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f7ff ff2d 	bl	8002ad8 <__NVIC_SetPriorityGrouping>
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b086      	sub	sp, #24
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	60b9      	str	r1, [r7, #8]
 8002c90:	607a      	str	r2, [r7, #4]
 8002c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c94:	2300      	movs	r3, #0
 8002c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c98:	f7ff ff42 	bl	8002b20 <__NVIC_GetPriorityGrouping>
 8002c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	6978      	ldr	r0, [r7, #20]
 8002ca4:	f7ff ff90 	bl	8002bc8 <NVIC_EncodePriority>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cae:	4611      	mov	r1, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff ff5f 	bl	8002b74 <__NVIC_SetPriority>
}
 8002cb6:	bf00      	nop
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b082      	sub	sp, #8
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff35 	bl	8002b3c <__NVIC_EnableIRQ>
}
 8002cd2:	bf00      	nop
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7ff ffa2 	bl	8002c2c <SysTick_Config>
 8002ce8:	4603      	mov	r3, r0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
	...

08002cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b08b      	sub	sp, #44	@ 0x2c
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d02:	2300      	movs	r3, #0
 8002d04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d06:	e169      	b.n	8002fdc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d08:	2201      	movs	r2, #1
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	69fa      	ldr	r2, [r7, #28]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	f040 8158 	bne.w	8002fd6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4a9a      	ldr	r2, [pc, #616]	@ (8002f94 <HAL_GPIO_Init+0x2a0>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d05e      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
 8002d30:	4a98      	ldr	r2, [pc, #608]	@ (8002f94 <HAL_GPIO_Init+0x2a0>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d875      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d36:	4a98      	ldr	r2, [pc, #608]	@ (8002f98 <HAL_GPIO_Init+0x2a4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d058      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
 8002d3c:	4a96      	ldr	r2, [pc, #600]	@ (8002f98 <HAL_GPIO_Init+0x2a4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d86f      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d42:	4a96      	ldr	r2, [pc, #600]	@ (8002f9c <HAL_GPIO_Init+0x2a8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d052      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
 8002d48:	4a94      	ldr	r2, [pc, #592]	@ (8002f9c <HAL_GPIO_Init+0x2a8>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d869      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d4e:	4a94      	ldr	r2, [pc, #592]	@ (8002fa0 <HAL_GPIO_Init+0x2ac>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d04c      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
 8002d54:	4a92      	ldr	r2, [pc, #584]	@ (8002fa0 <HAL_GPIO_Init+0x2ac>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d863      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d5a:	4a92      	ldr	r2, [pc, #584]	@ (8002fa4 <HAL_GPIO_Init+0x2b0>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d046      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
 8002d60:	4a90      	ldr	r2, [pc, #576]	@ (8002fa4 <HAL_GPIO_Init+0x2b0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d85d      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d66:	2b12      	cmp	r3, #18
 8002d68:	d82a      	bhi.n	8002dc0 <HAL_GPIO_Init+0xcc>
 8002d6a:	2b12      	cmp	r3, #18
 8002d6c:	d859      	bhi.n	8002e22 <HAL_GPIO_Init+0x12e>
 8002d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d74 <HAL_GPIO_Init+0x80>)
 8002d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d74:	08002def 	.word	0x08002def
 8002d78:	08002dc9 	.word	0x08002dc9
 8002d7c:	08002ddb 	.word	0x08002ddb
 8002d80:	08002e1d 	.word	0x08002e1d
 8002d84:	08002e23 	.word	0x08002e23
 8002d88:	08002e23 	.word	0x08002e23
 8002d8c:	08002e23 	.word	0x08002e23
 8002d90:	08002e23 	.word	0x08002e23
 8002d94:	08002e23 	.word	0x08002e23
 8002d98:	08002e23 	.word	0x08002e23
 8002d9c:	08002e23 	.word	0x08002e23
 8002da0:	08002e23 	.word	0x08002e23
 8002da4:	08002e23 	.word	0x08002e23
 8002da8:	08002e23 	.word	0x08002e23
 8002dac:	08002e23 	.word	0x08002e23
 8002db0:	08002e23 	.word	0x08002e23
 8002db4:	08002e23 	.word	0x08002e23
 8002db8:	08002dd1 	.word	0x08002dd1
 8002dbc:	08002de5 	.word	0x08002de5
 8002dc0:	4a79      	ldr	r2, [pc, #484]	@ (8002fa8 <HAL_GPIO_Init+0x2b4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d013      	beq.n	8002dee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dc6:	e02c      	b.n	8002e22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	623b      	str	r3, [r7, #32]
          break;
 8002dce:	e029      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	623b      	str	r3, [r7, #32]
          break;
 8002dd8:	e024      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	3308      	adds	r3, #8
 8002de0:	623b      	str	r3, [r7, #32]
          break;
 8002de2:	e01f      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	330c      	adds	r3, #12
 8002dea:	623b      	str	r3, [r7, #32]
          break;
 8002dec:	e01a      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d102      	bne.n	8002dfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002df6:	2304      	movs	r3, #4
 8002df8:	623b      	str	r3, [r7, #32]
          break;
 8002dfa:	e013      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d105      	bne.n	8002e10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e04:	2308      	movs	r3, #8
 8002e06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69fa      	ldr	r2, [r7, #28]
 8002e0c:	611a      	str	r2, [r3, #16]
          break;
 8002e0e:	e009      	b.n	8002e24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e10:	2308      	movs	r3, #8
 8002e12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	615a      	str	r2, [r3, #20]
          break;
 8002e1a:	e003      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	623b      	str	r3, [r7, #32]
          break;
 8002e20:	e000      	b.n	8002e24 <HAL_GPIO_Init+0x130>
          break;
 8002e22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2bff      	cmp	r3, #255	@ 0xff
 8002e28:	d801      	bhi.n	8002e2e <HAL_GPIO_Init+0x13a>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	e001      	b.n	8002e32 <HAL_GPIO_Init+0x13e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	3304      	adds	r3, #4
 8002e32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	2bff      	cmp	r3, #255	@ 0xff
 8002e38:	d802      	bhi.n	8002e40 <HAL_GPIO_Init+0x14c>
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	e002      	b.n	8002e46 <HAL_GPIO_Init+0x152>
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	3b08      	subs	r3, #8
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	210f      	movs	r1, #15
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	fa01 f303 	lsl.w	r3, r1, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	401a      	ands	r2, r3
 8002e58:	6a39      	ldr	r1, [r7, #32]
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e60:	431a      	orrs	r2, r3
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 80b1 	beq.w	8002fd6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e74:	4b4d      	ldr	r3, [pc, #308]	@ (8002fac <HAL_GPIO_Init+0x2b8>)
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	4a4c      	ldr	r2, [pc, #304]	@ (8002fac <HAL_GPIO_Init+0x2b8>)
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	6193      	str	r3, [r2, #24]
 8002e80:	4b4a      	ldr	r3, [pc, #296]	@ (8002fac <HAL_GPIO_Init+0x2b8>)
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e8c:	4a48      	ldr	r2, [pc, #288]	@ (8002fb0 <HAL_GPIO_Init+0x2bc>)
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e90:	089b      	lsrs	r3, r3, #2
 8002e92:	3302      	adds	r3, #2
 8002e94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	f003 0303 	and.w	r3, r3, #3
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	220f      	movs	r2, #15
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4013      	ands	r3, r2
 8002eae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a40      	ldr	r2, [pc, #256]	@ (8002fb4 <HAL_GPIO_Init+0x2c0>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d013      	beq.n	8002ee0 <HAL_GPIO_Init+0x1ec>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a3f      	ldr	r2, [pc, #252]	@ (8002fb8 <HAL_GPIO_Init+0x2c4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d00d      	beq.n	8002edc <HAL_GPIO_Init+0x1e8>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	4a3e      	ldr	r2, [pc, #248]	@ (8002fbc <HAL_GPIO_Init+0x2c8>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d007      	beq.n	8002ed8 <HAL_GPIO_Init+0x1e4>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4a3d      	ldr	r2, [pc, #244]	@ (8002fc0 <HAL_GPIO_Init+0x2cc>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d101      	bne.n	8002ed4 <HAL_GPIO_Init+0x1e0>
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e006      	b.n	8002ee2 <HAL_GPIO_Init+0x1ee>
 8002ed4:	2304      	movs	r3, #4
 8002ed6:	e004      	b.n	8002ee2 <HAL_GPIO_Init+0x1ee>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e002      	b.n	8002ee2 <HAL_GPIO_Init+0x1ee>
 8002edc:	2301      	movs	r3, #1
 8002ede:	e000      	b.n	8002ee2 <HAL_GPIO_Init+0x1ee>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ee4:	f002 0203 	and.w	r2, r2, #3
 8002ee8:	0092      	lsls	r2, r2, #2
 8002eea:	4093      	lsls	r3, r2
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ef2:	492f      	ldr	r1, [pc, #188]	@ (8002fb0 <HAL_GPIO_Init+0x2bc>)
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef6:	089b      	lsrs	r3, r3, #2
 8002ef8:	3302      	adds	r3, #2
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d006      	beq.n	8002f1a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f0e:	689a      	ldr	r2, [r3, #8]
 8002f10:	492c      	ldr	r1, [pc, #176]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	608b      	str	r3, [r1, #8]
 8002f18:	e006      	b.n	8002f28 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	43db      	mvns	r3, r3
 8002f22:	4928      	ldr	r1, [pc, #160]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d006      	beq.n	8002f42 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f34:	4b23      	ldr	r3, [pc, #140]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	4922      	ldr	r1, [pc, #136]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60cb      	str	r3, [r1, #12]
 8002f40:	e006      	b.n	8002f50 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f42:	4b20      	ldr	r3, [pc, #128]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	491e      	ldr	r1, [pc, #120]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d006      	beq.n	8002f6a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f5c:	4b19      	ldr	r3, [pc, #100]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	4918      	ldr	r1, [pc, #96]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	604b      	str	r3, [r1, #4]
 8002f68:	e006      	b.n	8002f78 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f6a:	4b16      	ldr	r3, [pc, #88]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	43db      	mvns	r3, r3
 8002f72:	4914      	ldr	r1, [pc, #80]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d021      	beq.n	8002fc8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f84:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	490e      	ldr	r1, [pc, #56]	@ (8002fc4 <HAL_GPIO_Init+0x2d0>)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	600b      	str	r3, [r1, #0]
 8002f90:	e021      	b.n	8002fd6 <HAL_GPIO_Init+0x2e2>
 8002f92:	bf00      	nop
 8002f94:	10320000 	.word	0x10320000
 8002f98:	10310000 	.word	0x10310000
 8002f9c:	10220000 	.word	0x10220000
 8002fa0:	10210000 	.word	0x10210000
 8002fa4:	10120000 	.word	0x10120000
 8002fa8:	10110000 	.word	0x10110000
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	40010000 	.word	0x40010000
 8002fb4:	40010800 	.word	0x40010800
 8002fb8:	40010c00 	.word	0x40010c00
 8002fbc:	40011000 	.word	0x40011000
 8002fc0:	40011400 	.word	0x40011400
 8002fc4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff8 <HAL_GPIO_Init+0x304>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	4909      	ldr	r1, [pc, #36]	@ (8002ff8 <HAL_GPIO_Init+0x304>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd8:	3301      	adds	r3, #1
 8002fda:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f47f ae8e 	bne.w	8002d08 <HAL_GPIO_Init+0x14>
  }
}
 8002fec:	bf00      	nop
 8002fee:	bf00      	nop
 8002ff0:	372c      	adds	r7, #44	@ 0x2c
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr
 8002ff8:	40010400 	.word	0x40010400

08002ffc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
 8003008:	4613      	mov	r3, r2
 800300a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800300c:	787b      	ldrb	r3, [r7, #1]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d003      	beq.n	800301a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003012:	887a      	ldrh	r2, [r7, #2]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003018:	e003      	b.n	8003022 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800301a:	887b      	ldrh	r3, [r7, #2]
 800301c:	041a      	lsls	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	611a      	str	r2, [r3, #16]
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e12b      	b.n	8003296 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003044:	b2db      	uxtb	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d106      	bne.n	8003058 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fe f89e 	bl	8001194 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2224      	movs	r2, #36	@ 0x24
 800305c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0201 	bic.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800307e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800308e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003090:	f001 fbfc 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 8003094:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a81      	ldr	r2, [pc, #516]	@ (80032a0 <HAL_I2C_Init+0x274>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d807      	bhi.n	80030b0 <HAL_I2C_Init+0x84>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4a80      	ldr	r2, [pc, #512]	@ (80032a4 <HAL_I2C_Init+0x278>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	bf94      	ite	ls
 80030a8:	2301      	movls	r3, #1
 80030aa:	2300      	movhi	r3, #0
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	e006      	b.n	80030be <HAL_I2C_Init+0x92>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4a7d      	ldr	r2, [pc, #500]	@ (80032a8 <HAL_I2C_Init+0x27c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	bf94      	ite	ls
 80030b8:	2301      	movls	r3, #1
 80030ba:	2300      	movhi	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e0e7      	b.n	8003296 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	4a78      	ldr	r2, [pc, #480]	@ (80032ac <HAL_I2C_Init+0x280>)
 80030ca:	fba2 2303 	umull	r2, r3, r2, r3
 80030ce:	0c9b      	lsrs	r3, r3, #18
 80030d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	6a1b      	ldr	r3, [r3, #32]
 80030ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	4a6a      	ldr	r2, [pc, #424]	@ (80032a0 <HAL_I2C_Init+0x274>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d802      	bhi.n	8003100 <HAL_I2C_Init+0xd4>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	3301      	adds	r3, #1
 80030fe:	e009      	b.n	8003114 <HAL_I2C_Init+0xe8>
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003106:	fb02 f303 	mul.w	r3, r2, r3
 800310a:	4a69      	ldr	r2, [pc, #420]	@ (80032b0 <HAL_I2C_Init+0x284>)
 800310c:	fba2 2303 	umull	r2, r3, r2, r3
 8003110:	099b      	lsrs	r3, r3, #6
 8003112:	3301      	adds	r3, #1
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6812      	ldr	r2, [r2, #0]
 8003118:	430b      	orrs	r3, r1
 800311a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003126:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	495c      	ldr	r1, [pc, #368]	@ (80032a0 <HAL_I2C_Init+0x274>)
 8003130:	428b      	cmp	r3, r1
 8003132:	d819      	bhi.n	8003168 <HAL_I2C_Init+0x13c>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	1e59      	subs	r1, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003142:	1c59      	adds	r1, r3, #1
 8003144:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003148:	400b      	ands	r3, r1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d00a      	beq.n	8003164 <HAL_I2C_Init+0x138>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	1e59      	subs	r1, r3, #1
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	fbb1 f3f3 	udiv	r3, r1, r3
 800315c:	3301      	adds	r3, #1
 800315e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003162:	e051      	b.n	8003208 <HAL_I2C_Init+0x1dc>
 8003164:	2304      	movs	r3, #4
 8003166:	e04f      	b.n	8003208 <HAL_I2C_Init+0x1dc>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d111      	bne.n	8003194 <HAL_I2C_Init+0x168>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	1e58      	subs	r0, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6859      	ldr	r1, [r3, #4]
 8003178:	460b      	mov	r3, r1
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	440b      	add	r3, r1
 800317e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003182:	3301      	adds	r3, #1
 8003184:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003188:	2b00      	cmp	r3, #0
 800318a:	bf0c      	ite	eq
 800318c:	2301      	moveq	r3, #1
 800318e:	2300      	movne	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	e012      	b.n	80031ba <HAL_I2C_Init+0x18e>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	1e58      	subs	r0, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6859      	ldr	r1, [r3, #4]
 800319c:	460b      	mov	r3, r1
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	0099      	lsls	r1, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031aa:	3301      	adds	r3, #1
 80031ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	bf0c      	ite	eq
 80031b4:	2301      	moveq	r3, #1
 80031b6:	2300      	movne	r3, #0
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <HAL_I2C_Init+0x196>
 80031be:	2301      	movs	r3, #1
 80031c0:	e022      	b.n	8003208 <HAL_I2C_Init+0x1dc>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10e      	bne.n	80031e8 <HAL_I2C_Init+0x1bc>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	1e58      	subs	r0, r3, #1
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6859      	ldr	r1, [r3, #4]
 80031d2:	460b      	mov	r3, r1
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	440b      	add	r3, r1
 80031d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80031dc:	3301      	adds	r3, #1
 80031de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031e6:	e00f      	b.n	8003208 <HAL_I2C_Init+0x1dc>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1e58      	subs	r0, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6859      	ldr	r1, [r3, #4]
 80031f0:	460b      	mov	r3, r1
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	0099      	lsls	r1, r3, #2
 80031f8:	440b      	add	r3, r1
 80031fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fe:	3301      	adds	r3, #1
 8003200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003204:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	6809      	ldr	r1, [r1, #0]
 800320c:	4313      	orrs	r3, r2
 800320e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69da      	ldr	r2, [r3, #28]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	431a      	orrs	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	430a      	orrs	r2, r1
 800322a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003236:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6911      	ldr	r1, [r2, #16]
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	68d2      	ldr	r2, [r2, #12]
 8003242:	4311      	orrs	r1, r2
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	6812      	ldr	r2, [r2, #0]
 8003248:	430b      	orrs	r3, r1
 800324a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	430a      	orrs	r2, r1
 8003266:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2220      	movs	r2, #32
 8003282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	000186a0 	.word	0x000186a0
 80032a4:	001e847f 	.word	0x001e847f
 80032a8:	003d08ff 	.word	0x003d08ff
 80032ac:	431bde83 	.word	0x431bde83
 80032b0:	10624dd3 	.word	0x10624dd3

080032b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b088      	sub	sp, #32
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	4608      	mov	r0, r1
 80032be:	4611      	mov	r1, r2
 80032c0:	461a      	mov	r2, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	817b      	strh	r3, [r7, #10]
 80032c6:	460b      	mov	r3, r1
 80032c8:	813b      	strh	r3, [r7, #8]
 80032ca:	4613      	mov	r3, r2
 80032cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032ce:	f7ff fbf9 	bl	8002ac4 <HAL_GetTick>
 80032d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b20      	cmp	r3, #32
 80032de:	f040 80d9 	bne.w	8003494 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	2319      	movs	r3, #25
 80032e8:	2201      	movs	r2, #1
 80032ea:	496d      	ldr	r1, [pc, #436]	@ (80034a0 <HAL_I2C_Mem_Write+0x1ec>)
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f000 fccd 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d001      	beq.n	80032fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80032f8:	2302      	movs	r3, #2
 80032fa:	e0cc      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003302:	2b01      	cmp	r3, #1
 8003304:	d101      	bne.n	800330a <HAL_I2C_Mem_Write+0x56>
 8003306:	2302      	movs	r3, #2
 8003308:	e0c5      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b01      	cmp	r3, #1
 800331e:	d007      	beq.n	8003330 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f042 0201 	orr.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800333e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2221      	movs	r2, #33	@ 0x21
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2240      	movs	r2, #64	@ 0x40
 800334c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a3a      	ldr	r2, [r7, #32]
 800335a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003360:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003366:	b29a      	uxth	r2, r3
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	4a4d      	ldr	r2, [pc, #308]	@ (80034a4 <HAL_I2C_Mem_Write+0x1f0>)
 8003370:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003372:	88f8      	ldrh	r0, [r7, #6]
 8003374:	893a      	ldrh	r2, [r7, #8]
 8003376:	8979      	ldrh	r1, [r7, #10]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	4603      	mov	r3, r0
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 fb04 	bl	8003990 <I2C_RequestMemoryWrite>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d052      	beq.n	8003434 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e081      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 fd92 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00d      	beq.n	80033be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d107      	bne.n	80033ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e06b      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c2:	781a      	ldrb	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ce:	1c5a      	adds	r2, r3, #1
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d8:	3b01      	subs	r3, #1
 80033da:	b29a      	uxth	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	3b01      	subs	r3, #1
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b04      	cmp	r3, #4
 80033fa:	d11b      	bne.n	8003434 <HAL_I2C_Mem_Write+0x180>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003400:	2b00      	cmp	r3, #0
 8003402:	d017      	beq.n	8003434 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	781a      	ldrb	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1aa      	bne.n	8003392 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	f000 fd85 	bl	8003f50 <I2C_WaitOnBTFFlagUntilTimeout>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00d      	beq.n	8003468 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003450:	2b04      	cmp	r3, #4
 8003452:	d107      	bne.n	8003464 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003462:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e016      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003476:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2200      	movs	r2, #0
 8003484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	e000      	b.n	8003496 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003494:	2302      	movs	r3, #2
  }
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	00100002 	.word	0x00100002
 80034a4:	ffff0000 	.word	0xffff0000

080034a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b08c      	sub	sp, #48	@ 0x30
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	4608      	mov	r0, r1
 80034b2:	4611      	mov	r1, r2
 80034b4:	461a      	mov	r2, r3
 80034b6:	4603      	mov	r3, r0
 80034b8:	817b      	strh	r3, [r7, #10]
 80034ba:	460b      	mov	r3, r1
 80034bc:	813b      	strh	r3, [r7, #8]
 80034be:	4613      	mov	r3, r2
 80034c0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80034c2:	2300      	movs	r3, #0
 80034c4:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034c6:	f7ff fafd 	bl	8002ac4 <HAL_GetTick>
 80034ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b20      	cmp	r3, #32
 80034d6:	f040 8250 	bne.w	800397a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	2319      	movs	r3, #25
 80034e0:	2201      	movs	r2, #1
 80034e2:	4982      	ldr	r1, [pc, #520]	@ (80036ec <HAL_I2C_Mem_Read+0x244>)
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 fbd1 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d001      	beq.n	80034f4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80034f0:	2302      	movs	r3, #2
 80034f2:	e243      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_I2C_Mem_Read+0x5a>
 80034fe:	2302      	movs	r3, #2
 8003500:	e23c      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0301 	and.w	r3, r3, #1
 8003514:	2b01      	cmp	r3, #1
 8003516:	d007      	beq.n	8003528 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003536:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2222      	movs	r2, #34	@ 0x22
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2240      	movs	r2, #64	@ 0x40
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2200      	movs	r2, #0
 800354c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003552:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003558:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800355e:	b29a      	uxth	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	4a62      	ldr	r2, [pc, #392]	@ (80036f0 <HAL_I2C_Mem_Read+0x248>)
 8003568:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800356a:	88f8      	ldrh	r0, [r7, #6]
 800356c:	893a      	ldrh	r2, [r7, #8]
 800356e:	8979      	ldrh	r1, [r7, #10]
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	9301      	str	r3, [sp, #4]
 8003574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	4603      	mov	r3, r0
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fa9e 	bl	8003abc <I2C_RequestMemoryRead>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e1f8      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800358e:	2b00      	cmp	r3, #0
 8003590:	d113      	bne.n	80035ba <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	61fb      	str	r3, [r7, #28]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	e1cc      	b.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d11e      	bne.n	8003600 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80035d2:	b672      	cpsid	i
}
 80035d4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	61bb      	str	r3, [r7, #24]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	61bb      	str	r3, [r7, #24]
 80035ea:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80035fc:	b662      	cpsie	i
}
 80035fe:	e035      	b.n	800366c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003604:	2b02      	cmp	r3, #2
 8003606:	d11e      	bne.n	8003646 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003616:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003618:	b672      	cpsid	i
}
 800361a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	617b      	str	r3, [r7, #20]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	617b      	str	r3, [r7, #20]
 8003630:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003640:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003642:	b662      	cpsie	i
}
 8003644:	e012      	b.n	800366c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003654:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695b      	ldr	r3, [r3, #20]
 8003660:	613b      	str	r3, [r7, #16]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	613b      	str	r3, [r7, #16]
 800366a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800366c:	e172      	b.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003672:	2b03      	cmp	r3, #3
 8003674:	f200 811f 	bhi.w	80038b6 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367c:	2b01      	cmp	r3, #1
 800367e:	d123      	bne.n	80036c8 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003682:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f000 fcab 	bl	8003fe0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e173      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	b2d2      	uxtb	r2, r2
 80036a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036c6:	e145      	b.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d152      	bne.n	8003776 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d6:	2200      	movs	r2, #0
 80036d8:	4906      	ldr	r1, [pc, #24]	@ (80036f4 <HAL_I2C_Mem_Read+0x24c>)
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 fad6 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d008      	beq.n	80036f8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e148      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
 80036ea:	bf00      	nop
 80036ec:	00100002 	.word	0x00100002
 80036f0:	ffff0000 	.word	0xffff0000
 80036f4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80036f8:	b672      	cpsid	i
}
 80036fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800370a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	691a      	ldr	r2, [r3, #16]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800373e:	b662      	cpsie	i
}
 8003740:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691a      	ldr	r2, [r3, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	b2d2      	uxtb	r2, r2
 800374e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375e:	3b01      	subs	r3, #1
 8003760:	b29a      	uxth	r2, r3
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003774:	e0ee      	b.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377c:	2200      	movs	r2, #0
 800377e:	4981      	ldr	r1, [pc, #516]	@ (8003984 <HAL_I2C_Mem_Read+0x4dc>)
 8003780:	68f8      	ldr	r0, [r7, #12]
 8003782:	f000 fa83 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	d001      	beq.n	8003790 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0f5      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800379e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80037a0:	b672      	cpsid	i
}
 80037a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	691a      	ldr	r2, [r3, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	b2d2      	uxtb	r2, r2
 80037b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	1c5a      	adds	r2, r3, #1
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80037d6:	4b6c      	ldr	r3, [pc, #432]	@ (8003988 <HAL_I2C_Mem_Read+0x4e0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	08db      	lsrs	r3, r3, #3
 80037dc:	4a6b      	ldr	r2, [pc, #428]	@ (800398c <HAL_I2C_Mem_Read+0x4e4>)
 80037de:	fba2 2303 	umull	r2, r3, r2, r3
 80037e2:	0a1a      	lsrs	r2, r3, #8
 80037e4:	4613      	mov	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	4413      	add	r3, r2
 80037ea:	00da      	lsls	r2, r3, #3
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	3b01      	subs	r3, #1
 80037f4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d118      	bne.n	800382e <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	f043 0220 	orr.w	r2, r3, #32
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800381e:	b662      	cpsie	i
}
 8003820:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e0a6      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b04      	cmp	r3, #4
 800383a:	d1d9      	bne.n	80037f0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800384a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	691a      	ldr	r2, [r3, #16]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003868:	3b01      	subs	r3, #1
 800386a:	b29a      	uxth	r2, r3
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800387e:	b662      	cpsie	i
}
 8003880:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691a      	ldr	r2, [r3, #16]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388c:	b2d2      	uxtb	r2, r2
 800388e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003894:	1c5a      	adds	r2, r3, #1
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800389e:	3b01      	subs	r3, #1
 80038a0:	b29a      	uxth	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80038b4:	e04e      	b.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 fb90 	bl	8003fe0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e058      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	1c5a      	adds	r2, r3, #1
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b04      	cmp	r3, #4
 8003908:	d124      	bne.n	8003954 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390e:	2b03      	cmp	r3, #3
 8003910:	d107      	bne.n	8003922 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003920:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	691a      	ldr	r2, [r3, #16]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800394a:	b29b      	uxth	r3, r3
 800394c:	3b01      	subs	r3, #1
 800394e:	b29a      	uxth	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	f47f ae88 	bne.w	800366e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003976:	2300      	movs	r3, #0
 8003978:	e000      	b.n	800397c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800397a:	2302      	movs	r3, #2
  }
}
 800397c:	4618      	mov	r0, r3
 800397e:	3728      	adds	r7, #40	@ 0x28
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	00010004 	.word	0x00010004
 8003988:	20000090 	.word	0x20000090
 800398c:	14f8b589 	.word	0x14f8b589

08003990 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	4608      	mov	r0, r1
 800399a:	4611      	mov	r1, r2
 800399c:	461a      	mov	r2, r3
 800399e:	4603      	mov	r3, r0
 80039a0:	817b      	strh	r3, [r7, #10]
 80039a2:	460b      	mov	r3, r1
 80039a4:	813b      	strh	r3, [r7, #8]
 80039a6:	4613      	mov	r3, r2
 80039a8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f960 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00d      	beq.n	80039ee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039e0:	d103      	bne.n	80039ea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e05f      	b.n	8003aae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ee:	897b      	ldrh	r3, [r7, #10]
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	461a      	mov	r2, r3
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80039fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a00:	6a3a      	ldr	r2, [r7, #32]
 8003a02:	492d      	ldr	r1, [pc, #180]	@ (8003ab8 <I2C_RequestMemoryWrite+0x128>)
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f9bb 	bl	8003d80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e04c      	b.n	8003aae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	695b      	ldr	r3, [r3, #20]
 8003a1e:	617b      	str	r3, [r7, #20]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2c:	6a39      	ldr	r1, [r7, #32]
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 fa46 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00d      	beq.n	8003a56 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	2b04      	cmp	r3, #4
 8003a40:	d107      	bne.n	8003a52 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e02b      	b.n	8003aae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d105      	bne.n	8003a68 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5c:	893b      	ldrh	r3, [r7, #8]
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	611a      	str	r2, [r3, #16]
 8003a66:	e021      	b.n	8003aac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a68:	893b      	ldrh	r3, [r7, #8]
 8003a6a:	0a1b      	lsrs	r3, r3, #8
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	b2da      	uxtb	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a78:	6a39      	ldr	r1, [r7, #32]
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 fa20 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8a:	2b04      	cmp	r3, #4
 8003a8c:	d107      	bne.n	8003a9e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e005      	b.n	8003aae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aa2:	893b      	ldrh	r3, [r7, #8]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003aac:	2300      	movs	r3, #0
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	00010002 	.word	0x00010002

08003abc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b088      	sub	sp, #32
 8003ac0:	af02      	add	r7, sp, #8
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	4608      	mov	r0, r1
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	461a      	mov	r2, r3
 8003aca:	4603      	mov	r3, r0
 8003acc:	817b      	strh	r3, [r7, #10]
 8003ace:	460b      	mov	r3, r1
 8003ad0:	813b      	strh	r3, [r7, #8]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ae4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 f8c2 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00d      	beq.n	8003b2a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1c:	d103      	bne.n	8003b26 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e0aa      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b2a:	897b      	ldrh	r3, [r7, #10]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	461a      	mov	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3c:	6a3a      	ldr	r2, [r7, #32]
 8003b3e:	4952      	ldr	r1, [pc, #328]	@ (8003c88 <I2C_RequestMemoryRead+0x1cc>)
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 f91d 	bl	8003d80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e097      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	695b      	ldr	r3, [r3, #20]
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b68:	6a39      	ldr	r1, [r7, #32]
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 f9a8 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00d      	beq.n	8003b92 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7a:	2b04      	cmp	r3, #4
 8003b7c:	d107      	bne.n	8003b8e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e076      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b92:	88fb      	ldrh	r3, [r7, #6]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d105      	bne.n	8003ba4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b98:	893b      	ldrh	r3, [r7, #8]
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	611a      	str	r2, [r3, #16]
 8003ba2:	e021      	b.n	8003be8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003ba4:	893b      	ldrh	r3, [r7, #8]
 8003ba6:	0a1b      	lsrs	r3, r3, #8
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bb4:	6a39      	ldr	r1, [r7, #32]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 f982 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d107      	bne.n	8003bda <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bd8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e050      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bde:	893b      	ldrh	r3, [r7, #8]
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003be8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bea:	6a39      	ldr	r1, [r7, #32]
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 f967 	bl	8003ec0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00d      	beq.n	8003c14 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d107      	bne.n	8003c10 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c0e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e035      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c22:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c30:	68f8      	ldr	r0, [r7, #12]
 8003c32:	f000 f82b 	bl	8003c8c <I2C_WaitOnFlagUntilTimeout>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00d      	beq.n	8003c58 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c4a:	d103      	bne.n	8003c54 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c52:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e013      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c58:	897b      	ldrh	r3, [r7, #10]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c6a:	6a3a      	ldr	r2, [r7, #32]
 8003c6c:	4906      	ldr	r1, [pc, #24]	@ (8003c88 <I2C_RequestMemoryRead+0x1cc>)
 8003c6e:	68f8      	ldr	r0, [r7, #12]
 8003c70:	f000 f886 	bl	8003d80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	00010002 	.word	0x00010002

08003c8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c9c:	e048      	b.n	8003d30 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ca4:	d044      	beq.n	8003d30 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ca6:	f7fe ff0d 	bl	8002ac4 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d302      	bcc.n	8003cbc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d139      	bne.n	8003d30 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	0c1b      	lsrs	r3, r3, #16
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d10d      	bne.n	8003ce2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695b      	ldr	r3, [r3, #20]
 8003ccc:	43da      	mvns	r2, r3
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	bf0c      	ite	eq
 8003cd8:	2301      	moveq	r3, #1
 8003cda:	2300      	movne	r3, #0
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	461a      	mov	r2, r3
 8003ce0:	e00c      	b.n	8003cfc <I2C_WaitOnFlagUntilTimeout+0x70>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	43da      	mvns	r2, r3
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4013      	ands	r3, r2
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	bf0c      	ite	eq
 8003cf4:	2301      	moveq	r3, #1
 8003cf6:	2300      	movne	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d116      	bne.n	8003d30 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2220      	movs	r2, #32
 8003d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	2200      	movs	r2, #0
 8003d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1c:	f043 0220 	orr.w	r2, r3, #32
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e023      	b.n	8003d78 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	0c1b      	lsrs	r3, r3, #16
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d10d      	bne.n	8003d56 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	43da      	mvns	r2, r3
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	4013      	ands	r3, r2
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	bf0c      	ite	eq
 8003d4c:	2301      	moveq	r3, #1
 8003d4e:	2300      	movne	r3, #0
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	e00c      	b.n	8003d70 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	699b      	ldr	r3, [r3, #24]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	79fb      	ldrb	r3, [r7, #7]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d093      	beq.n	8003c9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d8e:	e071      	b.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9e:	d123      	bne.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681a      	ldr	r2, [r3, #0]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003db8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	f043 0204 	orr.w	r2, r3, #4
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e067      	b.n	8003eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003dee:	d041      	beq.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df0:	f7fe fe68 	bl	8002ac4 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d302      	bcc.n	8003e06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d136      	bne.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	0c1b      	lsrs	r3, r3, #16
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d10c      	bne.n	8003e2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	43da      	mvns	r2, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	bf14      	ite	ne
 8003e22:	2301      	movne	r3, #1
 8003e24:	2300      	moveq	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	e00b      	b.n	8003e42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	699b      	ldr	r3, [r3, #24]
 8003e30:	43da      	mvns	r2, r3
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	4013      	ands	r3, r2
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	bf14      	ite	ne
 8003e3c:	2301      	movne	r3, #1
 8003e3e:	2300      	moveq	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d016      	beq.n	8003e74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e60:	f043 0220 	orr.w	r2, r3, #32
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e021      	b.n	8003eb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	0c1b      	lsrs	r3, r3, #16
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d10c      	bne.n	8003e98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	43da      	mvns	r2, r3
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	bf14      	ite	ne
 8003e90:	2301      	movne	r3, #1
 8003e92:	2300      	moveq	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	e00b      	b.n	8003eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699b      	ldr	r3, [r3, #24]
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	bf14      	ite	ne
 8003eaa:	2301      	movne	r3, #1
 8003eac:	2300      	moveq	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f47f af6d 	bne.w	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3710      	adds	r7, #16
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ecc:	e034      	b.n	8003f38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f8e3 	bl	800409a <I2C_IsAcknowledgeFailed>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e034      	b.n	8003f48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ee4:	d028      	beq.n	8003f38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ee6:	f7fe fded 	bl	8002ac4 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d302      	bcc.n	8003efc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d11d      	bne.n	8003f38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f06:	2b80      	cmp	r3, #128	@ 0x80
 8003f08:	d016      	beq.n	8003f38 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	f043 0220 	orr.w	r2, r3, #32
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e007      	b.n	8003f48 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f42:	2b80      	cmp	r3, #128	@ 0x80
 8003f44:	d1c3      	bne.n	8003ece <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f5c:	e034      	b.n	8003fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f89b 	bl	800409a <I2C_IsAcknowledgeFailed>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e034      	b.n	8003fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f74:	d028      	beq.n	8003fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f76:	f7fe fda5 	bl	8002ac4 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d302      	bcc.n	8003f8c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d11d      	bne.n	8003fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	f003 0304 	and.w	r3, r3, #4
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d016      	beq.n	8003fc8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e007      	b.n	8003fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f003 0304 	and.w	r3, r3, #4
 8003fd2:	2b04      	cmp	r3, #4
 8003fd4:	d1c3      	bne.n	8003f5e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fec:	e049      	b.n	8004082 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	2b10      	cmp	r3, #16
 8003ffa:	d119      	bne.n	8004030 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f06f 0210 	mvn.w	r2, #16
 8004004:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2220      	movs	r2, #32
 8004010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e030      	b.n	8004092 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004030:	f7fe fd48 	bl	8002ac4 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	68ba      	ldr	r2, [r7, #8]
 800403c:	429a      	cmp	r2, r3
 800403e:	d302      	bcc.n	8004046 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d11d      	bne.n	8004082 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	695b      	ldr	r3, [r3, #20]
 800404c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004050:	2b40      	cmp	r3, #64	@ 0x40
 8004052:	d016      	beq.n	8004082 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2220      	movs	r2, #32
 800405e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2200      	movs	r2, #0
 8004066:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406e:	f043 0220 	orr.w	r2, r3, #32
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e007      	b.n	8004092 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800408c:	2b40      	cmp	r3, #64	@ 0x40
 800408e:	d1ae      	bne.n	8003fee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b0:	d11b      	bne.n	80040ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80040ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2220      	movs	r2, #32
 80040c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040d6:	f043 0204 	orr.w	r2, r3, #4
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e000      	b.n	80040ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr
	...

080040f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e272      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 8087 	beq.w	8004226 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004118:	4b92      	ldr	r3, [pc, #584]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b04      	cmp	r3, #4
 8004122:	d00c      	beq.n	800413e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004124:	4b8f      	ldr	r3, [pc, #572]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f003 030c 	and.w	r3, r3, #12
 800412c:	2b08      	cmp	r3, #8
 800412e:	d112      	bne.n	8004156 <HAL_RCC_OscConfig+0x5e>
 8004130:	4b8c      	ldr	r3, [pc, #560]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800413c:	d10b      	bne.n	8004156 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800413e:	4b89      	ldr	r3, [pc, #548]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d06c      	beq.n	8004224 <HAL_RCC_OscConfig+0x12c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d168      	bne.n	8004224 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e24c      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800415e:	d106      	bne.n	800416e <HAL_RCC_OscConfig+0x76>
 8004160:	4b80      	ldr	r3, [pc, #512]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a7f      	ldr	r2, [pc, #508]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004166:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800416a:	6013      	str	r3, [r2, #0]
 800416c:	e02e      	b.n	80041cc <HAL_RCC_OscConfig+0xd4>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d10c      	bne.n	8004190 <HAL_RCC_OscConfig+0x98>
 8004176:	4b7b      	ldr	r3, [pc, #492]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a7a      	ldr	r2, [pc, #488]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 800417c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	4b78      	ldr	r3, [pc, #480]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a77      	ldr	r2, [pc, #476]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004188:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	e01d      	b.n	80041cc <HAL_RCC_OscConfig+0xd4>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004198:	d10c      	bne.n	80041b4 <HAL_RCC_OscConfig+0xbc>
 800419a:	4b72      	ldr	r3, [pc, #456]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a71      	ldr	r2, [pc, #452]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	4b6f      	ldr	r3, [pc, #444]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a6e      	ldr	r2, [pc, #440]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	e00b      	b.n	80041cc <HAL_RCC_OscConfig+0xd4>
 80041b4:	4b6b      	ldr	r3, [pc, #428]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a6a      	ldr	r2, [pc, #424]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041be:	6013      	str	r3, [r2, #0]
 80041c0:	4b68      	ldr	r3, [pc, #416]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a67      	ldr	r2, [pc, #412]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d013      	beq.n	80041fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d4:	f7fe fc76 	bl	8002ac4 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041da:	e008      	b.n	80041ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041dc:	f7fe fc72 	bl	8002ac4 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b64      	cmp	r3, #100	@ 0x64
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e200      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ee:	4b5d      	ldr	r3, [pc, #372]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f0      	beq.n	80041dc <HAL_RCC_OscConfig+0xe4>
 80041fa:	e014      	b.n	8004226 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fc:	f7fe fc62 	bl	8002ac4 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004202:	e008      	b.n	8004216 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004204:	f7fe fc5e 	bl	8002ac4 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b64      	cmp	r3, #100	@ 0x64
 8004210:	d901      	bls.n	8004216 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e1ec      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004216:	4b53      	ldr	r3, [pc, #332]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1f0      	bne.n	8004204 <HAL_RCC_OscConfig+0x10c>
 8004222:	e000      	b.n	8004226 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004224:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d063      	beq.n	80042fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004232:	4b4c      	ldr	r3, [pc, #304]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 030c 	and.w	r3, r3, #12
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00b      	beq.n	8004256 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800423e:	4b49      	ldr	r3, [pc, #292]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f003 030c 	and.w	r3, r3, #12
 8004246:	2b08      	cmp	r3, #8
 8004248:	d11c      	bne.n	8004284 <HAL_RCC_OscConfig+0x18c>
 800424a:	4b46      	ldr	r3, [pc, #280]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d116      	bne.n	8004284 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004256:	4b43      	ldr	r3, [pc, #268]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d005      	beq.n	800426e <HAL_RCC_OscConfig+0x176>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d001      	beq.n	800426e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e1c0      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800426e:	4b3d      	ldr	r3, [pc, #244]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4939      	ldr	r1, [pc, #228]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 800427e:	4313      	orrs	r3, r2
 8004280:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004282:	e03a      	b.n	80042fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d020      	beq.n	80042ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800428c:	4b36      	ldr	r3, [pc, #216]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004292:	f7fe fc17 	bl	8002ac4 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800429a:	f7fe fc13 	bl	8002ac4 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e1a1      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	4927      	ldr	r1, [pc, #156]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	600b      	str	r3, [r1, #0]
 80042cc:	e015      	b.n	80042fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ce:	4b26      	ldr	r3, [pc, #152]	@ (8004368 <HAL_RCC_OscConfig+0x270>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d4:	f7fe fbf6 	bl	8002ac4 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042da:	e008      	b.n	80042ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042dc:	f7fe fbf2 	bl	8002ac4 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e180      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1f0      	bne.n	80042dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d03a      	beq.n	800437c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d019      	beq.n	8004342 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800430e:	4b17      	ldr	r3, [pc, #92]	@ (800436c <HAL_RCC_OscConfig+0x274>)
 8004310:	2201      	movs	r2, #1
 8004312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004314:	f7fe fbd6 	bl	8002ac4 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800431a:	e008      	b.n	800432e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800431c:	f7fe fbd2 	bl	8002ac4 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e160      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800432e:	4b0d      	ldr	r3, [pc, #52]	@ (8004364 <HAL_RCC_OscConfig+0x26c>)
 8004330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0f0      	beq.n	800431c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800433a:	2001      	movs	r0, #1
 800433c:	f000 face 	bl	80048dc <RCC_Delay>
 8004340:	e01c      	b.n	800437c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004342:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <HAL_RCC_OscConfig+0x274>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004348:	f7fe fbbc 	bl	8002ac4 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800434e:	e00f      	b.n	8004370 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004350:	f7fe fbb8 	bl	8002ac4 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d908      	bls.n	8004370 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e146      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
 8004362:	bf00      	nop
 8004364:	40021000 	.word	0x40021000
 8004368:	42420000 	.word	0x42420000
 800436c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004370:	4b92      	ldr	r3, [pc, #584]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e9      	bne.n	8004350 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	2b00      	cmp	r3, #0
 8004386:	f000 80a6 	beq.w	80044d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800438a:	2300      	movs	r3, #0
 800438c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800438e:	4b8b      	ldr	r3, [pc, #556]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10d      	bne.n	80043b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800439a:	4b88      	ldr	r3, [pc, #544]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	4a87      	ldr	r2, [pc, #540]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80043a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	61d3      	str	r3, [r2, #28]
 80043a6:	4b85      	ldr	r3, [pc, #532]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043ae:	60bb      	str	r3, [r7, #8]
 80043b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043b2:	2301      	movs	r3, #1
 80043b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b6:	4b82      	ldr	r3, [pc, #520]	@ (80045c0 <HAL_RCC_OscConfig+0x4c8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d118      	bne.n	80043f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043c2:	4b7f      	ldr	r3, [pc, #508]	@ (80045c0 <HAL_RCC_OscConfig+0x4c8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a7e      	ldr	r2, [pc, #504]	@ (80045c0 <HAL_RCC_OscConfig+0x4c8>)
 80043c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ce:	f7fe fb79 	bl	8002ac4 <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d4:	e008      	b.n	80043e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d6:	f7fe fb75 	bl	8002ac4 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b64      	cmp	r3, #100	@ 0x64
 80043e2:	d901      	bls.n	80043e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e103      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e8:	4b75      	ldr	r3, [pc, #468]	@ (80045c0 <HAL_RCC_OscConfig+0x4c8>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0f0      	beq.n	80043d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d106      	bne.n	800440a <HAL_RCC_OscConfig+0x312>
 80043fc:	4b6f      	ldr	r3, [pc, #444]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	4a6e      	ldr	r2, [pc, #440]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	6213      	str	r3, [r2, #32]
 8004408:	e02d      	b.n	8004466 <HAL_RCC_OscConfig+0x36e>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10c      	bne.n	800442c <HAL_RCC_OscConfig+0x334>
 8004412:	4b6a      	ldr	r3, [pc, #424]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	4a69      	ldr	r2, [pc, #420]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004418:	f023 0301 	bic.w	r3, r3, #1
 800441c:	6213      	str	r3, [r2, #32]
 800441e:	4b67      	ldr	r3, [pc, #412]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	4a66      	ldr	r2, [pc, #408]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004424:	f023 0304 	bic.w	r3, r3, #4
 8004428:	6213      	str	r3, [r2, #32]
 800442a:	e01c      	b.n	8004466 <HAL_RCC_OscConfig+0x36e>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	2b05      	cmp	r3, #5
 8004432:	d10c      	bne.n	800444e <HAL_RCC_OscConfig+0x356>
 8004434:	4b61      	ldr	r3, [pc, #388]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	4a60      	ldr	r2, [pc, #384]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800443a:	f043 0304 	orr.w	r3, r3, #4
 800443e:	6213      	str	r3, [r2, #32]
 8004440:	4b5e      	ldr	r3, [pc, #376]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	4a5d      	ldr	r2, [pc, #372]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004446:	f043 0301 	orr.w	r3, r3, #1
 800444a:	6213      	str	r3, [r2, #32]
 800444c:	e00b      	b.n	8004466 <HAL_RCC_OscConfig+0x36e>
 800444e:	4b5b      	ldr	r3, [pc, #364]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	4a5a      	ldr	r2, [pc, #360]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004454:	f023 0301 	bic.w	r3, r3, #1
 8004458:	6213      	str	r3, [r2, #32]
 800445a:	4b58      	ldr	r3, [pc, #352]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	4a57      	ldr	r2, [pc, #348]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004460:	f023 0304 	bic.w	r3, r3, #4
 8004464:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d015      	beq.n	800449a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446e:	f7fe fb29 	bl	8002ac4 <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004474:	e00a      	b.n	800448c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004476:	f7fe fb25 	bl	8002ac4 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004484:	4293      	cmp	r3, r2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e0b1      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448c:	4b4b      	ldr	r3, [pc, #300]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0ee      	beq.n	8004476 <HAL_RCC_OscConfig+0x37e>
 8004498:	e014      	b.n	80044c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449a:	f7fe fb13 	bl	8002ac4 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044a2:	f7fe fb0f 	bl	8002ac4 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e09b      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044b8:	4b40      	ldr	r3, [pc, #256]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1ee      	bne.n	80044a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80044c4:	7dfb      	ldrb	r3, [r7, #23]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d105      	bne.n	80044d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ca:	4b3c      	ldr	r3, [pc, #240]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	4a3b      	ldr	r2, [pc, #236]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80044d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	69db      	ldr	r3, [r3, #28]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	f000 8087 	beq.w	80045ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044e0:	4b36      	ldr	r3, [pc, #216]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f003 030c 	and.w	r3, r3, #12
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d061      	beq.n	80045b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d146      	bne.n	8004582 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044f4:	4b33      	ldr	r3, [pc, #204]	@ (80045c4 <HAL_RCC_OscConfig+0x4cc>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fa:	f7fe fae3 	bl	8002ac4 <HAL_GetTick>
 80044fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004500:	e008      	b.n	8004514 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004502:	f7fe fadf 	bl	8002ac4 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d901      	bls.n	8004514 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004510:	2303      	movs	r3, #3
 8004512:	e06d      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004514:	4b29      	ldr	r3, [pc, #164]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1f0      	bne.n	8004502 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a1b      	ldr	r3, [r3, #32]
 8004524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004528:	d108      	bne.n	800453c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800452a:	4b24      	ldr	r3, [pc, #144]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	4921      	ldr	r1, [pc, #132]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004538:	4313      	orrs	r3, r2
 800453a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800453c:	4b1f      	ldr	r3, [pc, #124]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a19      	ldr	r1, [r3, #32]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454c:	430b      	orrs	r3, r1
 800454e:	491b      	ldr	r1, [pc, #108]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004550:	4313      	orrs	r3, r2
 8004552:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004554:	4b1b      	ldr	r3, [pc, #108]	@ (80045c4 <HAL_RCC_OscConfig+0x4cc>)
 8004556:	2201      	movs	r2, #1
 8004558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455a:	f7fe fab3 	bl	8002ac4 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004560:	e008      	b.n	8004574 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004562:	f7fe faaf 	bl	8002ac4 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b02      	cmp	r3, #2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e03d      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004574:	4b11      	ldr	r3, [pc, #68]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800457c:	2b00      	cmp	r3, #0
 800457e:	d0f0      	beq.n	8004562 <HAL_RCC_OscConfig+0x46a>
 8004580:	e035      	b.n	80045ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004582:	4b10      	ldr	r3, [pc, #64]	@ (80045c4 <HAL_RCC_OscConfig+0x4cc>)
 8004584:	2200      	movs	r2, #0
 8004586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004588:	f7fe fa9c 	bl	8002ac4 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004590:	f7fe fa98 	bl	8002ac4 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e026      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045a2:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <HAL_RCC_OscConfig+0x4c4>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1f0      	bne.n	8004590 <HAL_RCC_OscConfig+0x498>
 80045ae:	e01e      	b.n	80045ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e019      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
 80045bc:	40021000 	.word	0x40021000
 80045c0:	40007000 	.word	0x40007000
 80045c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045c8:	4b0b      	ldr	r3, [pc, #44]	@ (80045f8 <HAL_RCC_OscConfig+0x500>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d106      	bne.n	80045ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d001      	beq.n	80045ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e000      	b.n	80045f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80045ee:	2300      	movs	r3, #0
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40021000 	.word	0x40021000

080045fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e0d0      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004610:	4b6a      	ldr	r3, [pc, #424]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0307 	and.w	r3, r3, #7
 8004618:	683a      	ldr	r2, [r7, #0]
 800461a:	429a      	cmp	r2, r3
 800461c:	d910      	bls.n	8004640 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800461e:	4b67      	ldr	r3, [pc, #412]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f023 0207 	bic.w	r2, r3, #7
 8004626:	4965      	ldr	r1, [pc, #404]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	4313      	orrs	r3, r2
 800462c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800462e:	4b63      	ldr	r3, [pc, #396]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	429a      	cmp	r2, r3
 800463a:	d001      	beq.n	8004640 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0b8      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d020      	beq.n	800468e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004658:	4b59      	ldr	r3, [pc, #356]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	4a58      	ldr	r2, [pc, #352]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004662:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d005      	beq.n	800467c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004670:	4b53      	ldr	r3, [pc, #332]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	4a52      	ldr	r2, [pc, #328]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004676:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800467a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800467c:	4b50      	ldr	r3, [pc, #320]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	494d      	ldr	r1, [pc, #308]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800468a:	4313      	orrs	r3, r2
 800468c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	2b00      	cmp	r3, #0
 8004698:	d040      	beq.n	800471c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d107      	bne.n	80046b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b47      	ldr	r3, [pc, #284]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d115      	bne.n	80046da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e07f      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d107      	bne.n	80046ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ba:	4b41      	ldr	r3, [pc, #260]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d109      	bne.n	80046da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e073      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ca:	4b3d      	ldr	r3, [pc, #244]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e06b      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046da:	4b39      	ldr	r3, [pc, #228]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f023 0203 	bic.w	r2, r3, #3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	4936      	ldr	r1, [pc, #216]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046ec:	f7fe f9ea 	bl	8002ac4 <HAL_GetTick>
 80046f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f2:	e00a      	b.n	800470a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046f4:	f7fe f9e6 	bl	8002ac4 <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004702:	4293      	cmp	r3, r2
 8004704:	d901      	bls.n	800470a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e053      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800470a:	4b2d      	ldr	r3, [pc, #180]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f003 020c 	and.w	r2, r3, #12
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	429a      	cmp	r2, r3
 800471a:	d1eb      	bne.n	80046f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800471c:	4b27      	ldr	r3, [pc, #156]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0307 	and.w	r3, r3, #7
 8004724:	683a      	ldr	r2, [r7, #0]
 8004726:	429a      	cmp	r2, r3
 8004728:	d210      	bcs.n	800474c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800472a:	4b24      	ldr	r3, [pc, #144]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f023 0207 	bic.w	r2, r3, #7
 8004732:	4922      	ldr	r1, [pc, #136]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	4313      	orrs	r3, r2
 8004738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800473a:	4b20      	ldr	r3, [pc, #128]	@ (80047bc <HAL_RCC_ClockConfig+0x1c0>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	429a      	cmp	r2, r3
 8004746:	d001      	beq.n	800474c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e032      	b.n	80047b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0304 	and.w	r3, r3, #4
 8004754:	2b00      	cmp	r3, #0
 8004756:	d008      	beq.n	800476a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004758:	4b19      	ldr	r3, [pc, #100]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	4916      	ldr	r1, [pc, #88]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004766:	4313      	orrs	r3, r2
 8004768:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004776:	4b12      	ldr	r3, [pc, #72]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	490e      	ldr	r1, [pc, #56]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004786:	4313      	orrs	r3, r2
 8004788:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800478a:	f000 f821 	bl	80047d0 <HAL_RCC_GetSysClockFreq>
 800478e:	4602      	mov	r2, r0
 8004790:	4b0b      	ldr	r3, [pc, #44]	@ (80047c0 <HAL_RCC_ClockConfig+0x1c4>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	490a      	ldr	r1, [pc, #40]	@ (80047c4 <HAL_RCC_ClockConfig+0x1c8>)
 800479c:	5ccb      	ldrb	r3, [r1, r3]
 800479e:	fa22 f303 	lsr.w	r3, r2, r3
 80047a2:	4a09      	ldr	r2, [pc, #36]	@ (80047c8 <HAL_RCC_ClockConfig+0x1cc>)
 80047a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80047a6:	4b09      	ldr	r3, [pc, #36]	@ (80047cc <HAL_RCC_ClockConfig+0x1d0>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe f948 	bl	8002a40 <HAL_InitTick>

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40022000 	.word	0x40022000
 80047c0:	40021000 	.word	0x40021000
 80047c4:	0800ae9c 	.word	0x0800ae9c
 80047c8:	20000090 	.word	0x20000090
 80047cc:	20000094 	.word	0x20000094

080047d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b087      	sub	sp, #28
 80047d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
 80047da:	2300      	movs	r3, #0
 80047dc:	60bb      	str	r3, [r7, #8]
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	2300      	movs	r3, #0
 80047e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80047ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x94>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	d002      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x30>
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d003      	beq.n	8004806 <HAL_RCC_GetSysClockFreq+0x36>
 80047fe:	e027      	b.n	8004850 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004800:	4b19      	ldr	r3, [pc, #100]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x98>)
 8004802:	613b      	str	r3, [r7, #16]
      break;
 8004804:	e027      	b.n	8004856 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	0c9b      	lsrs	r3, r3, #18
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	4a17      	ldr	r2, [pc, #92]	@ (800486c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004810:	5cd3      	ldrb	r3, [r2, r3]
 8004812:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d010      	beq.n	8004840 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800481e:	4b11      	ldr	r3, [pc, #68]	@ (8004864 <HAL_RCC_GetSysClockFreq+0x94>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	0c5b      	lsrs	r3, r3, #17
 8004824:	f003 0301 	and.w	r3, r3, #1
 8004828:	4a11      	ldr	r2, [pc, #68]	@ (8004870 <HAL_RCC_GetSysClockFreq+0xa0>)
 800482a:	5cd3      	ldrb	r3, [r2, r3]
 800482c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a0d      	ldr	r2, [pc, #52]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x98>)
 8004832:	fb03 f202 	mul.w	r2, r3, r2
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	fbb2 f3f3 	udiv	r3, r2, r3
 800483c:	617b      	str	r3, [r7, #20]
 800483e:	e004      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a0c      	ldr	r2, [pc, #48]	@ (8004874 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004844:	fb02 f303 	mul.w	r3, r2, r3
 8004848:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	613b      	str	r3, [r7, #16]
      break;
 800484e:	e002      	b.n	8004856 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004850:	4b05      	ldr	r3, [pc, #20]	@ (8004868 <HAL_RCC_GetSysClockFreq+0x98>)
 8004852:	613b      	str	r3, [r7, #16]
      break;
 8004854:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004856:	693b      	ldr	r3, [r7, #16]
}
 8004858:	4618      	mov	r0, r3
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000
 8004868:	007a1200 	.word	0x007a1200
 800486c:	0800aeb4 	.word	0x0800aeb4
 8004870:	0800aec4 	.word	0x0800aec4
 8004874:	003d0900 	.word	0x003d0900

08004878 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800487c:	4b02      	ldr	r3, [pc, #8]	@ (8004888 <HAL_RCC_GetHCLKFreq+0x10>)
 800487e:	681b      	ldr	r3, [r3, #0]
}
 8004880:	4618      	mov	r0, r3
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	20000090 	.word	0x20000090

0800488c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004890:	f7ff fff2 	bl	8004878 <HAL_RCC_GetHCLKFreq>
 8004894:	4602      	mov	r2, r0
 8004896:	4b05      	ldr	r3, [pc, #20]	@ (80048ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	0a1b      	lsrs	r3, r3, #8
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	4903      	ldr	r1, [pc, #12]	@ (80048b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048a2:	5ccb      	ldrb	r3, [r1, r3]
 80048a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	40021000 	.word	0x40021000
 80048b0:	0800aeac 	.word	0x0800aeac

080048b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048b8:	f7ff ffde 	bl	8004878 <HAL_RCC_GetHCLKFreq>
 80048bc:	4602      	mov	r2, r0
 80048be:	4b05      	ldr	r3, [pc, #20]	@ (80048d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	0adb      	lsrs	r3, r3, #11
 80048c4:	f003 0307 	and.w	r3, r3, #7
 80048c8:	4903      	ldr	r1, [pc, #12]	@ (80048d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ca:	5ccb      	ldrb	r3, [r1, r3]
 80048cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40021000 	.word	0x40021000
 80048d8:	0800aeac 	.word	0x0800aeac

080048dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048e4:	4b0a      	ldr	r3, [pc, #40]	@ (8004910 <RCC_Delay+0x34>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004914 <RCC_Delay+0x38>)
 80048ea:	fba2 2303 	umull	r2, r3, r2, r3
 80048ee:	0a5b      	lsrs	r3, r3, #9
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	fb02 f303 	mul.w	r3, r2, r3
 80048f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80048f8:	bf00      	nop
  }
  while (Delay --);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	1e5a      	subs	r2, r3, #1
 80048fe:	60fa      	str	r2, [r7, #12]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1f9      	bne.n	80048f8 <RCC_Delay+0x1c>
}
 8004904:	bf00      	nop
 8004906:	bf00      	nop
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr
 8004910:	20000090 	.word	0x20000090
 8004914:	10624dd3 	.word	0x10624dd3

08004918 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e076      	b.n	8004a18 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	2b00      	cmp	r3, #0
 8004930:	d108      	bne.n	8004944 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800493a:	d009      	beq.n	8004950 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	61da      	str	r2, [r3, #28]
 8004942:	e005      	b.n	8004950 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b00      	cmp	r3, #0
 8004960:	d106      	bne.n	8004970 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7fd fda2 	bl	80024b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2202      	movs	r2, #2
 8004974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004986:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004998:	431a      	orrs	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	431a      	orrs	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049c0:	431a      	orrs	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	69db      	ldr	r3, [r3, #28]
 80049c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049d4:	ea42 0103 	orr.w	r1, r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049dc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	430a      	orrs	r2, r1
 80049e6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	0c1a      	lsrs	r2, r3, #16
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f002 0204 	and.w	r2, r2, #4
 80049f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69da      	ldr	r2, [r3, #28]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a30:	f7fe f848 	bl	8002ac4 <HAL_GetTick>
 8004a34:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a36:	88fb      	ldrh	r3, [r7, #6]
 8004a38:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d001      	beq.n	8004a4a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
 8004a48:	e12a      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d002      	beq.n	8004a56 <HAL_SPI_Transmit+0x36>
 8004a50:	88fb      	ldrh	r3, [r7, #6]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e122      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d101      	bne.n	8004a68 <HAL_SPI_Transmit+0x48>
 8004a64:	2302      	movs	r3, #2
 8004a66:	e11b      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2203      	movs	r2, #3
 8004a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	88fa      	ldrh	r2, [r7, #6]
 8004a88:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	88fa      	ldrh	r2, [r7, #6]
 8004a8e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ab6:	d10f      	bne.n	8004ad8 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ac6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ad6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae2:	2b40      	cmp	r3, #64	@ 0x40
 8004ae4:	d007      	beq.n	8004af6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004af4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004afe:	d152      	bne.n	8004ba6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d002      	beq.n	8004b0e <HAL_SPI_Transmit+0xee>
 8004b08:	8b7b      	ldrh	r3, [r7, #26]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d145      	bne.n	8004b9a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b12:	881a      	ldrh	r2, [r3, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b1e:	1c9a      	adds	r2, r3, #2
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	3b01      	subs	r3, #1
 8004b2c:	b29a      	uxth	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b32:	e032      	b.n	8004b9a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d112      	bne.n	8004b68 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b46:	881a      	ldrh	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b52:	1c9a      	adds	r2, r3, #2
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b66:	e018      	b.n	8004b9a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b68:	f7fd ffac 	bl	8002ac4 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d803      	bhi.n	8004b80 <HAL_SPI_Transmit+0x160>
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b7e:	d102      	bne.n	8004b86 <HAL_SPI_Transmit+0x166>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d109      	bne.n	8004b9a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e082      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1c7      	bne.n	8004b34 <HAL_SPI_Transmit+0x114>
 8004ba4:	e053      	b.n	8004c4e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_SPI_Transmit+0x194>
 8004bae:	8b7b      	ldrh	r3, [r7, #26]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d147      	bne.n	8004c44 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	330c      	adds	r3, #12
 8004bbe:	7812      	ldrb	r2, [r2, #0]
 8004bc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc6:	1c5a      	adds	r2, r3, #1
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004bda:	e033      	b.n	8004c44 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d113      	bne.n	8004c12 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	330c      	adds	r3, #12
 8004bf4:	7812      	ldrb	r2, [r2, #0]
 8004bf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c10:	e018      	b.n	8004c44 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c12:	f7fd ff57 	bl	8002ac4 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d803      	bhi.n	8004c2a <HAL_SPI_Transmit+0x20a>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c28:	d102      	bne.n	8004c30 <HAL_SPI_Transmit+0x210>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d109      	bne.n	8004c44 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e02d      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1c6      	bne.n	8004bdc <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c4e:	69fa      	ldr	r2, [r7, #28]
 8004c50:	6839      	ldr	r1, [r7, #0]
 8004c52:	68f8      	ldr	r0, [r7, #12]
 8004c54:	f000 f8b0 	bl	8004db8 <SPI_EndRxTxTransaction>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10a      	bne.n	8004c82 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	617b      	str	r3, [r7, #20]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	617b      	str	r3, [r7, #20]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	617b      	str	r3, [r7, #20]
 8004c80:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e000      	b.n	8004ca0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3720      	adds	r7, #32
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	603b      	str	r3, [r7, #0]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004cb8:	f7fd ff04 	bl	8002ac4 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc0:	1a9b      	subs	r3, r3, r2
 8004cc2:	683a      	ldr	r2, [r7, #0]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004cc8:	f7fd fefc 	bl	8002ac4 <HAL_GetTick>
 8004ccc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004cce:	4b39      	ldr	r3, [pc, #228]	@ (8004db4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	015b      	lsls	r3, r3, #5
 8004cd4:	0d1b      	lsrs	r3, r3, #20
 8004cd6:	69fa      	ldr	r2, [r7, #28]
 8004cd8:	fb02 f303 	mul.w	r3, r2, r3
 8004cdc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cde:	e054      	b.n	8004d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ce6:	d050      	beq.n	8004d8a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ce8:	f7fd feec 	bl	8002ac4 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	69fa      	ldr	r2, [r7, #28]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d902      	bls.n	8004cfe <SPI_WaitFlagStateUntilTimeout+0x56>
 8004cf8:	69fb      	ldr	r3, [r7, #28]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d13d      	bne.n	8004d7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685a      	ldr	r2, [r3, #4]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d16:	d111      	bne.n	8004d3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d20:	d004      	beq.n	8004d2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d2a:	d107      	bne.n	8004d3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d44:	d10f      	bne.n	8004d66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d54:	601a      	str	r2, [r3, #0]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e017      	b.n	8004daa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d101      	bne.n	8004d84 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d80:	2300      	movs	r3, #0
 8004d82:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689a      	ldr	r2, [r3, #8]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	4013      	ands	r3, r2
 8004d94:	68ba      	ldr	r2, [r7, #8]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	bf0c      	ite	eq
 8004d9a:	2301      	moveq	r3, #1
 8004d9c:	2300      	movne	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	461a      	mov	r2, r3
 8004da2:	79fb      	ldrb	r3, [r7, #7]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d19b      	bne.n	8004ce0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3720      	adds	r7, #32
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	20000090 	.word	0x20000090

08004db8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	2102      	movs	r1, #2
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f7ff ff6a 	bl	8004ca8 <SPI_WaitFlagStateUntilTimeout>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d007      	beq.n	8004dea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dde:	f043 0220 	orr.w	r2, r3, #32
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e013      	b.n	8004e12 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2200      	movs	r2, #0
 8004df2:	2180      	movs	r1, #128	@ 0x80
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f7ff ff57 	bl	8004ca8 <SPI_WaitFlagStateUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d007      	beq.n	8004e10 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e04:	f043 0220 	orr.w	r2, r3, #32
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e000      	b.n	8004e12 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b082      	sub	sp, #8
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d101      	bne.n	8004e2c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e28:	2301      	movs	r3, #1
 8004e2a:	e041      	b.n	8004eb0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d106      	bne.n	8004e46 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7fd fd25 	bl	8002890 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	4619      	mov	r1, r3
 8004e58:	4610      	mov	r0, r2
 8004e5a:	f000 fa89 	bl	8005370 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d001      	beq.n	8004ed0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e03a      	b.n	8004f46 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f042 0201 	orr.w	r2, r2, #1
 8004ee6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a18      	ldr	r2, [pc, #96]	@ (8004f50 <HAL_TIM_Base_Start_IT+0x98>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d00e      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x58>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004efa:	d009      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x58>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a14      	ldr	r2, [pc, #80]	@ (8004f54 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d004      	beq.n	8004f10 <HAL_TIM_Base_Start_IT+0x58>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a13      	ldr	r2, [pc, #76]	@ (8004f58 <HAL_TIM_Base_Start_IT+0xa0>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d111      	bne.n	8004f34 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 0307 	and.w	r3, r3, #7
 8004f1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b06      	cmp	r3, #6
 8004f20:	d010      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0201 	orr.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f32:	e007      	b.n	8004f44 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0201 	orr.w	r2, r2, #1
 8004f42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr
 8004f50:	40012c00 	.word	0x40012c00
 8004f54:	40000400 	.word	0x40000400
 8004f58:	40000800 	.word	0x40000800

08004f5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68da      	ldr	r2, [r3, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f022 0201 	bic.w	r2, r2, #1
 8004f72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6a1a      	ldr	r2, [r3, #32]
 8004f7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004f7e:	4013      	ands	r3, r2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d10f      	bne.n	8004fa4 <HAL_TIM_Base_Stop_IT+0x48>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6a1a      	ldr	r2, [r3, #32]
 8004f8a:	f240 4344 	movw	r3, #1092	@ 0x444
 8004f8e:	4013      	ands	r3, r2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d107      	bne.n	8004fa4 <HAL_TIM_Base_Stop_IT+0x48>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0201 	bic.w	r2, r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004fac:	2300      	movs	r3, #0
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr

08004fb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d020      	beq.n	800501c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d01b      	beq.n	800501c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0202 	mvn.w	r2, #2
 8004fec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	699b      	ldr	r3, [r3, #24]
 8004ffa:	f003 0303 	and.w	r3, r3, #3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d003      	beq.n	800500a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f998 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 8005008:	e005      	b.n	8005016 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f000 f98b 	bl	8005326 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f99a 	bl	800534a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	d020      	beq.n	8005068 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d01b      	beq.n	8005068 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f06f 0204 	mvn.w	r2, #4
 8005038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2202      	movs	r2, #2
 800503e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800504a:	2b00      	cmp	r3, #0
 800504c:	d003      	beq.n	8005056 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f972 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 8005054:	e005      	b.n	8005062 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f965 	bl	8005326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f974 	bl	800534a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d020      	beq.n	80050b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f003 0308 	and.w	r3, r3, #8
 8005078:	2b00      	cmp	r3, #0
 800507a:	d01b      	beq.n	80050b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f06f 0208 	mvn.w	r2, #8
 8005084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2204      	movs	r2, #4
 800508a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 f94c 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 80050a0:	e005      	b.n	80050ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f000 f93f 	bl	8005326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f000 f94e 	bl	800534a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f003 0310 	and.w	r3, r3, #16
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d020      	beq.n	8005100 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f003 0310 	and.w	r3, r3, #16
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d01b      	beq.n	8005100 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f06f 0210 	mvn.w	r2, #16
 80050d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2208      	movs	r2, #8
 80050d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d003      	beq.n	80050ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f000 f926 	bl	8005338 <HAL_TIM_IC_CaptureCallback>
 80050ec:	e005      	b.n	80050fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f919 	bl	8005326 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f928 	bl	800534a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00c      	beq.n	8005124 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d007      	beq.n	8005124 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f06f 0201 	mvn.w	r2, #1
 800511c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fc fc44 	bl	80019ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00c      	beq.n	8005148 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005134:	2b00      	cmp	r3, #0
 8005136:	d007      	beq.n	8005148 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 fa7f 	bl	8005646 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00c      	beq.n	800516c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005158:	2b00      	cmp	r3, #0
 800515a:	d007      	beq.n	800516c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f8f8 	bl	800535c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f003 0320 	and.w	r3, r3, #32
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00c      	beq.n	8005190 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f003 0320 	and.w	r3, r3, #32
 800517c:	2b00      	cmp	r3, #0
 800517e:	d007      	beq.n	8005190 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f06f 0220 	mvn.w	r2, #32
 8005188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 fa52 	bl	8005634 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005190:	bf00      	nop
 8005192:	3710      	adds	r7, #16
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051a2:	2300      	movs	r3, #0
 80051a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_TIM_ConfigClockSource+0x1c>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e0b4      	b.n	800531e <HAL_TIM_ConfigClockSource+0x186>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2202      	movs	r2, #2
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ec:	d03e      	beq.n	800526c <HAL_TIM_ConfigClockSource+0xd4>
 80051ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051f2:	f200 8087 	bhi.w	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 80051f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051fa:	f000 8086 	beq.w	800530a <HAL_TIM_ConfigClockSource+0x172>
 80051fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005202:	d87f      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 8005204:	2b70      	cmp	r3, #112	@ 0x70
 8005206:	d01a      	beq.n	800523e <HAL_TIM_ConfigClockSource+0xa6>
 8005208:	2b70      	cmp	r3, #112	@ 0x70
 800520a:	d87b      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b60      	cmp	r3, #96	@ 0x60
 800520e:	d050      	beq.n	80052b2 <HAL_TIM_ConfigClockSource+0x11a>
 8005210:	2b60      	cmp	r3, #96	@ 0x60
 8005212:	d877      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b50      	cmp	r3, #80	@ 0x50
 8005216:	d03c      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0xfa>
 8005218:	2b50      	cmp	r3, #80	@ 0x50
 800521a:	d873      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b40      	cmp	r3, #64	@ 0x40
 800521e:	d058      	beq.n	80052d2 <HAL_TIM_ConfigClockSource+0x13a>
 8005220:	2b40      	cmp	r3, #64	@ 0x40
 8005222:	d86f      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b30      	cmp	r3, #48	@ 0x30
 8005226:	d064      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005228:	2b30      	cmp	r3, #48	@ 0x30
 800522a:	d86b      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 800522c:	2b20      	cmp	r3, #32
 800522e:	d060      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005230:	2b20      	cmp	r3, #32
 8005232:	d867      	bhi.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
 8005234:	2b00      	cmp	r3, #0
 8005236:	d05c      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x15a>
 8005238:	2b10      	cmp	r3, #16
 800523a:	d05a      	beq.n	80052f2 <HAL_TIM_ConfigClockSource+0x15a>
 800523c:	e062      	b.n	8005304 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800524e:	f000 f974 	bl	800553a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005260:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	609a      	str	r2, [r3, #8]
      break;
 800526a:	e04f      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800527c:	f000 f95d 	bl	800553a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	689a      	ldr	r2, [r3, #8]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800528e:	609a      	str	r2, [r3, #8]
      break;
 8005290:	e03c      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800529e:	461a      	mov	r2, r3
 80052a0:	f000 f8d4 	bl	800544c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2150      	movs	r1, #80	@ 0x50
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 f92b 	bl	8005506 <TIM_ITRx_SetConfig>
      break;
 80052b0:	e02c      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052be:	461a      	mov	r2, r3
 80052c0:	f000 f8f2 	bl	80054a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2160      	movs	r1, #96	@ 0x60
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 f91b 	bl	8005506 <TIM_ITRx_SetConfig>
      break;
 80052d0:	e01c      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052de:	461a      	mov	r2, r3
 80052e0:	f000 f8b4 	bl	800544c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2140      	movs	r1, #64	@ 0x40
 80052ea:	4618      	mov	r0, r3
 80052ec:	f000 f90b 	bl	8005506 <TIM_ITRx_SetConfig>
      break;
 80052f0:	e00c      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4619      	mov	r1, r3
 80052fc:	4610      	mov	r0, r2
 80052fe:	f000 f902 	bl	8005506 <TIM_ITRx_SetConfig>
      break;
 8005302:	e003      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	73fb      	strb	r3, [r7, #15]
      break;
 8005308:	e000      	b.n	800530c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800530a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800531c:	7bfb      	ldrb	r3, [r7, #15]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005326:	b480      	push	{r7}
 8005328:	b083      	sub	sp, #12
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800532e:	bf00      	nop
 8005330:	370c      	adds	r7, #12
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr

08005338 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	bc80      	pop	{r7}
 8005348:	4770      	bx	lr

0800534a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800534a:	b480      	push	{r7}
 800534c:	b083      	sub	sp, #12
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005352:	bf00      	nop
 8005354:	370c      	adds	r7, #12
 8005356:	46bd      	mov	sp, r7
 8005358:	bc80      	pop	{r7}
 800535a:	4770      	bx	lr

0800535c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	bc80      	pop	{r7}
 800536c:	4770      	bx	lr
	...

08005370 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a2f      	ldr	r2, [pc, #188]	@ (8005440 <TIM_Base_SetConfig+0xd0>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d00b      	beq.n	80053a0 <TIM_Base_SetConfig+0x30>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800538e:	d007      	beq.n	80053a0 <TIM_Base_SetConfig+0x30>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a2c      	ldr	r2, [pc, #176]	@ (8005444 <TIM_Base_SetConfig+0xd4>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d003      	beq.n	80053a0 <TIM_Base_SetConfig+0x30>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a2b      	ldr	r2, [pc, #172]	@ (8005448 <TIM_Base_SetConfig+0xd8>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d108      	bne.n	80053b2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a22      	ldr	r2, [pc, #136]	@ (8005440 <TIM_Base_SetConfig+0xd0>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d00b      	beq.n	80053d2 <TIM_Base_SetConfig+0x62>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053c0:	d007      	beq.n	80053d2 <TIM_Base_SetConfig+0x62>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005444 <TIM_Base_SetConfig+0xd4>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d003      	beq.n	80053d2 <TIM_Base_SetConfig+0x62>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005448 <TIM_Base_SetConfig+0xd8>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d108      	bne.n	80053e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a0d      	ldr	r2, [pc, #52]	@ (8005440 <TIM_Base_SetConfig+0xd0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d103      	bne.n	8005418 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	691a      	ldr	r2, [r3, #16]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d005      	beq.n	8005436 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	f023 0201 	bic.w	r2, r3, #1
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	611a      	str	r2, [r3, #16]
  }
}
 8005436:	bf00      	nop
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	bc80      	pop	{r7}
 800543e:	4770      	bx	lr
 8005440:	40012c00 	.word	0x40012c00
 8005444:	40000400 	.word	0x40000400
 8005448:	40000800 	.word	0x40000800

0800544c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	f023 0201 	bic.w	r2, r3, #1
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005476:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4313      	orrs	r3, r2
 8005480:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f023 030a 	bic.w	r3, r3, #10
 8005488:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	4313      	orrs	r3, r2
 8005490:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	621a      	str	r2, [r3, #32]
}
 800549e:	bf00      	nop
 80054a0:	371c      	adds	r7, #28
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bc80      	pop	{r7}
 80054a6:	4770      	bx	lr

080054a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	f023 0210 	bic.w	r2, r3, #16
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	031b      	lsls	r3, r3, #12
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054e4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	011b      	lsls	r3, r3, #4
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	621a      	str	r2, [r3, #32]
}
 80054fc:	bf00      	nop
 80054fe:	371c      	adds	r7, #28
 8005500:	46bd      	mov	sp, r7
 8005502:	bc80      	pop	{r7}
 8005504:	4770      	bx	lr

08005506 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005506:	b480      	push	{r7}
 8005508:	b085      	sub	sp, #20
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
 800550e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	4313      	orrs	r3, r2
 8005524:	f043 0307 	orr.w	r3, r3, #7
 8005528:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	609a      	str	r2, [r3, #8]
}
 8005530:	bf00      	nop
 8005532:	3714      	adds	r7, #20
 8005534:	46bd      	mov	sp, r7
 8005536:	bc80      	pop	{r7}
 8005538:	4770      	bx	lr

0800553a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800553a:	b480      	push	{r7}
 800553c:	b087      	sub	sp, #28
 800553e:	af00      	add	r7, sp, #0
 8005540:	60f8      	str	r0, [r7, #12]
 8005542:	60b9      	str	r1, [r7, #8]
 8005544:	607a      	str	r2, [r7, #4]
 8005546:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005554:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	021a      	lsls	r2, r3, #8
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	431a      	orrs	r2, r3
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	4313      	orrs	r3, r2
 8005562:	697a      	ldr	r2, [r7, #20]
 8005564:	4313      	orrs	r3, r2
 8005566:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	609a      	str	r2, [r3, #8]
}
 800556e:	bf00      	nop
 8005570:	371c      	adds	r7, #28
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr

08005578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800558c:	2302      	movs	r3, #2
 800558e:	e046      	b.n	800561e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2202      	movs	r2, #2
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a16      	ldr	r2, [pc, #88]	@ (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d00e      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055dc:	d009      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a12      	ldr	r2, [pc, #72]	@ (800562c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d004      	beq.n	80055f2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a10      	ldr	r2, [pc, #64]	@ (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d10c      	bne.n	800560c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	4313      	orrs	r3, r2
 8005602:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr
 8005628:	40012c00 	.word	0x40012c00
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800

08005634 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	bc80      	pop	{r7}
 8005644:	4770      	bx	lr

08005646 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005646:	b480      	push	{r7}
 8005648:	b083      	sub	sp, #12
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800564e:	bf00      	nop
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	bc80      	pop	{r7}
 8005656:	4770      	bx	lr

08005658 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e042      	b.n	80056f0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d106      	bne.n	8005684 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fd f956 	bl	8002930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2224      	movs	r2, #36	@ 0x24
 8005688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	68da      	ldr	r2, [r3, #12]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800569a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 f971 	bl	8005984 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	691a      	ldr	r2, [r3, #16]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	695a      	ldr	r2, [r3, #20]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2220      	movs	r2, #32
 80056e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2200      	movs	r2, #0
 80056ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056ee:	2300      	movs	r3, #0
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3708      	adds	r7, #8
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}

080056f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b08a      	sub	sp, #40	@ 0x28
 80056fc:	af02      	add	r7, sp, #8
 80056fe:	60f8      	str	r0, [r7, #12]
 8005700:	60b9      	str	r1, [r7, #8]
 8005702:	603b      	str	r3, [r7, #0]
 8005704:	4613      	mov	r3, r2
 8005706:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b20      	cmp	r3, #32
 8005716:	d175      	bne.n	8005804 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_UART_Transmit+0x2c>
 800571e:	88fb      	ldrh	r3, [r7, #6]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e06e      	b.n	8005806 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2221      	movs	r2, #33	@ 0x21
 8005732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005736:	f7fd f9c5 	bl	8002ac4 <HAL_GetTick>
 800573a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	88fa      	ldrh	r2, [r7, #6]
 8005740:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	88fa      	ldrh	r2, [r7, #6]
 8005746:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005750:	d108      	bne.n	8005764 <HAL_UART_Transmit+0x6c>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d104      	bne.n	8005764 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800575a:	2300      	movs	r3, #0
 800575c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	61bb      	str	r3, [r7, #24]
 8005762:	e003      	b.n	800576c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005768:	2300      	movs	r3, #0
 800576a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800576c:	e02e      	b.n	80057cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	9300      	str	r3, [sp, #0]
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	2200      	movs	r2, #0
 8005776:	2180      	movs	r1, #128	@ 0x80
 8005778:	68f8      	ldr	r0, [r7, #12]
 800577a:	f000 f848 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d005      	beq.n	8005790 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2220      	movs	r2, #32
 8005788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e03a      	b.n	8005806 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	881b      	ldrh	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80057a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	3302      	adds	r3, #2
 80057aa:	61bb      	str	r3, [r7, #24]
 80057ac:	e007      	b.n	80057be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	781a      	ldrb	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	3301      	adds	r3, #1
 80057bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057d0:	b29b      	uxth	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1cb      	bne.n	800576e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2200      	movs	r2, #0
 80057de:	2140      	movs	r1, #64	@ 0x40
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 f814 	bl	800580e <UART_WaitOnFlagUntilTimeout>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e006      	b.n	8005806 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2220      	movs	r2, #32
 80057fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005800:	2300      	movs	r3, #0
 8005802:	e000      	b.n	8005806 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005804:	2302      	movs	r3, #2
  }
}
 8005806:	4618      	mov	r0, r3
 8005808:	3720      	adds	r7, #32
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}

0800580e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800580e:	b580      	push	{r7, lr}
 8005810:	b086      	sub	sp, #24
 8005812:	af00      	add	r7, sp, #0
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	60b9      	str	r1, [r7, #8]
 8005818:	603b      	str	r3, [r7, #0]
 800581a:	4613      	mov	r3, r2
 800581c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800581e:	e03b      	b.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005820:	6a3b      	ldr	r3, [r7, #32]
 8005822:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005826:	d037      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005828:	f7fd f94c 	bl	8002ac4 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	6a3a      	ldr	r2, [r7, #32]
 8005834:	429a      	cmp	r2, r3
 8005836:	d302      	bcc.n	800583e <UART_WaitOnFlagUntilTimeout+0x30>
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e03a      	b.n	80058b8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	f003 0304 	and.w	r3, r3, #4
 800584c:	2b00      	cmp	r3, #0
 800584e:	d023      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2b80      	cmp	r3, #128	@ 0x80
 8005854:	d020      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2b40      	cmp	r3, #64	@ 0x40
 800585a:	d01d      	beq.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b08      	cmp	r3, #8
 8005868:	d116      	bne.n	8005898 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	617b      	str	r3, [r7, #20]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	617b      	str	r3, [r7, #20]
 800587e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f000 f81d 	bl	80058c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2208      	movs	r2, #8
 800588a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	e00f      	b.n	80058b8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4013      	ands	r3, r2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	bf0c      	ite	eq
 80058a8:	2301      	moveq	r3, #1
 80058aa:	2300      	movne	r3, #0
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	461a      	mov	r2, r3
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d0b4      	beq.n	8005820 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3718      	adds	r7, #24
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b095      	sub	sp, #84	@ 0x54
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d2:	e853 3f00 	ldrex	r3, [r3]
 80058d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	330c      	adds	r3, #12
 80058e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058e8:	643a      	str	r2, [r7, #64]	@ 0x40
 80058ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058f0:	e841 2300 	strex	r3, r2, [r1]
 80058f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1e5      	bne.n	80058c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3314      	adds	r3, #20
 8005902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005904:	6a3b      	ldr	r3, [r7, #32]
 8005906:	e853 3f00 	ldrex	r3, [r3]
 800590a:	61fb      	str	r3, [r7, #28]
   return(result);
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	f023 0301 	bic.w	r3, r3, #1
 8005912:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3314      	adds	r3, #20
 800591a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800591c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800591e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005924:	e841 2300 	strex	r3, r2, [r1]
 8005928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800592a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1e5      	bne.n	80058fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005934:	2b01      	cmp	r3, #1
 8005936:	d119      	bne.n	800596c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	330c      	adds	r3, #12
 800593e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	e853 3f00 	ldrex	r3, [r3]
 8005946:	60bb      	str	r3, [r7, #8]
   return(result);
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f023 0310 	bic.w	r3, r3, #16
 800594e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	330c      	adds	r3, #12
 8005956:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005958:	61ba      	str	r2, [r7, #24]
 800595a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595c:	6979      	ldr	r1, [r7, #20]
 800595e:	69ba      	ldr	r2, [r7, #24]
 8005960:	e841 2300 	strex	r3, r2, [r1]
 8005964:	613b      	str	r3, [r7, #16]
   return(result);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1e5      	bne.n	8005938 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2200      	movs	r2, #0
 8005978:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800597a:	bf00      	nop
 800597c:	3754      	adds	r7, #84	@ 0x54
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr

08005984 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68da      	ldr	r2, [r3, #12]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689a      	ldr	r2, [r3, #8]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	431a      	orrs	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80059be:	f023 030c 	bic.w	r3, r3, #12
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6812      	ldr	r2, [r2, #0]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	430b      	orrs	r3, r1
 80059ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	699a      	ldr	r2, [r3, #24]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	430a      	orrs	r2, r1
 80059e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a2c      	ldr	r2, [pc, #176]	@ (8005a98 <UART_SetConfig+0x114>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d103      	bne.n	80059f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059ec:	f7fe ff62 	bl	80048b4 <HAL_RCC_GetPCLK2Freq>
 80059f0:	60f8      	str	r0, [r7, #12]
 80059f2:	e002      	b.n	80059fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059f4:	f7fe ff4a 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 80059f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	4613      	mov	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4413      	add	r3, r2
 8005a02:	009a      	lsls	r2, r3, #2
 8005a04:	441a      	add	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a10:	4a22      	ldr	r2, [pc, #136]	@ (8005a9c <UART_SetConfig+0x118>)
 8005a12:	fba2 2303 	umull	r2, r3, r2, r3
 8005a16:	095b      	lsrs	r3, r3, #5
 8005a18:	0119      	lsls	r1, r3, #4
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	4413      	add	r3, r2
 8005a22:	009a      	lsls	r2, r3, #2
 8005a24:	441a      	add	r2, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a30:	4b1a      	ldr	r3, [pc, #104]	@ (8005a9c <UART_SetConfig+0x118>)
 8005a32:	fba3 0302 	umull	r0, r3, r3, r2
 8005a36:	095b      	lsrs	r3, r3, #5
 8005a38:	2064      	movs	r0, #100	@ 0x64
 8005a3a:	fb00 f303 	mul.w	r3, r0, r3
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	3332      	adds	r3, #50	@ 0x32
 8005a44:	4a15      	ldr	r2, [pc, #84]	@ (8005a9c <UART_SetConfig+0x118>)
 8005a46:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a50:	4419      	add	r1, r3
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	4613      	mov	r3, r2
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	4413      	add	r3, r2
 8005a5a:	009a      	lsls	r2, r3, #2
 8005a5c:	441a      	add	r2, r3
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a68:	4b0c      	ldr	r3, [pc, #48]	@ (8005a9c <UART_SetConfig+0x118>)
 8005a6a:	fba3 0302 	umull	r0, r3, r3, r2
 8005a6e:	095b      	lsrs	r3, r3, #5
 8005a70:	2064      	movs	r0, #100	@ 0x64
 8005a72:	fb00 f303 	mul.w	r3, r0, r3
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	011b      	lsls	r3, r3, #4
 8005a7a:	3332      	adds	r3, #50	@ 0x32
 8005a7c:	4a07      	ldr	r2, [pc, #28]	@ (8005a9c <UART_SetConfig+0x118>)
 8005a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a82:	095b      	lsrs	r3, r3, #5
 8005a84:	f003 020f 	and.w	r2, r3, #15
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	440a      	add	r2, r1
 8005a8e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a90:	bf00      	nop
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40013800 	.word	0x40013800
 8005a9c:	51eb851f 	.word	0x51eb851f

08005aa0 <__cvt>:
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa6:	461d      	mov	r5, r3
 8005aa8:	bfbb      	ittet	lt
 8005aaa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005aae:	461d      	movlt	r5, r3
 8005ab0:	2300      	movge	r3, #0
 8005ab2:	232d      	movlt	r3, #45	@ 0x2d
 8005ab4:	b088      	sub	sp, #32
 8005ab6:	4614      	mov	r4, r2
 8005ab8:	bfb8      	it	lt
 8005aba:	4614      	movlt	r4, r2
 8005abc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005abe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005ac0:	7013      	strb	r3, [r2, #0]
 8005ac2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ac4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005ac8:	f023 0820 	bic.w	r8, r3, #32
 8005acc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ad0:	d005      	beq.n	8005ade <__cvt+0x3e>
 8005ad2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ad6:	d100      	bne.n	8005ada <__cvt+0x3a>
 8005ad8:	3601      	adds	r6, #1
 8005ada:	2302      	movs	r3, #2
 8005adc:	e000      	b.n	8005ae0 <__cvt+0x40>
 8005ade:	2303      	movs	r3, #3
 8005ae0:	aa07      	add	r2, sp, #28
 8005ae2:	9204      	str	r2, [sp, #16]
 8005ae4:	aa06      	add	r2, sp, #24
 8005ae6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005aea:	e9cd 3600 	strd	r3, r6, [sp]
 8005aee:	4622      	mov	r2, r4
 8005af0:	462b      	mov	r3, r5
 8005af2:	f001 f881 	bl	8006bf8 <_dtoa_r>
 8005af6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005afa:	4607      	mov	r7, r0
 8005afc:	d119      	bne.n	8005b32 <__cvt+0x92>
 8005afe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005b00:	07db      	lsls	r3, r3, #31
 8005b02:	d50e      	bpl.n	8005b22 <__cvt+0x82>
 8005b04:	eb00 0906 	add.w	r9, r0, r6
 8005b08:	2200      	movs	r2, #0
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	4629      	mov	r1, r5
 8005b10:	f7fa ff4a 	bl	80009a8 <__aeabi_dcmpeq>
 8005b14:	b108      	cbz	r0, 8005b1a <__cvt+0x7a>
 8005b16:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b1a:	2230      	movs	r2, #48	@ 0x30
 8005b1c:	9b07      	ldr	r3, [sp, #28]
 8005b1e:	454b      	cmp	r3, r9
 8005b20:	d31e      	bcc.n	8005b60 <__cvt+0xc0>
 8005b22:	4638      	mov	r0, r7
 8005b24:	9b07      	ldr	r3, [sp, #28]
 8005b26:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005b28:	1bdb      	subs	r3, r3, r7
 8005b2a:	6013      	str	r3, [r2, #0]
 8005b2c:	b008      	add	sp, #32
 8005b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b32:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b36:	eb00 0906 	add.w	r9, r0, r6
 8005b3a:	d1e5      	bne.n	8005b08 <__cvt+0x68>
 8005b3c:	7803      	ldrb	r3, [r0, #0]
 8005b3e:	2b30      	cmp	r3, #48	@ 0x30
 8005b40:	d10a      	bne.n	8005b58 <__cvt+0xb8>
 8005b42:	2200      	movs	r2, #0
 8005b44:	2300      	movs	r3, #0
 8005b46:	4620      	mov	r0, r4
 8005b48:	4629      	mov	r1, r5
 8005b4a:	f7fa ff2d 	bl	80009a8 <__aeabi_dcmpeq>
 8005b4e:	b918      	cbnz	r0, 8005b58 <__cvt+0xb8>
 8005b50:	f1c6 0601 	rsb	r6, r6, #1
 8005b54:	f8ca 6000 	str.w	r6, [sl]
 8005b58:	f8da 3000 	ldr.w	r3, [sl]
 8005b5c:	4499      	add	r9, r3
 8005b5e:	e7d3      	b.n	8005b08 <__cvt+0x68>
 8005b60:	1c59      	adds	r1, r3, #1
 8005b62:	9107      	str	r1, [sp, #28]
 8005b64:	701a      	strb	r2, [r3, #0]
 8005b66:	e7d9      	b.n	8005b1c <__cvt+0x7c>

08005b68 <__exponent>:
 8005b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b6a:	2900      	cmp	r1, #0
 8005b6c:	bfb6      	itet	lt
 8005b6e:	232d      	movlt	r3, #45	@ 0x2d
 8005b70:	232b      	movge	r3, #43	@ 0x2b
 8005b72:	4249      	neglt	r1, r1
 8005b74:	2909      	cmp	r1, #9
 8005b76:	7002      	strb	r2, [r0, #0]
 8005b78:	7043      	strb	r3, [r0, #1]
 8005b7a:	dd29      	ble.n	8005bd0 <__exponent+0x68>
 8005b7c:	f10d 0307 	add.w	r3, sp, #7
 8005b80:	461d      	mov	r5, r3
 8005b82:	270a      	movs	r7, #10
 8005b84:	fbb1 f6f7 	udiv	r6, r1, r7
 8005b88:	461a      	mov	r2, r3
 8005b8a:	fb07 1416 	mls	r4, r7, r6, r1
 8005b8e:	3430      	adds	r4, #48	@ 0x30
 8005b90:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005b94:	460c      	mov	r4, r1
 8005b96:	2c63      	cmp	r4, #99	@ 0x63
 8005b98:	4631      	mov	r1, r6
 8005b9a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005b9e:	dcf1      	bgt.n	8005b84 <__exponent+0x1c>
 8005ba0:	3130      	adds	r1, #48	@ 0x30
 8005ba2:	1e94      	subs	r4, r2, #2
 8005ba4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ba8:	4623      	mov	r3, r4
 8005baa:	1c41      	adds	r1, r0, #1
 8005bac:	42ab      	cmp	r3, r5
 8005bae:	d30a      	bcc.n	8005bc6 <__exponent+0x5e>
 8005bb0:	f10d 0309 	add.w	r3, sp, #9
 8005bb4:	1a9b      	subs	r3, r3, r2
 8005bb6:	42ac      	cmp	r4, r5
 8005bb8:	bf88      	it	hi
 8005bba:	2300      	movhi	r3, #0
 8005bbc:	3302      	adds	r3, #2
 8005bbe:	4403      	add	r3, r0
 8005bc0:	1a18      	subs	r0, r3, r0
 8005bc2:	b003      	add	sp, #12
 8005bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bc6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005bca:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005bce:	e7ed      	b.n	8005bac <__exponent+0x44>
 8005bd0:	2330      	movs	r3, #48	@ 0x30
 8005bd2:	3130      	adds	r1, #48	@ 0x30
 8005bd4:	7083      	strb	r3, [r0, #2]
 8005bd6:	70c1      	strb	r1, [r0, #3]
 8005bd8:	1d03      	adds	r3, r0, #4
 8005bda:	e7f1      	b.n	8005bc0 <__exponent+0x58>

08005bdc <_printf_float>:
 8005bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be0:	b091      	sub	sp, #68	@ 0x44
 8005be2:	460c      	mov	r4, r1
 8005be4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005be8:	4616      	mov	r6, r2
 8005bea:	461f      	mov	r7, r3
 8005bec:	4605      	mov	r5, r0
 8005bee:	f000 fef1 	bl	80069d4 <_localeconv_r>
 8005bf2:	6803      	ldr	r3, [r0, #0]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	9308      	str	r3, [sp, #32]
 8005bf8:	f7fa faaa 	bl	8000150 <strlen>
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	930e      	str	r3, [sp, #56]	@ 0x38
 8005c00:	f8d8 3000 	ldr.w	r3, [r8]
 8005c04:	9009      	str	r0, [sp, #36]	@ 0x24
 8005c06:	3307      	adds	r3, #7
 8005c08:	f023 0307 	bic.w	r3, r3, #7
 8005c0c:	f103 0208 	add.w	r2, r3, #8
 8005c10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c14:	f8d4 b000 	ldr.w	fp, [r4]
 8005c18:	f8c8 2000 	str.w	r2, [r8]
 8005c1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c24:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c26:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005c2a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c36:	4b9c      	ldr	r3, [pc, #624]	@ (8005ea8 <_printf_float+0x2cc>)
 8005c38:	f7fa fee8 	bl	8000a0c <__aeabi_dcmpun>
 8005c3c:	bb70      	cbnz	r0, 8005c9c <_printf_float+0xc0>
 8005c3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c46:	4b98      	ldr	r3, [pc, #608]	@ (8005ea8 <_printf_float+0x2cc>)
 8005c48:	f7fa fec2 	bl	80009d0 <__aeabi_dcmple>
 8005c4c:	bb30      	cbnz	r0, 8005c9c <_printf_float+0xc0>
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2300      	movs	r3, #0
 8005c52:	4640      	mov	r0, r8
 8005c54:	4649      	mov	r1, r9
 8005c56:	f7fa feb1 	bl	80009bc <__aeabi_dcmplt>
 8005c5a:	b110      	cbz	r0, 8005c62 <_printf_float+0x86>
 8005c5c:	232d      	movs	r3, #45	@ 0x2d
 8005c5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c62:	4a92      	ldr	r2, [pc, #584]	@ (8005eac <_printf_float+0x2d0>)
 8005c64:	4b92      	ldr	r3, [pc, #584]	@ (8005eb0 <_printf_float+0x2d4>)
 8005c66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005c6a:	bf94      	ite	ls
 8005c6c:	4690      	movls	r8, r2
 8005c6e:	4698      	movhi	r8, r3
 8005c70:	2303      	movs	r3, #3
 8005c72:	f04f 0900 	mov.w	r9, #0
 8005c76:	6123      	str	r3, [r4, #16]
 8005c78:	f02b 0304 	bic.w	r3, fp, #4
 8005c7c:	6023      	str	r3, [r4, #0]
 8005c7e:	4633      	mov	r3, r6
 8005c80:	4621      	mov	r1, r4
 8005c82:	4628      	mov	r0, r5
 8005c84:	9700      	str	r7, [sp, #0]
 8005c86:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005c88:	f000 f9d4 	bl	8006034 <_printf_common>
 8005c8c:	3001      	adds	r0, #1
 8005c8e:	f040 8090 	bne.w	8005db2 <_printf_float+0x1d6>
 8005c92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005c96:	b011      	add	sp, #68	@ 0x44
 8005c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c9c:	4642      	mov	r2, r8
 8005c9e:	464b      	mov	r3, r9
 8005ca0:	4640      	mov	r0, r8
 8005ca2:	4649      	mov	r1, r9
 8005ca4:	f7fa feb2 	bl	8000a0c <__aeabi_dcmpun>
 8005ca8:	b148      	cbz	r0, 8005cbe <_printf_float+0xe2>
 8005caa:	464b      	mov	r3, r9
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	bfb8      	it	lt
 8005cb0:	232d      	movlt	r3, #45	@ 0x2d
 8005cb2:	4a80      	ldr	r2, [pc, #512]	@ (8005eb4 <_printf_float+0x2d8>)
 8005cb4:	bfb8      	it	lt
 8005cb6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005cba:	4b7f      	ldr	r3, [pc, #508]	@ (8005eb8 <_printf_float+0x2dc>)
 8005cbc:	e7d3      	b.n	8005c66 <_printf_float+0x8a>
 8005cbe:	6863      	ldr	r3, [r4, #4]
 8005cc0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005cc4:	1c5a      	adds	r2, r3, #1
 8005cc6:	d13f      	bne.n	8005d48 <_printf_float+0x16c>
 8005cc8:	2306      	movs	r3, #6
 8005cca:	6063      	str	r3, [r4, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005cd2:	6023      	str	r3, [r4, #0]
 8005cd4:	9206      	str	r2, [sp, #24]
 8005cd6:	aa0e      	add	r2, sp, #56	@ 0x38
 8005cd8:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005cdc:	aa0d      	add	r2, sp, #52	@ 0x34
 8005cde:	9203      	str	r2, [sp, #12]
 8005ce0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005ce4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005ce8:	6863      	ldr	r3, [r4, #4]
 8005cea:	4642      	mov	r2, r8
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	4628      	mov	r0, r5
 8005cf0:	464b      	mov	r3, r9
 8005cf2:	910a      	str	r1, [sp, #40]	@ 0x28
 8005cf4:	f7ff fed4 	bl	8005aa0 <__cvt>
 8005cf8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005cfa:	4680      	mov	r8, r0
 8005cfc:	2947      	cmp	r1, #71	@ 0x47
 8005cfe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005d00:	d128      	bne.n	8005d54 <_printf_float+0x178>
 8005d02:	1cc8      	adds	r0, r1, #3
 8005d04:	db02      	blt.n	8005d0c <_printf_float+0x130>
 8005d06:	6863      	ldr	r3, [r4, #4]
 8005d08:	4299      	cmp	r1, r3
 8005d0a:	dd40      	ble.n	8005d8e <_printf_float+0x1b2>
 8005d0c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d10:	fa5f fa8a 	uxtb.w	sl, sl
 8005d14:	4652      	mov	r2, sl
 8005d16:	3901      	subs	r1, #1
 8005d18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d1c:	910d      	str	r1, [sp, #52]	@ 0x34
 8005d1e:	f7ff ff23 	bl	8005b68 <__exponent>
 8005d22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d24:	4681      	mov	r9, r0
 8005d26:	1813      	adds	r3, r2, r0
 8005d28:	2a01      	cmp	r2, #1
 8005d2a:	6123      	str	r3, [r4, #16]
 8005d2c:	dc02      	bgt.n	8005d34 <_printf_float+0x158>
 8005d2e:	6822      	ldr	r2, [r4, #0]
 8005d30:	07d2      	lsls	r2, r2, #31
 8005d32:	d501      	bpl.n	8005d38 <_printf_float+0x15c>
 8005d34:	3301      	adds	r3, #1
 8005d36:	6123      	str	r3, [r4, #16]
 8005d38:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d09e      	beq.n	8005c7e <_printf_float+0xa2>
 8005d40:	232d      	movs	r3, #45	@ 0x2d
 8005d42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d46:	e79a      	b.n	8005c7e <_printf_float+0xa2>
 8005d48:	2947      	cmp	r1, #71	@ 0x47
 8005d4a:	d1bf      	bne.n	8005ccc <_printf_float+0xf0>
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1bd      	bne.n	8005ccc <_printf_float+0xf0>
 8005d50:	2301      	movs	r3, #1
 8005d52:	e7ba      	b.n	8005cca <_printf_float+0xee>
 8005d54:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d58:	d9dc      	bls.n	8005d14 <_printf_float+0x138>
 8005d5a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005d5e:	d118      	bne.n	8005d92 <_printf_float+0x1b6>
 8005d60:	2900      	cmp	r1, #0
 8005d62:	6863      	ldr	r3, [r4, #4]
 8005d64:	dd0b      	ble.n	8005d7e <_printf_float+0x1a2>
 8005d66:	6121      	str	r1, [r4, #16]
 8005d68:	b913      	cbnz	r3, 8005d70 <_printf_float+0x194>
 8005d6a:	6822      	ldr	r2, [r4, #0]
 8005d6c:	07d0      	lsls	r0, r2, #31
 8005d6e:	d502      	bpl.n	8005d76 <_printf_float+0x19a>
 8005d70:	3301      	adds	r3, #1
 8005d72:	440b      	add	r3, r1
 8005d74:	6123      	str	r3, [r4, #16]
 8005d76:	f04f 0900 	mov.w	r9, #0
 8005d7a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005d7c:	e7dc      	b.n	8005d38 <_printf_float+0x15c>
 8005d7e:	b913      	cbnz	r3, 8005d86 <_printf_float+0x1aa>
 8005d80:	6822      	ldr	r2, [r4, #0]
 8005d82:	07d2      	lsls	r2, r2, #31
 8005d84:	d501      	bpl.n	8005d8a <_printf_float+0x1ae>
 8005d86:	3302      	adds	r3, #2
 8005d88:	e7f4      	b.n	8005d74 <_printf_float+0x198>
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e7f2      	b.n	8005d74 <_printf_float+0x198>
 8005d8e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005d92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d94:	4299      	cmp	r1, r3
 8005d96:	db05      	blt.n	8005da4 <_printf_float+0x1c8>
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	6121      	str	r1, [r4, #16]
 8005d9c:	07d8      	lsls	r0, r3, #31
 8005d9e:	d5ea      	bpl.n	8005d76 <_printf_float+0x19a>
 8005da0:	1c4b      	adds	r3, r1, #1
 8005da2:	e7e7      	b.n	8005d74 <_printf_float+0x198>
 8005da4:	2900      	cmp	r1, #0
 8005da6:	bfcc      	ite	gt
 8005da8:	2201      	movgt	r2, #1
 8005daa:	f1c1 0202 	rsble	r2, r1, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	e7e0      	b.n	8005d74 <_printf_float+0x198>
 8005db2:	6823      	ldr	r3, [r4, #0]
 8005db4:	055a      	lsls	r2, r3, #21
 8005db6:	d407      	bmi.n	8005dc8 <_printf_float+0x1ec>
 8005db8:	6923      	ldr	r3, [r4, #16]
 8005dba:	4642      	mov	r2, r8
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	47b8      	blx	r7
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	d12b      	bne.n	8005e1e <_printf_float+0x242>
 8005dc6:	e764      	b.n	8005c92 <_printf_float+0xb6>
 8005dc8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dcc:	f240 80dc 	bls.w	8005f88 <_printf_float+0x3ac>
 8005dd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	f7fa fde6 	bl	80009a8 <__aeabi_dcmpeq>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d033      	beq.n	8005e48 <_printf_float+0x26c>
 8005de0:	2301      	movs	r3, #1
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	4a35      	ldr	r2, [pc, #212]	@ (8005ebc <_printf_float+0x2e0>)
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	f43f af51 	beq.w	8005c92 <_printf_float+0xb6>
 8005df0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005df4:	4543      	cmp	r3, r8
 8005df6:	db02      	blt.n	8005dfe <_printf_float+0x222>
 8005df8:	6823      	ldr	r3, [r4, #0]
 8005dfa:	07d8      	lsls	r0, r3, #31
 8005dfc:	d50f      	bpl.n	8005e1e <_printf_float+0x242>
 8005dfe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e02:	4631      	mov	r1, r6
 8005e04:	4628      	mov	r0, r5
 8005e06:	47b8      	blx	r7
 8005e08:	3001      	adds	r0, #1
 8005e0a:	f43f af42 	beq.w	8005c92 <_printf_float+0xb6>
 8005e0e:	f04f 0900 	mov.w	r9, #0
 8005e12:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005e16:	f104 0a1a 	add.w	sl, r4, #26
 8005e1a:	45c8      	cmp	r8, r9
 8005e1c:	dc09      	bgt.n	8005e32 <_printf_float+0x256>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	079b      	lsls	r3, r3, #30
 8005e22:	f100 8102 	bmi.w	800602a <_printf_float+0x44e>
 8005e26:	68e0      	ldr	r0, [r4, #12]
 8005e28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e2a:	4298      	cmp	r0, r3
 8005e2c:	bfb8      	it	lt
 8005e2e:	4618      	movlt	r0, r3
 8005e30:	e731      	b.n	8005c96 <_printf_float+0xba>
 8005e32:	2301      	movs	r3, #1
 8005e34:	4652      	mov	r2, sl
 8005e36:	4631      	mov	r1, r6
 8005e38:	4628      	mov	r0, r5
 8005e3a:	47b8      	blx	r7
 8005e3c:	3001      	adds	r0, #1
 8005e3e:	f43f af28 	beq.w	8005c92 <_printf_float+0xb6>
 8005e42:	f109 0901 	add.w	r9, r9, #1
 8005e46:	e7e8      	b.n	8005e1a <_printf_float+0x23e>
 8005e48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	dc38      	bgt.n	8005ec0 <_printf_float+0x2e4>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4631      	mov	r1, r6
 8005e52:	4628      	mov	r0, r5
 8005e54:	4a19      	ldr	r2, [pc, #100]	@ (8005ebc <_printf_float+0x2e0>)
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f af1a 	beq.w	8005c92 <_printf_float+0xb6>
 8005e5e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005e62:	ea59 0303 	orrs.w	r3, r9, r3
 8005e66:	d102      	bne.n	8005e6e <_printf_float+0x292>
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	07d9      	lsls	r1, r3, #31
 8005e6c:	d5d7      	bpl.n	8005e1e <_printf_float+0x242>
 8005e6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005e72:	4631      	mov	r1, r6
 8005e74:	4628      	mov	r0, r5
 8005e76:	47b8      	blx	r7
 8005e78:	3001      	adds	r0, #1
 8005e7a:	f43f af0a 	beq.w	8005c92 <_printf_float+0xb6>
 8005e7e:	f04f 0a00 	mov.w	sl, #0
 8005e82:	f104 0b1a 	add.w	fp, r4, #26
 8005e86:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e88:	425b      	negs	r3, r3
 8005e8a:	4553      	cmp	r3, sl
 8005e8c:	dc01      	bgt.n	8005e92 <_printf_float+0x2b6>
 8005e8e:	464b      	mov	r3, r9
 8005e90:	e793      	b.n	8005dba <_printf_float+0x1de>
 8005e92:	2301      	movs	r3, #1
 8005e94:	465a      	mov	r2, fp
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	f43f aef8 	beq.w	8005c92 <_printf_float+0xb6>
 8005ea2:	f10a 0a01 	add.w	sl, sl, #1
 8005ea6:	e7ee      	b.n	8005e86 <_printf_float+0x2aa>
 8005ea8:	7fefffff 	.word	0x7fefffff
 8005eac:	0800afc7 	.word	0x0800afc7
 8005eb0:	0800afcb 	.word	0x0800afcb
 8005eb4:	0800afcf 	.word	0x0800afcf
 8005eb8:	0800afd3 	.word	0x0800afd3
 8005ebc:	0800afd7 	.word	0x0800afd7
 8005ec0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ec2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005ec6:	4553      	cmp	r3, sl
 8005ec8:	bfa8      	it	ge
 8005eca:	4653      	movge	r3, sl
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	4699      	mov	r9, r3
 8005ed0:	dc36      	bgt.n	8005f40 <_printf_float+0x364>
 8005ed2:	f04f 0b00 	mov.w	fp, #0
 8005ed6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005eda:	f104 021a 	add.w	r2, r4, #26
 8005ede:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ee0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ee2:	eba3 0309 	sub.w	r3, r3, r9
 8005ee6:	455b      	cmp	r3, fp
 8005ee8:	dc31      	bgt.n	8005f4e <_printf_float+0x372>
 8005eea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005eec:	459a      	cmp	sl, r3
 8005eee:	dc3a      	bgt.n	8005f66 <_printf_float+0x38a>
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	07da      	lsls	r2, r3, #31
 8005ef4:	d437      	bmi.n	8005f66 <_printf_float+0x38a>
 8005ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ef8:	ebaa 0903 	sub.w	r9, sl, r3
 8005efc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005efe:	ebaa 0303 	sub.w	r3, sl, r3
 8005f02:	4599      	cmp	r9, r3
 8005f04:	bfa8      	it	ge
 8005f06:	4699      	movge	r9, r3
 8005f08:	f1b9 0f00 	cmp.w	r9, #0
 8005f0c:	dc33      	bgt.n	8005f76 <_printf_float+0x39a>
 8005f0e:	f04f 0800 	mov.w	r8, #0
 8005f12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f16:	f104 0b1a 	add.w	fp, r4, #26
 8005f1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f1c:	ebaa 0303 	sub.w	r3, sl, r3
 8005f20:	eba3 0309 	sub.w	r3, r3, r9
 8005f24:	4543      	cmp	r3, r8
 8005f26:	f77f af7a 	ble.w	8005e1e <_printf_float+0x242>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	465a      	mov	r2, fp
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4628      	mov	r0, r5
 8005f32:	47b8      	blx	r7
 8005f34:	3001      	adds	r0, #1
 8005f36:	f43f aeac 	beq.w	8005c92 <_printf_float+0xb6>
 8005f3a:	f108 0801 	add.w	r8, r8, #1
 8005f3e:	e7ec      	b.n	8005f1a <_printf_float+0x33e>
 8005f40:	4642      	mov	r2, r8
 8005f42:	4631      	mov	r1, r6
 8005f44:	4628      	mov	r0, r5
 8005f46:	47b8      	blx	r7
 8005f48:	3001      	adds	r0, #1
 8005f4a:	d1c2      	bne.n	8005ed2 <_printf_float+0x2f6>
 8005f4c:	e6a1      	b.n	8005c92 <_printf_float+0xb6>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	4631      	mov	r1, r6
 8005f52:	4628      	mov	r0, r5
 8005f54:	920a      	str	r2, [sp, #40]	@ 0x28
 8005f56:	47b8      	blx	r7
 8005f58:	3001      	adds	r0, #1
 8005f5a:	f43f ae9a 	beq.w	8005c92 <_printf_float+0xb6>
 8005f5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f60:	f10b 0b01 	add.w	fp, fp, #1
 8005f64:	e7bb      	b.n	8005ede <_printf_float+0x302>
 8005f66:	4631      	mov	r1, r6
 8005f68:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	47b8      	blx	r7
 8005f70:	3001      	adds	r0, #1
 8005f72:	d1c0      	bne.n	8005ef6 <_printf_float+0x31a>
 8005f74:	e68d      	b.n	8005c92 <_printf_float+0xb6>
 8005f76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f78:	464b      	mov	r3, r9
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	4442      	add	r2, r8
 8005f80:	47b8      	blx	r7
 8005f82:	3001      	adds	r0, #1
 8005f84:	d1c3      	bne.n	8005f0e <_printf_float+0x332>
 8005f86:	e684      	b.n	8005c92 <_printf_float+0xb6>
 8005f88:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005f8c:	f1ba 0f01 	cmp.w	sl, #1
 8005f90:	dc01      	bgt.n	8005f96 <_printf_float+0x3ba>
 8005f92:	07db      	lsls	r3, r3, #31
 8005f94:	d536      	bpl.n	8006004 <_printf_float+0x428>
 8005f96:	2301      	movs	r3, #1
 8005f98:	4642      	mov	r2, r8
 8005f9a:	4631      	mov	r1, r6
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	47b8      	blx	r7
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	f43f ae76 	beq.w	8005c92 <_printf_float+0xb6>
 8005fa6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	47b8      	blx	r7
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	f43f ae6e 	beq.w	8005c92 <_printf_float+0xb6>
 8005fb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005fba:	2200      	movs	r2, #0
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005fc2:	f7fa fcf1 	bl	80009a8 <__aeabi_dcmpeq>
 8005fc6:	b9c0      	cbnz	r0, 8005ffa <_printf_float+0x41e>
 8005fc8:	4653      	mov	r3, sl
 8005fca:	f108 0201 	add.w	r2, r8, #1
 8005fce:	4631      	mov	r1, r6
 8005fd0:	4628      	mov	r0, r5
 8005fd2:	47b8      	blx	r7
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d10c      	bne.n	8005ff2 <_printf_float+0x416>
 8005fd8:	e65b      	b.n	8005c92 <_printf_float+0xb6>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	465a      	mov	r2, fp
 8005fde:	4631      	mov	r1, r6
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	47b8      	blx	r7
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f43f ae54 	beq.w	8005c92 <_printf_float+0xb6>
 8005fea:	f108 0801 	add.w	r8, r8, #1
 8005fee:	45d0      	cmp	r8, sl
 8005ff0:	dbf3      	blt.n	8005fda <_printf_float+0x3fe>
 8005ff2:	464b      	mov	r3, r9
 8005ff4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ff8:	e6e0      	b.n	8005dbc <_printf_float+0x1e0>
 8005ffa:	f04f 0800 	mov.w	r8, #0
 8005ffe:	f104 0b1a 	add.w	fp, r4, #26
 8006002:	e7f4      	b.n	8005fee <_printf_float+0x412>
 8006004:	2301      	movs	r3, #1
 8006006:	4642      	mov	r2, r8
 8006008:	e7e1      	b.n	8005fce <_printf_float+0x3f2>
 800600a:	2301      	movs	r3, #1
 800600c:	464a      	mov	r2, r9
 800600e:	4631      	mov	r1, r6
 8006010:	4628      	mov	r0, r5
 8006012:	47b8      	blx	r7
 8006014:	3001      	adds	r0, #1
 8006016:	f43f ae3c 	beq.w	8005c92 <_printf_float+0xb6>
 800601a:	f108 0801 	add.w	r8, r8, #1
 800601e:	68e3      	ldr	r3, [r4, #12]
 8006020:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006022:	1a5b      	subs	r3, r3, r1
 8006024:	4543      	cmp	r3, r8
 8006026:	dcf0      	bgt.n	800600a <_printf_float+0x42e>
 8006028:	e6fd      	b.n	8005e26 <_printf_float+0x24a>
 800602a:	f04f 0800 	mov.w	r8, #0
 800602e:	f104 0919 	add.w	r9, r4, #25
 8006032:	e7f4      	b.n	800601e <_printf_float+0x442>

08006034 <_printf_common>:
 8006034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006038:	4616      	mov	r6, r2
 800603a:	4698      	mov	r8, r3
 800603c:	688a      	ldr	r2, [r1, #8]
 800603e:	690b      	ldr	r3, [r1, #16]
 8006040:	4607      	mov	r7, r0
 8006042:	4293      	cmp	r3, r2
 8006044:	bfb8      	it	lt
 8006046:	4613      	movlt	r3, r2
 8006048:	6033      	str	r3, [r6, #0]
 800604a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800604e:	460c      	mov	r4, r1
 8006050:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006054:	b10a      	cbz	r2, 800605a <_printf_common+0x26>
 8006056:	3301      	adds	r3, #1
 8006058:	6033      	str	r3, [r6, #0]
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	0699      	lsls	r1, r3, #26
 800605e:	bf42      	ittt	mi
 8006060:	6833      	ldrmi	r3, [r6, #0]
 8006062:	3302      	addmi	r3, #2
 8006064:	6033      	strmi	r3, [r6, #0]
 8006066:	6825      	ldr	r5, [r4, #0]
 8006068:	f015 0506 	ands.w	r5, r5, #6
 800606c:	d106      	bne.n	800607c <_printf_common+0x48>
 800606e:	f104 0a19 	add.w	sl, r4, #25
 8006072:	68e3      	ldr	r3, [r4, #12]
 8006074:	6832      	ldr	r2, [r6, #0]
 8006076:	1a9b      	subs	r3, r3, r2
 8006078:	42ab      	cmp	r3, r5
 800607a:	dc2b      	bgt.n	80060d4 <_printf_common+0xa0>
 800607c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006080:	6822      	ldr	r2, [r4, #0]
 8006082:	3b00      	subs	r3, #0
 8006084:	bf18      	it	ne
 8006086:	2301      	movne	r3, #1
 8006088:	0692      	lsls	r2, r2, #26
 800608a:	d430      	bmi.n	80060ee <_printf_common+0xba>
 800608c:	4641      	mov	r1, r8
 800608e:	4638      	mov	r0, r7
 8006090:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006094:	47c8      	blx	r9
 8006096:	3001      	adds	r0, #1
 8006098:	d023      	beq.n	80060e2 <_printf_common+0xae>
 800609a:	6823      	ldr	r3, [r4, #0]
 800609c:	6922      	ldr	r2, [r4, #16]
 800609e:	f003 0306 	and.w	r3, r3, #6
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	bf14      	ite	ne
 80060a6:	2500      	movne	r5, #0
 80060a8:	6833      	ldreq	r3, [r6, #0]
 80060aa:	f04f 0600 	mov.w	r6, #0
 80060ae:	bf08      	it	eq
 80060b0:	68e5      	ldreq	r5, [r4, #12]
 80060b2:	f104 041a 	add.w	r4, r4, #26
 80060b6:	bf08      	it	eq
 80060b8:	1aed      	subeq	r5, r5, r3
 80060ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80060be:	bf08      	it	eq
 80060c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060c4:	4293      	cmp	r3, r2
 80060c6:	bfc4      	itt	gt
 80060c8:	1a9b      	subgt	r3, r3, r2
 80060ca:	18ed      	addgt	r5, r5, r3
 80060cc:	42b5      	cmp	r5, r6
 80060ce:	d11a      	bne.n	8006106 <_printf_common+0xd2>
 80060d0:	2000      	movs	r0, #0
 80060d2:	e008      	b.n	80060e6 <_printf_common+0xb2>
 80060d4:	2301      	movs	r3, #1
 80060d6:	4652      	mov	r2, sl
 80060d8:	4641      	mov	r1, r8
 80060da:	4638      	mov	r0, r7
 80060dc:	47c8      	blx	r9
 80060de:	3001      	adds	r0, #1
 80060e0:	d103      	bne.n	80060ea <_printf_common+0xb6>
 80060e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ea:	3501      	adds	r5, #1
 80060ec:	e7c1      	b.n	8006072 <_printf_common+0x3e>
 80060ee:	2030      	movs	r0, #48	@ 0x30
 80060f0:	18e1      	adds	r1, r4, r3
 80060f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80060f6:	1c5a      	adds	r2, r3, #1
 80060f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80060fc:	4422      	add	r2, r4
 80060fe:	3302      	adds	r3, #2
 8006100:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006104:	e7c2      	b.n	800608c <_printf_common+0x58>
 8006106:	2301      	movs	r3, #1
 8006108:	4622      	mov	r2, r4
 800610a:	4641      	mov	r1, r8
 800610c:	4638      	mov	r0, r7
 800610e:	47c8      	blx	r9
 8006110:	3001      	adds	r0, #1
 8006112:	d0e6      	beq.n	80060e2 <_printf_common+0xae>
 8006114:	3601      	adds	r6, #1
 8006116:	e7d9      	b.n	80060cc <_printf_common+0x98>

08006118 <_printf_i>:
 8006118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800611c:	7e0f      	ldrb	r7, [r1, #24]
 800611e:	4691      	mov	r9, r2
 8006120:	2f78      	cmp	r7, #120	@ 0x78
 8006122:	4680      	mov	r8, r0
 8006124:	460c      	mov	r4, r1
 8006126:	469a      	mov	sl, r3
 8006128:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800612a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800612e:	d807      	bhi.n	8006140 <_printf_i+0x28>
 8006130:	2f62      	cmp	r7, #98	@ 0x62
 8006132:	d80a      	bhi.n	800614a <_printf_i+0x32>
 8006134:	2f00      	cmp	r7, #0
 8006136:	f000 80d3 	beq.w	80062e0 <_printf_i+0x1c8>
 800613a:	2f58      	cmp	r7, #88	@ 0x58
 800613c:	f000 80ba 	beq.w	80062b4 <_printf_i+0x19c>
 8006140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006148:	e03a      	b.n	80061c0 <_printf_i+0xa8>
 800614a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800614e:	2b15      	cmp	r3, #21
 8006150:	d8f6      	bhi.n	8006140 <_printf_i+0x28>
 8006152:	a101      	add	r1, pc, #4	@ (adr r1, 8006158 <_printf_i+0x40>)
 8006154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006158:	080061b1 	.word	0x080061b1
 800615c:	080061c5 	.word	0x080061c5
 8006160:	08006141 	.word	0x08006141
 8006164:	08006141 	.word	0x08006141
 8006168:	08006141 	.word	0x08006141
 800616c:	08006141 	.word	0x08006141
 8006170:	080061c5 	.word	0x080061c5
 8006174:	08006141 	.word	0x08006141
 8006178:	08006141 	.word	0x08006141
 800617c:	08006141 	.word	0x08006141
 8006180:	08006141 	.word	0x08006141
 8006184:	080062c7 	.word	0x080062c7
 8006188:	080061ef 	.word	0x080061ef
 800618c:	08006281 	.word	0x08006281
 8006190:	08006141 	.word	0x08006141
 8006194:	08006141 	.word	0x08006141
 8006198:	080062e9 	.word	0x080062e9
 800619c:	08006141 	.word	0x08006141
 80061a0:	080061ef 	.word	0x080061ef
 80061a4:	08006141 	.word	0x08006141
 80061a8:	08006141 	.word	0x08006141
 80061ac:	08006289 	.word	0x08006289
 80061b0:	6833      	ldr	r3, [r6, #0]
 80061b2:	1d1a      	adds	r2, r3, #4
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	6032      	str	r2, [r6, #0]
 80061b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80061c0:	2301      	movs	r3, #1
 80061c2:	e09e      	b.n	8006302 <_printf_i+0x1ea>
 80061c4:	6833      	ldr	r3, [r6, #0]
 80061c6:	6820      	ldr	r0, [r4, #0]
 80061c8:	1d19      	adds	r1, r3, #4
 80061ca:	6031      	str	r1, [r6, #0]
 80061cc:	0606      	lsls	r6, r0, #24
 80061ce:	d501      	bpl.n	80061d4 <_printf_i+0xbc>
 80061d0:	681d      	ldr	r5, [r3, #0]
 80061d2:	e003      	b.n	80061dc <_printf_i+0xc4>
 80061d4:	0645      	lsls	r5, r0, #25
 80061d6:	d5fb      	bpl.n	80061d0 <_printf_i+0xb8>
 80061d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80061dc:	2d00      	cmp	r5, #0
 80061de:	da03      	bge.n	80061e8 <_printf_i+0xd0>
 80061e0:	232d      	movs	r3, #45	@ 0x2d
 80061e2:	426d      	negs	r5, r5
 80061e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061e8:	230a      	movs	r3, #10
 80061ea:	4859      	ldr	r0, [pc, #356]	@ (8006350 <_printf_i+0x238>)
 80061ec:	e011      	b.n	8006212 <_printf_i+0xfa>
 80061ee:	6821      	ldr	r1, [r4, #0]
 80061f0:	6833      	ldr	r3, [r6, #0]
 80061f2:	0608      	lsls	r0, r1, #24
 80061f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80061f8:	d402      	bmi.n	8006200 <_printf_i+0xe8>
 80061fa:	0649      	lsls	r1, r1, #25
 80061fc:	bf48      	it	mi
 80061fe:	b2ad      	uxthmi	r5, r5
 8006200:	2f6f      	cmp	r7, #111	@ 0x6f
 8006202:	6033      	str	r3, [r6, #0]
 8006204:	bf14      	ite	ne
 8006206:	230a      	movne	r3, #10
 8006208:	2308      	moveq	r3, #8
 800620a:	4851      	ldr	r0, [pc, #324]	@ (8006350 <_printf_i+0x238>)
 800620c:	2100      	movs	r1, #0
 800620e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006212:	6866      	ldr	r6, [r4, #4]
 8006214:	2e00      	cmp	r6, #0
 8006216:	bfa8      	it	ge
 8006218:	6821      	ldrge	r1, [r4, #0]
 800621a:	60a6      	str	r6, [r4, #8]
 800621c:	bfa4      	itt	ge
 800621e:	f021 0104 	bicge.w	r1, r1, #4
 8006222:	6021      	strge	r1, [r4, #0]
 8006224:	b90d      	cbnz	r5, 800622a <_printf_i+0x112>
 8006226:	2e00      	cmp	r6, #0
 8006228:	d04b      	beq.n	80062c2 <_printf_i+0x1aa>
 800622a:	4616      	mov	r6, r2
 800622c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006230:	fb03 5711 	mls	r7, r3, r1, r5
 8006234:	5dc7      	ldrb	r7, [r0, r7]
 8006236:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800623a:	462f      	mov	r7, r5
 800623c:	42bb      	cmp	r3, r7
 800623e:	460d      	mov	r5, r1
 8006240:	d9f4      	bls.n	800622c <_printf_i+0x114>
 8006242:	2b08      	cmp	r3, #8
 8006244:	d10b      	bne.n	800625e <_printf_i+0x146>
 8006246:	6823      	ldr	r3, [r4, #0]
 8006248:	07df      	lsls	r7, r3, #31
 800624a:	d508      	bpl.n	800625e <_printf_i+0x146>
 800624c:	6923      	ldr	r3, [r4, #16]
 800624e:	6861      	ldr	r1, [r4, #4]
 8006250:	4299      	cmp	r1, r3
 8006252:	bfde      	ittt	le
 8006254:	2330      	movle	r3, #48	@ 0x30
 8006256:	f806 3c01 	strble.w	r3, [r6, #-1]
 800625a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800625e:	1b92      	subs	r2, r2, r6
 8006260:	6122      	str	r2, [r4, #16]
 8006262:	464b      	mov	r3, r9
 8006264:	4621      	mov	r1, r4
 8006266:	4640      	mov	r0, r8
 8006268:	f8cd a000 	str.w	sl, [sp]
 800626c:	aa03      	add	r2, sp, #12
 800626e:	f7ff fee1 	bl	8006034 <_printf_common>
 8006272:	3001      	adds	r0, #1
 8006274:	d14a      	bne.n	800630c <_printf_i+0x1f4>
 8006276:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800627a:	b004      	add	sp, #16
 800627c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006280:	6823      	ldr	r3, [r4, #0]
 8006282:	f043 0320 	orr.w	r3, r3, #32
 8006286:	6023      	str	r3, [r4, #0]
 8006288:	2778      	movs	r7, #120	@ 0x78
 800628a:	4832      	ldr	r0, [pc, #200]	@ (8006354 <_printf_i+0x23c>)
 800628c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	6831      	ldr	r1, [r6, #0]
 8006294:	061f      	lsls	r7, r3, #24
 8006296:	f851 5b04 	ldr.w	r5, [r1], #4
 800629a:	d402      	bmi.n	80062a2 <_printf_i+0x18a>
 800629c:	065f      	lsls	r7, r3, #25
 800629e:	bf48      	it	mi
 80062a0:	b2ad      	uxthmi	r5, r5
 80062a2:	6031      	str	r1, [r6, #0]
 80062a4:	07d9      	lsls	r1, r3, #31
 80062a6:	bf44      	itt	mi
 80062a8:	f043 0320 	orrmi.w	r3, r3, #32
 80062ac:	6023      	strmi	r3, [r4, #0]
 80062ae:	b11d      	cbz	r5, 80062b8 <_printf_i+0x1a0>
 80062b0:	2310      	movs	r3, #16
 80062b2:	e7ab      	b.n	800620c <_printf_i+0xf4>
 80062b4:	4826      	ldr	r0, [pc, #152]	@ (8006350 <_printf_i+0x238>)
 80062b6:	e7e9      	b.n	800628c <_printf_i+0x174>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	f023 0320 	bic.w	r3, r3, #32
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	e7f6      	b.n	80062b0 <_printf_i+0x198>
 80062c2:	4616      	mov	r6, r2
 80062c4:	e7bd      	b.n	8006242 <_printf_i+0x12a>
 80062c6:	6833      	ldr	r3, [r6, #0]
 80062c8:	6825      	ldr	r5, [r4, #0]
 80062ca:	1d18      	adds	r0, r3, #4
 80062cc:	6961      	ldr	r1, [r4, #20]
 80062ce:	6030      	str	r0, [r6, #0]
 80062d0:	062e      	lsls	r6, r5, #24
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	d501      	bpl.n	80062da <_printf_i+0x1c2>
 80062d6:	6019      	str	r1, [r3, #0]
 80062d8:	e002      	b.n	80062e0 <_printf_i+0x1c8>
 80062da:	0668      	lsls	r0, r5, #25
 80062dc:	d5fb      	bpl.n	80062d6 <_printf_i+0x1be>
 80062de:	8019      	strh	r1, [r3, #0]
 80062e0:	2300      	movs	r3, #0
 80062e2:	4616      	mov	r6, r2
 80062e4:	6123      	str	r3, [r4, #16]
 80062e6:	e7bc      	b.n	8006262 <_printf_i+0x14a>
 80062e8:	6833      	ldr	r3, [r6, #0]
 80062ea:	2100      	movs	r1, #0
 80062ec:	1d1a      	adds	r2, r3, #4
 80062ee:	6032      	str	r2, [r6, #0]
 80062f0:	681e      	ldr	r6, [r3, #0]
 80062f2:	6862      	ldr	r2, [r4, #4]
 80062f4:	4630      	mov	r0, r6
 80062f6:	f000 fbe4 	bl	8006ac2 <memchr>
 80062fa:	b108      	cbz	r0, 8006300 <_printf_i+0x1e8>
 80062fc:	1b80      	subs	r0, r0, r6
 80062fe:	6060      	str	r0, [r4, #4]
 8006300:	6863      	ldr	r3, [r4, #4]
 8006302:	6123      	str	r3, [r4, #16]
 8006304:	2300      	movs	r3, #0
 8006306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800630a:	e7aa      	b.n	8006262 <_printf_i+0x14a>
 800630c:	4632      	mov	r2, r6
 800630e:	4649      	mov	r1, r9
 8006310:	4640      	mov	r0, r8
 8006312:	6923      	ldr	r3, [r4, #16]
 8006314:	47d0      	blx	sl
 8006316:	3001      	adds	r0, #1
 8006318:	d0ad      	beq.n	8006276 <_printf_i+0x15e>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	079b      	lsls	r3, r3, #30
 800631e:	d413      	bmi.n	8006348 <_printf_i+0x230>
 8006320:	68e0      	ldr	r0, [r4, #12]
 8006322:	9b03      	ldr	r3, [sp, #12]
 8006324:	4298      	cmp	r0, r3
 8006326:	bfb8      	it	lt
 8006328:	4618      	movlt	r0, r3
 800632a:	e7a6      	b.n	800627a <_printf_i+0x162>
 800632c:	2301      	movs	r3, #1
 800632e:	4632      	mov	r2, r6
 8006330:	4649      	mov	r1, r9
 8006332:	4640      	mov	r0, r8
 8006334:	47d0      	blx	sl
 8006336:	3001      	adds	r0, #1
 8006338:	d09d      	beq.n	8006276 <_printf_i+0x15e>
 800633a:	3501      	adds	r5, #1
 800633c:	68e3      	ldr	r3, [r4, #12]
 800633e:	9903      	ldr	r1, [sp, #12]
 8006340:	1a5b      	subs	r3, r3, r1
 8006342:	42ab      	cmp	r3, r5
 8006344:	dcf2      	bgt.n	800632c <_printf_i+0x214>
 8006346:	e7eb      	b.n	8006320 <_printf_i+0x208>
 8006348:	2500      	movs	r5, #0
 800634a:	f104 0619 	add.w	r6, r4, #25
 800634e:	e7f5      	b.n	800633c <_printf_i+0x224>
 8006350:	0800afd9 	.word	0x0800afd9
 8006354:	0800afea 	.word	0x0800afea

08006358 <_scanf_float>:
 8006358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635c:	b087      	sub	sp, #28
 800635e:	9303      	str	r3, [sp, #12]
 8006360:	688b      	ldr	r3, [r1, #8]
 8006362:	4617      	mov	r7, r2
 8006364:	1e5a      	subs	r2, r3, #1
 8006366:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800636a:	bf82      	ittt	hi
 800636c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006370:	eb03 0b05 	addhi.w	fp, r3, r5
 8006374:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006378:	460a      	mov	r2, r1
 800637a:	f04f 0500 	mov.w	r5, #0
 800637e:	bf88      	it	hi
 8006380:	608b      	strhi	r3, [r1, #8]
 8006382:	680b      	ldr	r3, [r1, #0]
 8006384:	4680      	mov	r8, r0
 8006386:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800638a:	f842 3b1c 	str.w	r3, [r2], #28
 800638e:	460c      	mov	r4, r1
 8006390:	bf98      	it	ls
 8006392:	f04f 0b00 	movls.w	fp, #0
 8006396:	4616      	mov	r6, r2
 8006398:	46aa      	mov	sl, r5
 800639a:	46a9      	mov	r9, r5
 800639c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80063a0:	9201      	str	r2, [sp, #4]
 80063a2:	9502      	str	r5, [sp, #8]
 80063a4:	68a2      	ldr	r2, [r4, #8]
 80063a6:	b152      	cbz	r2, 80063be <_scanf_float+0x66>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	781b      	ldrb	r3, [r3, #0]
 80063ac:	2b4e      	cmp	r3, #78	@ 0x4e
 80063ae:	d865      	bhi.n	800647c <_scanf_float+0x124>
 80063b0:	2b40      	cmp	r3, #64	@ 0x40
 80063b2:	d83d      	bhi.n	8006430 <_scanf_float+0xd8>
 80063b4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80063b8:	b2c8      	uxtb	r0, r1
 80063ba:	280e      	cmp	r0, #14
 80063bc:	d93b      	bls.n	8006436 <_scanf_float+0xde>
 80063be:	f1b9 0f00 	cmp.w	r9, #0
 80063c2:	d003      	beq.n	80063cc <_scanf_float+0x74>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80063d0:	f1ba 0f01 	cmp.w	sl, #1
 80063d4:	f200 8118 	bhi.w	8006608 <_scanf_float+0x2b0>
 80063d8:	9b01      	ldr	r3, [sp, #4]
 80063da:	429e      	cmp	r6, r3
 80063dc:	f200 8109 	bhi.w	80065f2 <_scanf_float+0x29a>
 80063e0:	2001      	movs	r0, #1
 80063e2:	b007      	add	sp, #28
 80063e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80063ec:	2a0d      	cmp	r2, #13
 80063ee:	d8e6      	bhi.n	80063be <_scanf_float+0x66>
 80063f0:	a101      	add	r1, pc, #4	@ (adr r1, 80063f8 <_scanf_float+0xa0>)
 80063f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80063f6:	bf00      	nop
 80063f8:	0800653f 	.word	0x0800653f
 80063fc:	080063bf 	.word	0x080063bf
 8006400:	080063bf 	.word	0x080063bf
 8006404:	080063bf 	.word	0x080063bf
 8006408:	0800659f 	.word	0x0800659f
 800640c:	08006577 	.word	0x08006577
 8006410:	080063bf 	.word	0x080063bf
 8006414:	080063bf 	.word	0x080063bf
 8006418:	0800654d 	.word	0x0800654d
 800641c:	080063bf 	.word	0x080063bf
 8006420:	080063bf 	.word	0x080063bf
 8006424:	080063bf 	.word	0x080063bf
 8006428:	080063bf 	.word	0x080063bf
 800642c:	08006505 	.word	0x08006505
 8006430:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006434:	e7da      	b.n	80063ec <_scanf_float+0x94>
 8006436:	290e      	cmp	r1, #14
 8006438:	d8c1      	bhi.n	80063be <_scanf_float+0x66>
 800643a:	a001      	add	r0, pc, #4	@ (adr r0, 8006440 <_scanf_float+0xe8>)
 800643c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006440:	080064f5 	.word	0x080064f5
 8006444:	080063bf 	.word	0x080063bf
 8006448:	080064f5 	.word	0x080064f5
 800644c:	0800658b 	.word	0x0800658b
 8006450:	080063bf 	.word	0x080063bf
 8006454:	0800649d 	.word	0x0800649d
 8006458:	080064db 	.word	0x080064db
 800645c:	080064db 	.word	0x080064db
 8006460:	080064db 	.word	0x080064db
 8006464:	080064db 	.word	0x080064db
 8006468:	080064db 	.word	0x080064db
 800646c:	080064db 	.word	0x080064db
 8006470:	080064db 	.word	0x080064db
 8006474:	080064db 	.word	0x080064db
 8006478:	080064db 	.word	0x080064db
 800647c:	2b6e      	cmp	r3, #110	@ 0x6e
 800647e:	d809      	bhi.n	8006494 <_scanf_float+0x13c>
 8006480:	2b60      	cmp	r3, #96	@ 0x60
 8006482:	d8b1      	bhi.n	80063e8 <_scanf_float+0x90>
 8006484:	2b54      	cmp	r3, #84	@ 0x54
 8006486:	d07b      	beq.n	8006580 <_scanf_float+0x228>
 8006488:	2b59      	cmp	r3, #89	@ 0x59
 800648a:	d198      	bne.n	80063be <_scanf_float+0x66>
 800648c:	2d07      	cmp	r5, #7
 800648e:	d196      	bne.n	80063be <_scanf_float+0x66>
 8006490:	2508      	movs	r5, #8
 8006492:	e02c      	b.n	80064ee <_scanf_float+0x196>
 8006494:	2b74      	cmp	r3, #116	@ 0x74
 8006496:	d073      	beq.n	8006580 <_scanf_float+0x228>
 8006498:	2b79      	cmp	r3, #121	@ 0x79
 800649a:	e7f6      	b.n	800648a <_scanf_float+0x132>
 800649c:	6821      	ldr	r1, [r4, #0]
 800649e:	05c8      	lsls	r0, r1, #23
 80064a0:	d51b      	bpl.n	80064da <_scanf_float+0x182>
 80064a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80064a6:	6021      	str	r1, [r4, #0]
 80064a8:	f109 0901 	add.w	r9, r9, #1
 80064ac:	f1bb 0f00 	cmp.w	fp, #0
 80064b0:	d003      	beq.n	80064ba <_scanf_float+0x162>
 80064b2:	3201      	adds	r2, #1
 80064b4:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 80064b8:	60a2      	str	r2, [r4, #8]
 80064ba:	68a3      	ldr	r3, [r4, #8]
 80064bc:	3b01      	subs	r3, #1
 80064be:	60a3      	str	r3, [r4, #8]
 80064c0:	6923      	ldr	r3, [r4, #16]
 80064c2:	3301      	adds	r3, #1
 80064c4:	6123      	str	r3, [r4, #16]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	3b01      	subs	r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	607b      	str	r3, [r7, #4]
 80064ce:	f340 8087 	ble.w	80065e0 <_scanf_float+0x288>
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	3301      	adds	r3, #1
 80064d6:	603b      	str	r3, [r7, #0]
 80064d8:	e764      	b.n	80063a4 <_scanf_float+0x4c>
 80064da:	eb1a 0105 	adds.w	r1, sl, r5
 80064de:	f47f af6e 	bne.w	80063be <_scanf_float+0x66>
 80064e2:	460d      	mov	r5, r1
 80064e4:	468a      	mov	sl, r1
 80064e6:	6822      	ldr	r2, [r4, #0]
 80064e8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80064ec:	6022      	str	r2, [r4, #0]
 80064ee:	f806 3b01 	strb.w	r3, [r6], #1
 80064f2:	e7e2      	b.n	80064ba <_scanf_float+0x162>
 80064f4:	6822      	ldr	r2, [r4, #0]
 80064f6:	0610      	lsls	r0, r2, #24
 80064f8:	f57f af61 	bpl.w	80063be <_scanf_float+0x66>
 80064fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006500:	6022      	str	r2, [r4, #0]
 8006502:	e7f4      	b.n	80064ee <_scanf_float+0x196>
 8006504:	f1ba 0f00 	cmp.w	sl, #0
 8006508:	d10e      	bne.n	8006528 <_scanf_float+0x1d0>
 800650a:	f1b9 0f00 	cmp.w	r9, #0
 800650e:	d10e      	bne.n	800652e <_scanf_float+0x1d6>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006516:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800651a:	d108      	bne.n	800652e <_scanf_float+0x1d6>
 800651c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006520:	f04f 0a01 	mov.w	sl, #1
 8006524:	6022      	str	r2, [r4, #0]
 8006526:	e7e2      	b.n	80064ee <_scanf_float+0x196>
 8006528:	f1ba 0f02 	cmp.w	sl, #2
 800652c:	d055      	beq.n	80065da <_scanf_float+0x282>
 800652e:	2d01      	cmp	r5, #1
 8006530:	d002      	beq.n	8006538 <_scanf_float+0x1e0>
 8006532:	2d04      	cmp	r5, #4
 8006534:	f47f af43 	bne.w	80063be <_scanf_float+0x66>
 8006538:	3501      	adds	r5, #1
 800653a:	b2ed      	uxtb	r5, r5
 800653c:	e7d7      	b.n	80064ee <_scanf_float+0x196>
 800653e:	f1ba 0f01 	cmp.w	sl, #1
 8006542:	f47f af3c 	bne.w	80063be <_scanf_float+0x66>
 8006546:	f04f 0a02 	mov.w	sl, #2
 800654a:	e7d0      	b.n	80064ee <_scanf_float+0x196>
 800654c:	b97d      	cbnz	r5, 800656e <_scanf_float+0x216>
 800654e:	f1b9 0f00 	cmp.w	r9, #0
 8006552:	f47f af37 	bne.w	80063c4 <_scanf_float+0x6c>
 8006556:	6822      	ldr	r2, [r4, #0]
 8006558:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800655c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006560:	f040 8103 	bne.w	800676a <_scanf_float+0x412>
 8006564:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006568:	2501      	movs	r5, #1
 800656a:	6022      	str	r2, [r4, #0]
 800656c:	e7bf      	b.n	80064ee <_scanf_float+0x196>
 800656e:	2d03      	cmp	r5, #3
 8006570:	d0e2      	beq.n	8006538 <_scanf_float+0x1e0>
 8006572:	2d05      	cmp	r5, #5
 8006574:	e7de      	b.n	8006534 <_scanf_float+0x1dc>
 8006576:	2d02      	cmp	r5, #2
 8006578:	f47f af21 	bne.w	80063be <_scanf_float+0x66>
 800657c:	2503      	movs	r5, #3
 800657e:	e7b6      	b.n	80064ee <_scanf_float+0x196>
 8006580:	2d06      	cmp	r5, #6
 8006582:	f47f af1c 	bne.w	80063be <_scanf_float+0x66>
 8006586:	2507      	movs	r5, #7
 8006588:	e7b1      	b.n	80064ee <_scanf_float+0x196>
 800658a:	6822      	ldr	r2, [r4, #0]
 800658c:	0591      	lsls	r1, r2, #22
 800658e:	f57f af16 	bpl.w	80063be <_scanf_float+0x66>
 8006592:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006596:	6022      	str	r2, [r4, #0]
 8006598:	f8cd 9008 	str.w	r9, [sp, #8]
 800659c:	e7a7      	b.n	80064ee <_scanf_float+0x196>
 800659e:	6822      	ldr	r2, [r4, #0]
 80065a0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80065a4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80065a8:	d006      	beq.n	80065b8 <_scanf_float+0x260>
 80065aa:	0550      	lsls	r0, r2, #21
 80065ac:	f57f af07 	bpl.w	80063be <_scanf_float+0x66>
 80065b0:	f1b9 0f00 	cmp.w	r9, #0
 80065b4:	f000 80d9 	beq.w	800676a <_scanf_float+0x412>
 80065b8:	0591      	lsls	r1, r2, #22
 80065ba:	bf58      	it	pl
 80065bc:	9902      	ldrpl	r1, [sp, #8]
 80065be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80065c2:	bf58      	it	pl
 80065c4:	eba9 0101 	subpl.w	r1, r9, r1
 80065c8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80065cc:	f04f 0900 	mov.w	r9, #0
 80065d0:	bf58      	it	pl
 80065d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80065d6:	6022      	str	r2, [r4, #0]
 80065d8:	e789      	b.n	80064ee <_scanf_float+0x196>
 80065da:	f04f 0a03 	mov.w	sl, #3
 80065de:	e786      	b.n	80064ee <_scanf_float+0x196>
 80065e0:	4639      	mov	r1, r7
 80065e2:	4640      	mov	r0, r8
 80065e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80065e8:	4798      	blx	r3
 80065ea:	2800      	cmp	r0, #0
 80065ec:	f43f aeda 	beq.w	80063a4 <_scanf_float+0x4c>
 80065f0:	e6e5      	b.n	80063be <_scanf_float+0x66>
 80065f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065f6:	463a      	mov	r2, r7
 80065f8:	4640      	mov	r0, r8
 80065fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80065fe:	4798      	blx	r3
 8006600:	6923      	ldr	r3, [r4, #16]
 8006602:	3b01      	subs	r3, #1
 8006604:	6123      	str	r3, [r4, #16]
 8006606:	e6e7      	b.n	80063d8 <_scanf_float+0x80>
 8006608:	1e6b      	subs	r3, r5, #1
 800660a:	2b06      	cmp	r3, #6
 800660c:	d824      	bhi.n	8006658 <_scanf_float+0x300>
 800660e:	2d02      	cmp	r5, #2
 8006610:	d836      	bhi.n	8006680 <_scanf_float+0x328>
 8006612:	9b01      	ldr	r3, [sp, #4]
 8006614:	429e      	cmp	r6, r3
 8006616:	f67f aee3 	bls.w	80063e0 <_scanf_float+0x88>
 800661a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800661e:	463a      	mov	r2, r7
 8006620:	4640      	mov	r0, r8
 8006622:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006626:	4798      	blx	r3
 8006628:	6923      	ldr	r3, [r4, #16]
 800662a:	3b01      	subs	r3, #1
 800662c:	6123      	str	r3, [r4, #16]
 800662e:	e7f0      	b.n	8006612 <_scanf_float+0x2ba>
 8006630:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006634:	463a      	mov	r2, r7
 8006636:	4640      	mov	r0, r8
 8006638:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800663c:	4798      	blx	r3
 800663e:	6923      	ldr	r3, [r4, #16]
 8006640:	3b01      	subs	r3, #1
 8006642:	6123      	str	r3, [r4, #16]
 8006644:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006648:	fa5f fa8a 	uxtb.w	sl, sl
 800664c:	f1ba 0f02 	cmp.w	sl, #2
 8006650:	d1ee      	bne.n	8006630 <_scanf_float+0x2d8>
 8006652:	3d03      	subs	r5, #3
 8006654:	b2ed      	uxtb	r5, r5
 8006656:	1b76      	subs	r6, r6, r5
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	05da      	lsls	r2, r3, #23
 800665c:	d530      	bpl.n	80066c0 <_scanf_float+0x368>
 800665e:	055b      	lsls	r3, r3, #21
 8006660:	d511      	bpl.n	8006686 <_scanf_float+0x32e>
 8006662:	9b01      	ldr	r3, [sp, #4]
 8006664:	429e      	cmp	r6, r3
 8006666:	f67f aebb 	bls.w	80063e0 <_scanf_float+0x88>
 800666a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800666e:	463a      	mov	r2, r7
 8006670:	4640      	mov	r0, r8
 8006672:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006676:	4798      	blx	r3
 8006678:	6923      	ldr	r3, [r4, #16]
 800667a:	3b01      	subs	r3, #1
 800667c:	6123      	str	r3, [r4, #16]
 800667e:	e7f0      	b.n	8006662 <_scanf_float+0x30a>
 8006680:	46aa      	mov	sl, r5
 8006682:	46b3      	mov	fp, r6
 8006684:	e7de      	b.n	8006644 <_scanf_float+0x2ec>
 8006686:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800668a:	6923      	ldr	r3, [r4, #16]
 800668c:	2965      	cmp	r1, #101	@ 0x65
 800668e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006692:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8006696:	6123      	str	r3, [r4, #16]
 8006698:	d00c      	beq.n	80066b4 <_scanf_float+0x35c>
 800669a:	2945      	cmp	r1, #69	@ 0x45
 800669c:	d00a      	beq.n	80066b4 <_scanf_float+0x35c>
 800669e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066a2:	463a      	mov	r2, r7
 80066a4:	4640      	mov	r0, r8
 80066a6:	4798      	blx	r3
 80066a8:	6923      	ldr	r3, [r4, #16]
 80066aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80066ae:	3b01      	subs	r3, #1
 80066b0:	1eb5      	subs	r5, r6, #2
 80066b2:	6123      	str	r3, [r4, #16]
 80066b4:	463a      	mov	r2, r7
 80066b6:	4640      	mov	r0, r8
 80066b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80066bc:	4798      	blx	r3
 80066be:	462e      	mov	r6, r5
 80066c0:	6822      	ldr	r2, [r4, #0]
 80066c2:	f012 0210 	ands.w	r2, r2, #16
 80066c6:	d001      	beq.n	80066cc <_scanf_float+0x374>
 80066c8:	2000      	movs	r0, #0
 80066ca:	e68a      	b.n	80063e2 <_scanf_float+0x8a>
 80066cc:	7032      	strb	r2, [r6, #0]
 80066ce:	6823      	ldr	r3, [r4, #0]
 80066d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d8:	d11c      	bne.n	8006714 <_scanf_float+0x3bc>
 80066da:	9b02      	ldr	r3, [sp, #8]
 80066dc:	454b      	cmp	r3, r9
 80066de:	eba3 0209 	sub.w	r2, r3, r9
 80066e2:	d123      	bne.n	800672c <_scanf_float+0x3d4>
 80066e4:	2200      	movs	r2, #0
 80066e6:	4640      	mov	r0, r8
 80066e8:	9901      	ldr	r1, [sp, #4]
 80066ea:	f002 fbed 	bl	8008ec8 <_strtod_r>
 80066ee:	9b03      	ldr	r3, [sp, #12]
 80066f0:	6825      	ldr	r5, [r4, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f015 0f02 	tst.w	r5, #2
 80066f8:	4606      	mov	r6, r0
 80066fa:	460f      	mov	r7, r1
 80066fc:	f103 0204 	add.w	r2, r3, #4
 8006700:	d01f      	beq.n	8006742 <_scanf_float+0x3ea>
 8006702:	9903      	ldr	r1, [sp, #12]
 8006704:	600a      	str	r2, [r1, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	e9c3 6700 	strd	r6, r7, [r3]
 800670c:	68e3      	ldr	r3, [r4, #12]
 800670e:	3301      	adds	r3, #1
 8006710:	60e3      	str	r3, [r4, #12]
 8006712:	e7d9      	b.n	80066c8 <_scanf_float+0x370>
 8006714:	9b04      	ldr	r3, [sp, #16]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0e4      	beq.n	80066e4 <_scanf_float+0x38c>
 800671a:	9905      	ldr	r1, [sp, #20]
 800671c:	230a      	movs	r3, #10
 800671e:	4640      	mov	r0, r8
 8006720:	3101      	adds	r1, #1
 8006722:	f002 fc51 	bl	8008fc8 <_strtol_r>
 8006726:	9b04      	ldr	r3, [sp, #16]
 8006728:	9e05      	ldr	r6, [sp, #20]
 800672a:	1ac2      	subs	r2, r0, r3
 800672c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006730:	429e      	cmp	r6, r3
 8006732:	bf28      	it	cs
 8006734:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006738:	4630      	mov	r0, r6
 800673a:	490d      	ldr	r1, [pc, #52]	@ (8006770 <_scanf_float+0x418>)
 800673c:	f000 f8de 	bl	80068fc <siprintf>
 8006740:	e7d0      	b.n	80066e4 <_scanf_float+0x38c>
 8006742:	076d      	lsls	r5, r5, #29
 8006744:	d4dd      	bmi.n	8006702 <_scanf_float+0x3aa>
 8006746:	9d03      	ldr	r5, [sp, #12]
 8006748:	602a      	str	r2, [r5, #0]
 800674a:	681d      	ldr	r5, [r3, #0]
 800674c:	4602      	mov	r2, r0
 800674e:	460b      	mov	r3, r1
 8006750:	f7fa f95c 	bl	8000a0c <__aeabi_dcmpun>
 8006754:	b120      	cbz	r0, 8006760 <_scanf_float+0x408>
 8006756:	4807      	ldr	r0, [pc, #28]	@ (8006774 <_scanf_float+0x41c>)
 8006758:	f000 f9c2 	bl	8006ae0 <nanf>
 800675c:	6028      	str	r0, [r5, #0]
 800675e:	e7d5      	b.n	800670c <_scanf_float+0x3b4>
 8006760:	4630      	mov	r0, r6
 8006762:	4639      	mov	r1, r7
 8006764:	f7fa f9b0 	bl	8000ac8 <__aeabi_d2f>
 8006768:	e7f8      	b.n	800675c <_scanf_float+0x404>
 800676a:	f04f 0900 	mov.w	r9, #0
 800676e:	e62d      	b.n	80063cc <_scanf_float+0x74>
 8006770:	0800affb 	.word	0x0800affb
 8006774:	0800b294 	.word	0x0800b294

08006778 <std>:
 8006778:	2300      	movs	r3, #0
 800677a:	b510      	push	{r4, lr}
 800677c:	4604      	mov	r4, r0
 800677e:	e9c0 3300 	strd	r3, r3, [r0]
 8006782:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006786:	6083      	str	r3, [r0, #8]
 8006788:	8181      	strh	r1, [r0, #12]
 800678a:	6643      	str	r3, [r0, #100]	@ 0x64
 800678c:	81c2      	strh	r2, [r0, #14]
 800678e:	6183      	str	r3, [r0, #24]
 8006790:	4619      	mov	r1, r3
 8006792:	2208      	movs	r2, #8
 8006794:	305c      	adds	r0, #92	@ 0x5c
 8006796:	f000 f914 	bl	80069c2 <memset>
 800679a:	4b0d      	ldr	r3, [pc, #52]	@ (80067d0 <std+0x58>)
 800679c:	6224      	str	r4, [r4, #32]
 800679e:	6263      	str	r3, [r4, #36]	@ 0x24
 80067a0:	4b0c      	ldr	r3, [pc, #48]	@ (80067d4 <std+0x5c>)
 80067a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067a4:	4b0c      	ldr	r3, [pc, #48]	@ (80067d8 <std+0x60>)
 80067a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067a8:	4b0c      	ldr	r3, [pc, #48]	@ (80067dc <std+0x64>)
 80067aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80067ac:	4b0c      	ldr	r3, [pc, #48]	@ (80067e0 <std+0x68>)
 80067ae:	429c      	cmp	r4, r3
 80067b0:	d006      	beq.n	80067c0 <std+0x48>
 80067b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067b6:	4294      	cmp	r4, r2
 80067b8:	d002      	beq.n	80067c0 <std+0x48>
 80067ba:	33d0      	adds	r3, #208	@ 0xd0
 80067bc:	429c      	cmp	r4, r3
 80067be:	d105      	bne.n	80067cc <std+0x54>
 80067c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067c8:	f000 b978 	b.w	8006abc <__retarget_lock_init_recursive>
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	bf00      	nop
 80067d0:	0800693d 	.word	0x0800693d
 80067d4:	0800695f 	.word	0x0800695f
 80067d8:	08006997 	.word	0x08006997
 80067dc:	080069bb 	.word	0x080069bb
 80067e0:	200008d8 	.word	0x200008d8

080067e4 <stdio_exit_handler>:
 80067e4:	4a02      	ldr	r2, [pc, #8]	@ (80067f0 <stdio_exit_handler+0xc>)
 80067e6:	4903      	ldr	r1, [pc, #12]	@ (80067f4 <stdio_exit_handler+0x10>)
 80067e8:	4803      	ldr	r0, [pc, #12]	@ (80067f8 <stdio_exit_handler+0x14>)
 80067ea:	f000 b869 	b.w	80068c0 <_fwalk_sglue>
 80067ee:	bf00      	nop
 80067f0:	2000009c 	.word	0x2000009c
 80067f4:	0800937d 	.word	0x0800937d
 80067f8:	200000ac 	.word	0x200000ac

080067fc <cleanup_stdio>:
 80067fc:	6841      	ldr	r1, [r0, #4]
 80067fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006830 <cleanup_stdio+0x34>)
 8006800:	b510      	push	{r4, lr}
 8006802:	4299      	cmp	r1, r3
 8006804:	4604      	mov	r4, r0
 8006806:	d001      	beq.n	800680c <cleanup_stdio+0x10>
 8006808:	f002 fdb8 	bl	800937c <_fflush_r>
 800680c:	68a1      	ldr	r1, [r4, #8]
 800680e:	4b09      	ldr	r3, [pc, #36]	@ (8006834 <cleanup_stdio+0x38>)
 8006810:	4299      	cmp	r1, r3
 8006812:	d002      	beq.n	800681a <cleanup_stdio+0x1e>
 8006814:	4620      	mov	r0, r4
 8006816:	f002 fdb1 	bl	800937c <_fflush_r>
 800681a:	68e1      	ldr	r1, [r4, #12]
 800681c:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <cleanup_stdio+0x3c>)
 800681e:	4299      	cmp	r1, r3
 8006820:	d004      	beq.n	800682c <cleanup_stdio+0x30>
 8006822:	4620      	mov	r0, r4
 8006824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006828:	f002 bda8 	b.w	800937c <_fflush_r>
 800682c:	bd10      	pop	{r4, pc}
 800682e:	bf00      	nop
 8006830:	200008d8 	.word	0x200008d8
 8006834:	20000940 	.word	0x20000940
 8006838:	200009a8 	.word	0x200009a8

0800683c <global_stdio_init.part.0>:
 800683c:	b510      	push	{r4, lr}
 800683e:	4b0b      	ldr	r3, [pc, #44]	@ (800686c <global_stdio_init.part.0+0x30>)
 8006840:	4c0b      	ldr	r4, [pc, #44]	@ (8006870 <global_stdio_init.part.0+0x34>)
 8006842:	4a0c      	ldr	r2, [pc, #48]	@ (8006874 <global_stdio_init.part.0+0x38>)
 8006844:	4620      	mov	r0, r4
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	2104      	movs	r1, #4
 800684a:	2200      	movs	r2, #0
 800684c:	f7ff ff94 	bl	8006778 <std>
 8006850:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006854:	2201      	movs	r2, #1
 8006856:	2109      	movs	r1, #9
 8006858:	f7ff ff8e 	bl	8006778 <std>
 800685c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006860:	2202      	movs	r2, #2
 8006862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006866:	2112      	movs	r1, #18
 8006868:	f7ff bf86 	b.w	8006778 <std>
 800686c:	20000a10 	.word	0x20000a10
 8006870:	200008d8 	.word	0x200008d8
 8006874:	080067e5 	.word	0x080067e5

08006878 <__sfp_lock_acquire>:
 8006878:	4801      	ldr	r0, [pc, #4]	@ (8006880 <__sfp_lock_acquire+0x8>)
 800687a:	f000 b920 	b.w	8006abe <__retarget_lock_acquire_recursive>
 800687e:	bf00      	nop
 8006880:	20000a19 	.word	0x20000a19

08006884 <__sfp_lock_release>:
 8006884:	4801      	ldr	r0, [pc, #4]	@ (800688c <__sfp_lock_release+0x8>)
 8006886:	f000 b91b 	b.w	8006ac0 <__retarget_lock_release_recursive>
 800688a:	bf00      	nop
 800688c:	20000a19 	.word	0x20000a19

08006890 <__sinit>:
 8006890:	b510      	push	{r4, lr}
 8006892:	4604      	mov	r4, r0
 8006894:	f7ff fff0 	bl	8006878 <__sfp_lock_acquire>
 8006898:	6a23      	ldr	r3, [r4, #32]
 800689a:	b11b      	cbz	r3, 80068a4 <__sinit+0x14>
 800689c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a0:	f7ff bff0 	b.w	8006884 <__sfp_lock_release>
 80068a4:	4b04      	ldr	r3, [pc, #16]	@ (80068b8 <__sinit+0x28>)
 80068a6:	6223      	str	r3, [r4, #32]
 80068a8:	4b04      	ldr	r3, [pc, #16]	@ (80068bc <__sinit+0x2c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d1f5      	bne.n	800689c <__sinit+0xc>
 80068b0:	f7ff ffc4 	bl	800683c <global_stdio_init.part.0>
 80068b4:	e7f2      	b.n	800689c <__sinit+0xc>
 80068b6:	bf00      	nop
 80068b8:	080067fd 	.word	0x080067fd
 80068bc:	20000a10 	.word	0x20000a10

080068c0 <_fwalk_sglue>:
 80068c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068c4:	4607      	mov	r7, r0
 80068c6:	4688      	mov	r8, r1
 80068c8:	4614      	mov	r4, r2
 80068ca:	2600      	movs	r6, #0
 80068cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068d0:	f1b9 0901 	subs.w	r9, r9, #1
 80068d4:	d505      	bpl.n	80068e2 <_fwalk_sglue+0x22>
 80068d6:	6824      	ldr	r4, [r4, #0]
 80068d8:	2c00      	cmp	r4, #0
 80068da:	d1f7      	bne.n	80068cc <_fwalk_sglue+0xc>
 80068dc:	4630      	mov	r0, r6
 80068de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068e2:	89ab      	ldrh	r3, [r5, #12]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d907      	bls.n	80068f8 <_fwalk_sglue+0x38>
 80068e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068ec:	3301      	adds	r3, #1
 80068ee:	d003      	beq.n	80068f8 <_fwalk_sglue+0x38>
 80068f0:	4629      	mov	r1, r5
 80068f2:	4638      	mov	r0, r7
 80068f4:	47c0      	blx	r8
 80068f6:	4306      	orrs	r6, r0
 80068f8:	3568      	adds	r5, #104	@ 0x68
 80068fa:	e7e9      	b.n	80068d0 <_fwalk_sglue+0x10>

080068fc <siprintf>:
 80068fc:	b40e      	push	{r1, r2, r3}
 80068fe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006902:	b500      	push	{lr}
 8006904:	b09c      	sub	sp, #112	@ 0x70
 8006906:	ab1d      	add	r3, sp, #116	@ 0x74
 8006908:	9002      	str	r0, [sp, #8]
 800690a:	9006      	str	r0, [sp, #24]
 800690c:	9107      	str	r1, [sp, #28]
 800690e:	9104      	str	r1, [sp, #16]
 8006910:	4808      	ldr	r0, [pc, #32]	@ (8006934 <siprintf+0x38>)
 8006912:	4909      	ldr	r1, [pc, #36]	@ (8006938 <siprintf+0x3c>)
 8006914:	f853 2b04 	ldr.w	r2, [r3], #4
 8006918:	9105      	str	r1, [sp, #20]
 800691a:	6800      	ldr	r0, [r0, #0]
 800691c:	a902      	add	r1, sp, #8
 800691e:	9301      	str	r3, [sp, #4]
 8006920:	f002 fbb0 	bl	8009084 <_svfiprintf_r>
 8006924:	2200      	movs	r2, #0
 8006926:	9b02      	ldr	r3, [sp, #8]
 8006928:	701a      	strb	r2, [r3, #0]
 800692a:	b01c      	add	sp, #112	@ 0x70
 800692c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006930:	b003      	add	sp, #12
 8006932:	4770      	bx	lr
 8006934:	200000a8 	.word	0x200000a8
 8006938:	ffff0208 	.word	0xffff0208

0800693c <__sread>:
 800693c:	b510      	push	{r4, lr}
 800693e:	460c      	mov	r4, r1
 8006940:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006944:	f000 f86c 	bl	8006a20 <_read_r>
 8006948:	2800      	cmp	r0, #0
 800694a:	bfab      	itete	ge
 800694c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800694e:	89a3      	ldrhlt	r3, [r4, #12]
 8006950:	181b      	addge	r3, r3, r0
 8006952:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006956:	bfac      	ite	ge
 8006958:	6563      	strge	r3, [r4, #84]	@ 0x54
 800695a:	81a3      	strhlt	r3, [r4, #12]
 800695c:	bd10      	pop	{r4, pc}

0800695e <__swrite>:
 800695e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006962:	461f      	mov	r7, r3
 8006964:	898b      	ldrh	r3, [r1, #12]
 8006966:	4605      	mov	r5, r0
 8006968:	05db      	lsls	r3, r3, #23
 800696a:	460c      	mov	r4, r1
 800696c:	4616      	mov	r6, r2
 800696e:	d505      	bpl.n	800697c <__swrite+0x1e>
 8006970:	2302      	movs	r3, #2
 8006972:	2200      	movs	r2, #0
 8006974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006978:	f000 f840 	bl	80069fc <_lseek_r>
 800697c:	89a3      	ldrh	r3, [r4, #12]
 800697e:	4632      	mov	r2, r6
 8006980:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006984:	81a3      	strh	r3, [r4, #12]
 8006986:	4628      	mov	r0, r5
 8006988:	463b      	mov	r3, r7
 800698a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800698e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006992:	f000 b857 	b.w	8006a44 <_write_r>

08006996 <__sseek>:
 8006996:	b510      	push	{r4, lr}
 8006998:	460c      	mov	r4, r1
 800699a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800699e:	f000 f82d 	bl	80069fc <_lseek_r>
 80069a2:	1c43      	adds	r3, r0, #1
 80069a4:	89a3      	ldrh	r3, [r4, #12]
 80069a6:	bf15      	itete	ne
 80069a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80069aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80069ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80069b2:	81a3      	strheq	r3, [r4, #12]
 80069b4:	bf18      	it	ne
 80069b6:	81a3      	strhne	r3, [r4, #12]
 80069b8:	bd10      	pop	{r4, pc}

080069ba <__sclose>:
 80069ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069be:	f000 b80d 	b.w	80069dc <_close_r>

080069c2 <memset>:
 80069c2:	4603      	mov	r3, r0
 80069c4:	4402      	add	r2, r0
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d100      	bne.n	80069cc <memset+0xa>
 80069ca:	4770      	bx	lr
 80069cc:	f803 1b01 	strb.w	r1, [r3], #1
 80069d0:	e7f9      	b.n	80069c6 <memset+0x4>
	...

080069d4 <_localeconv_r>:
 80069d4:	4800      	ldr	r0, [pc, #0]	@ (80069d8 <_localeconv_r+0x4>)
 80069d6:	4770      	bx	lr
 80069d8:	200001e8 	.word	0x200001e8

080069dc <_close_r>:
 80069dc:	b538      	push	{r3, r4, r5, lr}
 80069de:	2300      	movs	r3, #0
 80069e0:	4d05      	ldr	r5, [pc, #20]	@ (80069f8 <_close_r+0x1c>)
 80069e2:	4604      	mov	r4, r0
 80069e4:	4608      	mov	r0, r1
 80069e6:	602b      	str	r3, [r5, #0]
 80069e8:	f7fb fe95 	bl	8002716 <_close>
 80069ec:	1c43      	adds	r3, r0, #1
 80069ee:	d102      	bne.n	80069f6 <_close_r+0x1a>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	b103      	cbz	r3, 80069f6 <_close_r+0x1a>
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	bd38      	pop	{r3, r4, r5, pc}
 80069f8:	20000a14 	.word	0x20000a14

080069fc <_lseek_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4604      	mov	r4, r0
 8006a00:	4608      	mov	r0, r1
 8006a02:	4611      	mov	r1, r2
 8006a04:	2200      	movs	r2, #0
 8006a06:	4d05      	ldr	r5, [pc, #20]	@ (8006a1c <_lseek_r+0x20>)
 8006a08:	602a      	str	r2, [r5, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f7fb fea7 	bl	800275e <_lseek>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d102      	bne.n	8006a1a <_lseek_r+0x1e>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b103      	cbz	r3, 8006a1a <_lseek_r+0x1e>
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	20000a14 	.word	0x20000a14

08006a20 <_read_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	4604      	mov	r4, r0
 8006a24:	4608      	mov	r0, r1
 8006a26:	4611      	mov	r1, r2
 8006a28:	2200      	movs	r2, #0
 8006a2a:	4d05      	ldr	r5, [pc, #20]	@ (8006a40 <_read_r+0x20>)
 8006a2c:	602a      	str	r2, [r5, #0]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	f7fb fe38 	bl	80026a4 <_read>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_read_r+0x1e>
 8006a38:	682b      	ldr	r3, [r5, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_read_r+0x1e>
 8006a3c:	6023      	str	r3, [r4, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	20000a14 	.word	0x20000a14

08006a44 <_write_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4604      	mov	r4, r0
 8006a48:	4608      	mov	r0, r1
 8006a4a:	4611      	mov	r1, r2
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4d05      	ldr	r5, [pc, #20]	@ (8006a64 <_write_r+0x20>)
 8006a50:	602a      	str	r2, [r5, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	f7fb fe43 	bl	80026de <_write>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_write_r+0x1e>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_write_r+0x1e>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	20000a14 	.word	0x20000a14

08006a68 <__errno>:
 8006a68:	4b01      	ldr	r3, [pc, #4]	@ (8006a70 <__errno+0x8>)
 8006a6a:	6818      	ldr	r0, [r3, #0]
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	200000a8 	.word	0x200000a8

08006a74 <__libc_init_array>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	2600      	movs	r6, #0
 8006a78:	4d0c      	ldr	r5, [pc, #48]	@ (8006aac <__libc_init_array+0x38>)
 8006a7a:	4c0d      	ldr	r4, [pc, #52]	@ (8006ab0 <__libc_init_array+0x3c>)
 8006a7c:	1b64      	subs	r4, r4, r5
 8006a7e:	10a4      	asrs	r4, r4, #2
 8006a80:	42a6      	cmp	r6, r4
 8006a82:	d109      	bne.n	8006a98 <__libc_init_array+0x24>
 8006a84:	f003 feca 	bl	800a81c <_init>
 8006a88:	2600      	movs	r6, #0
 8006a8a:	4d0a      	ldr	r5, [pc, #40]	@ (8006ab4 <__libc_init_array+0x40>)
 8006a8c:	4c0a      	ldr	r4, [pc, #40]	@ (8006ab8 <__libc_init_array+0x44>)
 8006a8e:	1b64      	subs	r4, r4, r5
 8006a90:	10a4      	asrs	r4, r4, #2
 8006a92:	42a6      	cmp	r6, r4
 8006a94:	d105      	bne.n	8006aa2 <__libc_init_array+0x2e>
 8006a96:	bd70      	pop	{r4, r5, r6, pc}
 8006a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a9c:	4798      	blx	r3
 8006a9e:	3601      	adds	r6, #1
 8006aa0:	e7ee      	b.n	8006a80 <__libc_init_array+0xc>
 8006aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa6:	4798      	blx	r3
 8006aa8:	3601      	adds	r6, #1
 8006aaa:	e7f2      	b.n	8006a92 <__libc_init_array+0x1e>
 8006aac:	0800b370 	.word	0x0800b370
 8006ab0:	0800b370 	.word	0x0800b370
 8006ab4:	0800b370 	.word	0x0800b370
 8006ab8:	0800b374 	.word	0x0800b374

08006abc <__retarget_lock_init_recursive>:
 8006abc:	4770      	bx	lr

08006abe <__retarget_lock_acquire_recursive>:
 8006abe:	4770      	bx	lr

08006ac0 <__retarget_lock_release_recursive>:
 8006ac0:	4770      	bx	lr

08006ac2 <memchr>:
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	b2c9      	uxtb	r1, r1
 8006ac8:	4402      	add	r2, r0
 8006aca:	4293      	cmp	r3, r2
 8006acc:	4618      	mov	r0, r3
 8006ace:	d101      	bne.n	8006ad4 <memchr+0x12>
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	e003      	b.n	8006adc <memchr+0x1a>
 8006ad4:	7804      	ldrb	r4, [r0, #0]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	428c      	cmp	r4, r1
 8006ada:	d1f6      	bne.n	8006aca <memchr+0x8>
 8006adc:	bd10      	pop	{r4, pc}
	...

08006ae0 <nanf>:
 8006ae0:	4800      	ldr	r0, [pc, #0]	@ (8006ae4 <nanf+0x4>)
 8006ae2:	4770      	bx	lr
 8006ae4:	7fc00000 	.word	0x7fc00000

08006ae8 <quorem>:
 8006ae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aec:	6903      	ldr	r3, [r0, #16]
 8006aee:	690c      	ldr	r4, [r1, #16]
 8006af0:	4607      	mov	r7, r0
 8006af2:	42a3      	cmp	r3, r4
 8006af4:	db7e      	blt.n	8006bf4 <quorem+0x10c>
 8006af6:	3c01      	subs	r4, #1
 8006af8:	00a3      	lsls	r3, r4, #2
 8006afa:	f100 0514 	add.w	r5, r0, #20
 8006afe:	f101 0814 	add.w	r8, r1, #20
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b08:	9301      	str	r3, [sp, #4]
 8006b0a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b12:	3301      	adds	r3, #1
 8006b14:	429a      	cmp	r2, r3
 8006b16:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b1a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b1e:	d32e      	bcc.n	8006b7e <quorem+0x96>
 8006b20:	f04f 0a00 	mov.w	sl, #0
 8006b24:	46c4      	mov	ip, r8
 8006b26:	46ae      	mov	lr, r5
 8006b28:	46d3      	mov	fp, sl
 8006b2a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b2e:	b298      	uxth	r0, r3
 8006b30:	fb06 a000 	mla	r0, r6, r0, sl
 8006b34:	0c1b      	lsrs	r3, r3, #16
 8006b36:	0c02      	lsrs	r2, r0, #16
 8006b38:	fb06 2303 	mla	r3, r6, r3, r2
 8006b3c:	f8de 2000 	ldr.w	r2, [lr]
 8006b40:	b280      	uxth	r0, r0
 8006b42:	b292      	uxth	r2, r2
 8006b44:	1a12      	subs	r2, r2, r0
 8006b46:	445a      	add	r2, fp
 8006b48:	f8de 0000 	ldr.w	r0, [lr]
 8006b4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b56:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b5a:	b292      	uxth	r2, r2
 8006b5c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b60:	45e1      	cmp	r9, ip
 8006b62:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b66:	f84e 2b04 	str.w	r2, [lr], #4
 8006b6a:	d2de      	bcs.n	8006b2a <quorem+0x42>
 8006b6c:	9b00      	ldr	r3, [sp, #0]
 8006b6e:	58eb      	ldr	r3, [r5, r3]
 8006b70:	b92b      	cbnz	r3, 8006b7e <quorem+0x96>
 8006b72:	9b01      	ldr	r3, [sp, #4]
 8006b74:	3b04      	subs	r3, #4
 8006b76:	429d      	cmp	r5, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	d32f      	bcc.n	8006bdc <quorem+0xf4>
 8006b7c:	613c      	str	r4, [r7, #16]
 8006b7e:	4638      	mov	r0, r7
 8006b80:	f001 f9c2 	bl	8007f08 <__mcmp>
 8006b84:	2800      	cmp	r0, #0
 8006b86:	db25      	blt.n	8006bd4 <quorem+0xec>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	2000      	movs	r0, #0
 8006b8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b90:	f8d1 c000 	ldr.w	ip, [r1]
 8006b94:	fa1f fe82 	uxth.w	lr, r2
 8006b98:	fa1f f38c 	uxth.w	r3, ip
 8006b9c:	eba3 030e 	sub.w	r3, r3, lr
 8006ba0:	4403      	add	r3, r0
 8006ba2:	0c12      	lsrs	r2, r2, #16
 8006ba4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ba8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bb2:	45c1      	cmp	r9, r8
 8006bb4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bb8:	f841 3b04 	str.w	r3, [r1], #4
 8006bbc:	d2e6      	bcs.n	8006b8c <quorem+0xa4>
 8006bbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bc6:	b922      	cbnz	r2, 8006bd2 <quorem+0xea>
 8006bc8:	3b04      	subs	r3, #4
 8006bca:	429d      	cmp	r5, r3
 8006bcc:	461a      	mov	r2, r3
 8006bce:	d30b      	bcc.n	8006be8 <quorem+0x100>
 8006bd0:	613c      	str	r4, [r7, #16]
 8006bd2:	3601      	adds	r6, #1
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	b003      	add	sp, #12
 8006bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bdc:	6812      	ldr	r2, [r2, #0]
 8006bde:	3b04      	subs	r3, #4
 8006be0:	2a00      	cmp	r2, #0
 8006be2:	d1cb      	bne.n	8006b7c <quorem+0x94>
 8006be4:	3c01      	subs	r4, #1
 8006be6:	e7c6      	b.n	8006b76 <quorem+0x8e>
 8006be8:	6812      	ldr	r2, [r2, #0]
 8006bea:	3b04      	subs	r3, #4
 8006bec:	2a00      	cmp	r2, #0
 8006bee:	d1ef      	bne.n	8006bd0 <quorem+0xe8>
 8006bf0:	3c01      	subs	r4, #1
 8006bf2:	e7ea      	b.n	8006bca <quorem+0xe2>
 8006bf4:	2000      	movs	r0, #0
 8006bf6:	e7ee      	b.n	8006bd6 <quorem+0xee>

08006bf8 <_dtoa_r>:
 8006bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bfc:	4614      	mov	r4, r2
 8006bfe:	461d      	mov	r5, r3
 8006c00:	69c7      	ldr	r7, [r0, #28]
 8006c02:	b097      	sub	sp, #92	@ 0x5c
 8006c04:	4683      	mov	fp, r0
 8006c06:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006c0a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006c0c:	b97f      	cbnz	r7, 8006c2e <_dtoa_r+0x36>
 8006c0e:	2010      	movs	r0, #16
 8006c10:	f000 fe02 	bl	8007818 <malloc>
 8006c14:	4602      	mov	r2, r0
 8006c16:	f8cb 001c 	str.w	r0, [fp, #28]
 8006c1a:	b920      	cbnz	r0, 8006c26 <_dtoa_r+0x2e>
 8006c1c:	21ef      	movs	r1, #239	@ 0xef
 8006c1e:	4ba8      	ldr	r3, [pc, #672]	@ (8006ec0 <_dtoa_r+0x2c8>)
 8006c20:	48a8      	ldr	r0, [pc, #672]	@ (8006ec4 <_dtoa_r+0x2cc>)
 8006c22:	f002 fc23 	bl	800946c <__assert_func>
 8006c26:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c2a:	6007      	str	r7, [r0, #0]
 8006c2c:	60c7      	str	r7, [r0, #12]
 8006c2e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c32:	6819      	ldr	r1, [r3, #0]
 8006c34:	b159      	cbz	r1, 8006c4e <_dtoa_r+0x56>
 8006c36:	685a      	ldr	r2, [r3, #4]
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4093      	lsls	r3, r2
 8006c3c:	604a      	str	r2, [r1, #4]
 8006c3e:	608b      	str	r3, [r1, #8]
 8006c40:	4658      	mov	r0, fp
 8006c42:	f000 fedf 	bl	8007a04 <_Bfree>
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	1e2b      	subs	r3, r5, #0
 8006c50:	bfaf      	iteee	ge
 8006c52:	2300      	movge	r3, #0
 8006c54:	2201      	movlt	r2, #1
 8006c56:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c5a:	9303      	strlt	r3, [sp, #12]
 8006c5c:	bfa8      	it	ge
 8006c5e:	6033      	strge	r3, [r6, #0]
 8006c60:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c64:	4b98      	ldr	r3, [pc, #608]	@ (8006ec8 <_dtoa_r+0x2d0>)
 8006c66:	bfb8      	it	lt
 8006c68:	6032      	strlt	r2, [r6, #0]
 8006c6a:	ea33 0308 	bics.w	r3, r3, r8
 8006c6e:	d112      	bne.n	8006c96 <_dtoa_r+0x9e>
 8006c70:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c74:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006c7c:	4323      	orrs	r3, r4
 8006c7e:	f000 8550 	beq.w	8007722 <_dtoa_r+0xb2a>
 8006c82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c84:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006ecc <_dtoa_r+0x2d4>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 8552 	beq.w	8007732 <_dtoa_r+0xb3a>
 8006c8e:	f10a 0303 	add.w	r3, sl, #3
 8006c92:	f000 bd4c 	b.w	800772e <_dtoa_r+0xb36>
 8006c96:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c9a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006c9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	f7f9 fe7f 	bl	80009a8 <__aeabi_dcmpeq>
 8006caa:	4607      	mov	r7, r0
 8006cac:	b158      	cbz	r0, 8006cc6 <_dtoa_r+0xce>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006cb6:	b113      	cbz	r3, 8006cbe <_dtoa_r+0xc6>
 8006cb8:	4b85      	ldr	r3, [pc, #532]	@ (8006ed0 <_dtoa_r+0x2d8>)
 8006cba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006ed4 <_dtoa_r+0x2dc>
 8006cc2:	f000 bd36 	b.w	8007732 <_dtoa_r+0xb3a>
 8006cc6:	ab14      	add	r3, sp, #80	@ 0x50
 8006cc8:	9301      	str	r3, [sp, #4]
 8006cca:	ab15      	add	r3, sp, #84	@ 0x54
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	4658      	mov	r0, fp
 8006cd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006cd4:	f001 fa30 	bl	8008138 <__d2b>
 8006cd8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006cdc:	4681      	mov	r9, r0
 8006cde:	2e00      	cmp	r6, #0
 8006ce0:	d077      	beq.n	8006dd2 <_dtoa_r+0x1da>
 8006ce2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ce8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cf0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cf4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006cf8:	9712      	str	r7, [sp, #72]	@ 0x48
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	4b76      	ldr	r3, [pc, #472]	@ (8006ed8 <_dtoa_r+0x2e0>)
 8006d00:	f7f9 fa32 	bl	8000168 <__aeabi_dsub>
 8006d04:	a368      	add	r3, pc, #416	@ (adr r3, 8006ea8 <_dtoa_r+0x2b0>)
 8006d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d0a:	f7f9 fbe5 	bl	80004d8 <__aeabi_dmul>
 8006d0e:	a368      	add	r3, pc, #416	@ (adr r3, 8006eb0 <_dtoa_r+0x2b8>)
 8006d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d14:	f7f9 fa2a 	bl	800016c <__adddf3>
 8006d18:	4604      	mov	r4, r0
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	460d      	mov	r5, r1
 8006d1e:	f7f9 fb71 	bl	8000404 <__aeabi_i2d>
 8006d22:	a365      	add	r3, pc, #404	@ (adr r3, 8006eb8 <_dtoa_r+0x2c0>)
 8006d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d28:	f7f9 fbd6 	bl	80004d8 <__aeabi_dmul>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	460b      	mov	r3, r1
 8006d30:	4620      	mov	r0, r4
 8006d32:	4629      	mov	r1, r5
 8006d34:	f7f9 fa1a 	bl	800016c <__adddf3>
 8006d38:	4604      	mov	r4, r0
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	f7f9 fe7c 	bl	8000a38 <__aeabi_d2iz>
 8006d40:	2200      	movs	r2, #0
 8006d42:	4607      	mov	r7, r0
 8006d44:	2300      	movs	r3, #0
 8006d46:	4620      	mov	r0, r4
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7f9 fe37 	bl	80009bc <__aeabi_dcmplt>
 8006d4e:	b140      	cbz	r0, 8006d62 <_dtoa_r+0x16a>
 8006d50:	4638      	mov	r0, r7
 8006d52:	f7f9 fb57 	bl	8000404 <__aeabi_i2d>
 8006d56:	4622      	mov	r2, r4
 8006d58:	462b      	mov	r3, r5
 8006d5a:	f7f9 fe25 	bl	80009a8 <__aeabi_dcmpeq>
 8006d5e:	b900      	cbnz	r0, 8006d62 <_dtoa_r+0x16a>
 8006d60:	3f01      	subs	r7, #1
 8006d62:	2f16      	cmp	r7, #22
 8006d64:	d853      	bhi.n	8006e0e <_dtoa_r+0x216>
 8006d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d6a:	4b5c      	ldr	r3, [pc, #368]	@ (8006edc <_dtoa_r+0x2e4>)
 8006d6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d74:	f7f9 fe22 	bl	80009bc <__aeabi_dcmplt>
 8006d78:	2800      	cmp	r0, #0
 8006d7a:	d04a      	beq.n	8006e12 <_dtoa_r+0x21a>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	3f01      	subs	r7, #1
 8006d80:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d82:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d84:	1b9b      	subs	r3, r3, r6
 8006d86:	1e5a      	subs	r2, r3, #1
 8006d88:	bf46      	itte	mi
 8006d8a:	f1c3 0801 	rsbmi	r8, r3, #1
 8006d8e:	2300      	movmi	r3, #0
 8006d90:	f04f 0800 	movpl.w	r8, #0
 8006d94:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d96:	bf48      	it	mi
 8006d98:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006d9a:	2f00      	cmp	r7, #0
 8006d9c:	db3b      	blt.n	8006e16 <_dtoa_r+0x21e>
 8006d9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da0:	970e      	str	r7, [sp, #56]	@ 0x38
 8006da2:	443b      	add	r3, r7
 8006da4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006da6:	2300      	movs	r3, #0
 8006da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006daa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dac:	2b09      	cmp	r3, #9
 8006dae:	d866      	bhi.n	8006e7e <_dtoa_r+0x286>
 8006db0:	2b05      	cmp	r3, #5
 8006db2:	bfc4      	itt	gt
 8006db4:	3b04      	subgt	r3, #4
 8006db6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006db8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006dba:	bfc8      	it	gt
 8006dbc:	2400      	movgt	r4, #0
 8006dbe:	f1a3 0302 	sub.w	r3, r3, #2
 8006dc2:	bfd8      	it	le
 8006dc4:	2401      	movle	r4, #1
 8006dc6:	2b03      	cmp	r3, #3
 8006dc8:	d864      	bhi.n	8006e94 <_dtoa_r+0x29c>
 8006dca:	e8df f003 	tbb	[pc, r3]
 8006dce:	382b      	.short	0x382b
 8006dd0:	5636      	.short	0x5636
 8006dd2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006dd6:	441e      	add	r6, r3
 8006dd8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006ddc:	2b20      	cmp	r3, #32
 8006dde:	bfc1      	itttt	gt
 8006de0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006de4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006de8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006dec:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006df0:	bfd6      	itet	le
 8006df2:	f1c3 0320 	rsble	r3, r3, #32
 8006df6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006dfa:	fa04 f003 	lslle.w	r0, r4, r3
 8006dfe:	f7f9 faf1 	bl	80003e4 <__aeabi_ui2d>
 8006e02:	2201      	movs	r2, #1
 8006e04:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e08:	3e01      	subs	r6, #1
 8006e0a:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e0c:	e775      	b.n	8006cfa <_dtoa_r+0x102>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e7b6      	b.n	8006d80 <_dtoa_r+0x188>
 8006e12:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006e14:	e7b5      	b.n	8006d82 <_dtoa_r+0x18a>
 8006e16:	427b      	negs	r3, r7
 8006e18:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	eba8 0807 	sub.w	r8, r8, r7
 8006e20:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e22:	e7c2      	b.n	8006daa <_dtoa_r+0x1b2>
 8006e24:	2300      	movs	r3, #0
 8006e26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	dc35      	bgt.n	8006e9a <_dtoa_r+0x2a2>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	461a      	mov	r2, r3
 8006e32:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006e36:	9221      	str	r2, [sp, #132]	@ 0x84
 8006e38:	e00b      	b.n	8006e52 <_dtoa_r+0x25a>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e7f3      	b.n	8006e26 <_dtoa_r+0x22e>
 8006e3e:	2300      	movs	r3, #0
 8006e40:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e44:	18fb      	adds	r3, r7, r3
 8006e46:	9308      	str	r3, [sp, #32]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	9307      	str	r3, [sp, #28]
 8006e4e:	bfb8      	it	lt
 8006e50:	2301      	movlt	r3, #1
 8006e52:	2100      	movs	r1, #0
 8006e54:	2204      	movs	r2, #4
 8006e56:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e5a:	f102 0514 	add.w	r5, r2, #20
 8006e5e:	429d      	cmp	r5, r3
 8006e60:	d91f      	bls.n	8006ea2 <_dtoa_r+0x2aa>
 8006e62:	6041      	str	r1, [r0, #4]
 8006e64:	4658      	mov	r0, fp
 8006e66:	f000 fd8d 	bl	8007984 <_Balloc>
 8006e6a:	4682      	mov	sl, r0
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d139      	bne.n	8006ee4 <_dtoa_r+0x2ec>
 8006e70:	4602      	mov	r2, r0
 8006e72:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e76:	4b1a      	ldr	r3, [pc, #104]	@ (8006ee0 <_dtoa_r+0x2e8>)
 8006e78:	e6d2      	b.n	8006c20 <_dtoa_r+0x28>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e7e0      	b.n	8006e40 <_dtoa_r+0x248>
 8006e7e:	2401      	movs	r4, #1
 8006e80:	2300      	movs	r3, #0
 8006e82:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e84:	9320      	str	r3, [sp, #128]	@ 0x80
 8006e86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006e90:	2312      	movs	r3, #18
 8006e92:	e7d0      	b.n	8006e36 <_dtoa_r+0x23e>
 8006e94:	2301      	movs	r3, #1
 8006e96:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e98:	e7f5      	b.n	8006e86 <_dtoa_r+0x28e>
 8006e9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e9c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006ea0:	e7d7      	b.n	8006e52 <_dtoa_r+0x25a>
 8006ea2:	3101      	adds	r1, #1
 8006ea4:	0052      	lsls	r2, r2, #1
 8006ea6:	e7d8      	b.n	8006e5a <_dtoa_r+0x262>
 8006ea8:	636f4361 	.word	0x636f4361
 8006eac:	3fd287a7 	.word	0x3fd287a7
 8006eb0:	8b60c8b3 	.word	0x8b60c8b3
 8006eb4:	3fc68a28 	.word	0x3fc68a28
 8006eb8:	509f79fb 	.word	0x509f79fb
 8006ebc:	3fd34413 	.word	0x3fd34413
 8006ec0:	0800b00d 	.word	0x0800b00d
 8006ec4:	0800b024 	.word	0x0800b024
 8006ec8:	7ff00000 	.word	0x7ff00000
 8006ecc:	0800b009 	.word	0x0800b009
 8006ed0:	0800afd8 	.word	0x0800afd8
 8006ed4:	0800afd7 	.word	0x0800afd7
 8006ed8:	3ff80000 	.word	0x3ff80000
 8006edc:	0800b120 	.word	0x0800b120
 8006ee0:	0800b07c 	.word	0x0800b07c
 8006ee4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ee8:	6018      	str	r0, [r3, #0]
 8006eea:	9b07      	ldr	r3, [sp, #28]
 8006eec:	2b0e      	cmp	r3, #14
 8006eee:	f200 80a4 	bhi.w	800703a <_dtoa_r+0x442>
 8006ef2:	2c00      	cmp	r4, #0
 8006ef4:	f000 80a1 	beq.w	800703a <_dtoa_r+0x442>
 8006ef8:	2f00      	cmp	r7, #0
 8006efa:	dd33      	ble.n	8006f64 <_dtoa_r+0x36c>
 8006efc:	4b86      	ldr	r3, [pc, #536]	@ (8007118 <_dtoa_r+0x520>)
 8006efe:	f007 020f 	and.w	r2, r7, #15
 8006f02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f06:	05f8      	lsls	r0, r7, #23
 8006f08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f0c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f14:	d516      	bpl.n	8006f44 <_dtoa_r+0x34c>
 8006f16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f1a:	4b80      	ldr	r3, [pc, #512]	@ (800711c <_dtoa_r+0x524>)
 8006f1c:	2603      	movs	r6, #3
 8006f1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f22:	f7f9 fc03 	bl	800072c <__aeabi_ddiv>
 8006f26:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f2a:	f004 040f 	and.w	r4, r4, #15
 8006f2e:	4d7b      	ldr	r5, [pc, #492]	@ (800711c <_dtoa_r+0x524>)
 8006f30:	b954      	cbnz	r4, 8006f48 <_dtoa_r+0x350>
 8006f32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f3a:	f7f9 fbf7 	bl	800072c <__aeabi_ddiv>
 8006f3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f42:	e028      	b.n	8006f96 <_dtoa_r+0x39e>
 8006f44:	2602      	movs	r6, #2
 8006f46:	e7f2      	b.n	8006f2e <_dtoa_r+0x336>
 8006f48:	07e1      	lsls	r1, r4, #31
 8006f4a:	d508      	bpl.n	8006f5e <_dtoa_r+0x366>
 8006f4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f54:	f7f9 fac0 	bl	80004d8 <__aeabi_dmul>
 8006f58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f5c:	3601      	adds	r6, #1
 8006f5e:	1064      	asrs	r4, r4, #1
 8006f60:	3508      	adds	r5, #8
 8006f62:	e7e5      	b.n	8006f30 <_dtoa_r+0x338>
 8006f64:	f000 80d2 	beq.w	800710c <_dtoa_r+0x514>
 8006f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f6c:	427c      	negs	r4, r7
 8006f6e:	4b6a      	ldr	r3, [pc, #424]	@ (8007118 <_dtoa_r+0x520>)
 8006f70:	f004 020f 	and.w	r2, r4, #15
 8006f74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	f7f9 faac 	bl	80004d8 <__aeabi_dmul>
 8006f80:	2602      	movs	r6, #2
 8006f82:	2300      	movs	r3, #0
 8006f84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f88:	4d64      	ldr	r5, [pc, #400]	@ (800711c <_dtoa_r+0x524>)
 8006f8a:	1124      	asrs	r4, r4, #4
 8006f8c:	2c00      	cmp	r4, #0
 8006f8e:	f040 80b2 	bne.w	80070f6 <_dtoa_r+0x4fe>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1d3      	bne.n	8006f3e <_dtoa_r+0x346>
 8006f96:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 80b7 	beq.w	8007110 <_dtoa_r+0x518>
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	4620      	mov	r0, r4
 8006fa6:	4629      	mov	r1, r5
 8006fa8:	4b5d      	ldr	r3, [pc, #372]	@ (8007120 <_dtoa_r+0x528>)
 8006faa:	f7f9 fd07 	bl	80009bc <__aeabi_dcmplt>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f000 80ae 	beq.w	8007110 <_dtoa_r+0x518>
 8006fb4:	9b07      	ldr	r3, [sp, #28]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f000 80aa 	beq.w	8007110 <_dtoa_r+0x518>
 8006fbc:	9b08      	ldr	r3, [sp, #32]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dd37      	ble.n	8007032 <_dtoa_r+0x43a>
 8006fc2:	1e7b      	subs	r3, r7, #1
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	9304      	str	r3, [sp, #16]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	4629      	mov	r1, r5
 8006fcc:	4b55      	ldr	r3, [pc, #340]	@ (8007124 <_dtoa_r+0x52c>)
 8006fce:	f7f9 fa83 	bl	80004d8 <__aeabi_dmul>
 8006fd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fd6:	9c08      	ldr	r4, [sp, #32]
 8006fd8:	3601      	adds	r6, #1
 8006fda:	4630      	mov	r0, r6
 8006fdc:	f7f9 fa12 	bl	8000404 <__aeabi_i2d>
 8006fe0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fe4:	f7f9 fa78 	bl	80004d8 <__aeabi_dmul>
 8006fe8:	2200      	movs	r2, #0
 8006fea:	4b4f      	ldr	r3, [pc, #316]	@ (8007128 <_dtoa_r+0x530>)
 8006fec:	f7f9 f8be 	bl	800016c <__adddf3>
 8006ff0:	4605      	mov	r5, r0
 8006ff2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ff6:	2c00      	cmp	r4, #0
 8006ff8:	f040 809a 	bne.w	8007130 <_dtoa_r+0x538>
 8006ffc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007000:	2200      	movs	r2, #0
 8007002:	4b4a      	ldr	r3, [pc, #296]	@ (800712c <_dtoa_r+0x534>)
 8007004:	f7f9 f8b0 	bl	8000168 <__aeabi_dsub>
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007010:	462a      	mov	r2, r5
 8007012:	4633      	mov	r3, r6
 8007014:	f7f9 fcf0 	bl	80009f8 <__aeabi_dcmpgt>
 8007018:	2800      	cmp	r0, #0
 800701a:	f040 828e 	bne.w	800753a <_dtoa_r+0x942>
 800701e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007022:	462a      	mov	r2, r5
 8007024:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007028:	f7f9 fcc8 	bl	80009bc <__aeabi_dcmplt>
 800702c:	2800      	cmp	r0, #0
 800702e:	f040 8127 	bne.w	8007280 <_dtoa_r+0x688>
 8007032:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007036:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800703a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800703c:	2b00      	cmp	r3, #0
 800703e:	f2c0 8163 	blt.w	8007308 <_dtoa_r+0x710>
 8007042:	2f0e      	cmp	r7, #14
 8007044:	f300 8160 	bgt.w	8007308 <_dtoa_r+0x710>
 8007048:	4b33      	ldr	r3, [pc, #204]	@ (8007118 <_dtoa_r+0x520>)
 800704a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800704e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007052:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007056:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007058:	2b00      	cmp	r3, #0
 800705a:	da03      	bge.n	8007064 <_dtoa_r+0x46c>
 800705c:	9b07      	ldr	r3, [sp, #28]
 800705e:	2b00      	cmp	r3, #0
 8007060:	f340 8100 	ble.w	8007264 <_dtoa_r+0x66c>
 8007064:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007068:	4656      	mov	r6, sl
 800706a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800706e:	4620      	mov	r0, r4
 8007070:	4629      	mov	r1, r5
 8007072:	f7f9 fb5b 	bl	800072c <__aeabi_ddiv>
 8007076:	f7f9 fcdf 	bl	8000a38 <__aeabi_d2iz>
 800707a:	4680      	mov	r8, r0
 800707c:	f7f9 f9c2 	bl	8000404 <__aeabi_i2d>
 8007080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007084:	f7f9 fa28 	bl	80004d8 <__aeabi_dmul>
 8007088:	4602      	mov	r2, r0
 800708a:	460b      	mov	r3, r1
 800708c:	4620      	mov	r0, r4
 800708e:	4629      	mov	r1, r5
 8007090:	f7f9 f86a 	bl	8000168 <__aeabi_dsub>
 8007094:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007098:	9d07      	ldr	r5, [sp, #28]
 800709a:	f806 4b01 	strb.w	r4, [r6], #1
 800709e:	eba6 040a 	sub.w	r4, r6, sl
 80070a2:	42a5      	cmp	r5, r4
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	f040 8116 	bne.w	80072d8 <_dtoa_r+0x6e0>
 80070ac:	f7f9 f85e 	bl	800016c <__adddf3>
 80070b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b4:	4604      	mov	r4, r0
 80070b6:	460d      	mov	r5, r1
 80070b8:	f7f9 fc9e 	bl	80009f8 <__aeabi_dcmpgt>
 80070bc:	2800      	cmp	r0, #0
 80070be:	f040 80f8 	bne.w	80072b2 <_dtoa_r+0x6ba>
 80070c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070c6:	4620      	mov	r0, r4
 80070c8:	4629      	mov	r1, r5
 80070ca:	f7f9 fc6d 	bl	80009a8 <__aeabi_dcmpeq>
 80070ce:	b118      	cbz	r0, 80070d8 <_dtoa_r+0x4e0>
 80070d0:	f018 0f01 	tst.w	r8, #1
 80070d4:	f040 80ed 	bne.w	80072b2 <_dtoa_r+0x6ba>
 80070d8:	4649      	mov	r1, r9
 80070da:	4658      	mov	r0, fp
 80070dc:	f000 fc92 	bl	8007a04 <_Bfree>
 80070e0:	2300      	movs	r3, #0
 80070e2:	7033      	strb	r3, [r6, #0]
 80070e4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80070e6:	3701      	adds	r7, #1
 80070e8:	601f      	str	r7, [r3, #0]
 80070ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8320 	beq.w	8007732 <_dtoa_r+0xb3a>
 80070f2:	601e      	str	r6, [r3, #0]
 80070f4:	e31d      	b.n	8007732 <_dtoa_r+0xb3a>
 80070f6:	07e2      	lsls	r2, r4, #31
 80070f8:	d505      	bpl.n	8007106 <_dtoa_r+0x50e>
 80070fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070fe:	f7f9 f9eb 	bl	80004d8 <__aeabi_dmul>
 8007102:	2301      	movs	r3, #1
 8007104:	3601      	adds	r6, #1
 8007106:	1064      	asrs	r4, r4, #1
 8007108:	3508      	adds	r5, #8
 800710a:	e73f      	b.n	8006f8c <_dtoa_r+0x394>
 800710c:	2602      	movs	r6, #2
 800710e:	e742      	b.n	8006f96 <_dtoa_r+0x39e>
 8007110:	9c07      	ldr	r4, [sp, #28]
 8007112:	9704      	str	r7, [sp, #16]
 8007114:	e761      	b.n	8006fda <_dtoa_r+0x3e2>
 8007116:	bf00      	nop
 8007118:	0800b120 	.word	0x0800b120
 800711c:	0800b0f8 	.word	0x0800b0f8
 8007120:	3ff00000 	.word	0x3ff00000
 8007124:	40240000 	.word	0x40240000
 8007128:	401c0000 	.word	0x401c0000
 800712c:	40140000 	.word	0x40140000
 8007130:	4b70      	ldr	r3, [pc, #448]	@ (80072f4 <_dtoa_r+0x6fc>)
 8007132:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007134:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007138:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800713c:	4454      	add	r4, sl
 800713e:	2900      	cmp	r1, #0
 8007140:	d045      	beq.n	80071ce <_dtoa_r+0x5d6>
 8007142:	2000      	movs	r0, #0
 8007144:	496c      	ldr	r1, [pc, #432]	@ (80072f8 <_dtoa_r+0x700>)
 8007146:	f7f9 faf1 	bl	800072c <__aeabi_ddiv>
 800714a:	4633      	mov	r3, r6
 800714c:	462a      	mov	r2, r5
 800714e:	f7f9 f80b 	bl	8000168 <__aeabi_dsub>
 8007152:	4656      	mov	r6, sl
 8007154:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007158:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800715c:	f7f9 fc6c 	bl	8000a38 <__aeabi_d2iz>
 8007160:	4605      	mov	r5, r0
 8007162:	f7f9 f94f 	bl	8000404 <__aeabi_i2d>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800716e:	f7f8 fffb 	bl	8000168 <__aeabi_dsub>
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	3530      	adds	r5, #48	@ 0x30
 8007178:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800717c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007180:	f806 5b01 	strb.w	r5, [r6], #1
 8007184:	f7f9 fc1a 	bl	80009bc <__aeabi_dcmplt>
 8007188:	2800      	cmp	r0, #0
 800718a:	d163      	bne.n	8007254 <_dtoa_r+0x65c>
 800718c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007190:	2000      	movs	r0, #0
 8007192:	495a      	ldr	r1, [pc, #360]	@ (80072fc <_dtoa_r+0x704>)
 8007194:	f7f8 ffe8 	bl	8000168 <__aeabi_dsub>
 8007198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800719c:	f7f9 fc0e 	bl	80009bc <__aeabi_dcmplt>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	f040 8087 	bne.w	80072b4 <_dtoa_r+0x6bc>
 80071a6:	42a6      	cmp	r6, r4
 80071a8:	f43f af43 	beq.w	8007032 <_dtoa_r+0x43a>
 80071ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071b0:	2200      	movs	r2, #0
 80071b2:	4b53      	ldr	r3, [pc, #332]	@ (8007300 <_dtoa_r+0x708>)
 80071b4:	f7f9 f990 	bl	80004d8 <__aeabi_dmul>
 80071b8:	2200      	movs	r2, #0
 80071ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c2:	4b4f      	ldr	r3, [pc, #316]	@ (8007300 <_dtoa_r+0x708>)
 80071c4:	f7f9 f988 	bl	80004d8 <__aeabi_dmul>
 80071c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071cc:	e7c4      	b.n	8007158 <_dtoa_r+0x560>
 80071ce:	4631      	mov	r1, r6
 80071d0:	4628      	mov	r0, r5
 80071d2:	f7f9 f981 	bl	80004d8 <__aeabi_dmul>
 80071d6:	4656      	mov	r6, sl
 80071d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071dc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071e2:	f7f9 fc29 	bl	8000a38 <__aeabi_d2iz>
 80071e6:	4605      	mov	r5, r0
 80071e8:	f7f9 f90c 	bl	8000404 <__aeabi_i2d>
 80071ec:	4602      	mov	r2, r0
 80071ee:	460b      	mov	r3, r1
 80071f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f4:	f7f8 ffb8 	bl	8000168 <__aeabi_dsub>
 80071f8:	4602      	mov	r2, r0
 80071fa:	460b      	mov	r3, r1
 80071fc:	3530      	adds	r5, #48	@ 0x30
 80071fe:	f806 5b01 	strb.w	r5, [r6], #1
 8007202:	42a6      	cmp	r6, r4
 8007204:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	d124      	bne.n	8007258 <_dtoa_r+0x660>
 800720e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007212:	4b39      	ldr	r3, [pc, #228]	@ (80072f8 <_dtoa_r+0x700>)
 8007214:	f7f8 ffaa 	bl	800016c <__adddf3>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007220:	f7f9 fbea 	bl	80009f8 <__aeabi_dcmpgt>
 8007224:	2800      	cmp	r0, #0
 8007226:	d145      	bne.n	80072b4 <_dtoa_r+0x6bc>
 8007228:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800722c:	2000      	movs	r0, #0
 800722e:	4932      	ldr	r1, [pc, #200]	@ (80072f8 <_dtoa_r+0x700>)
 8007230:	f7f8 ff9a 	bl	8000168 <__aeabi_dsub>
 8007234:	4602      	mov	r2, r0
 8007236:	460b      	mov	r3, r1
 8007238:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800723c:	f7f9 fbbe 	bl	80009bc <__aeabi_dcmplt>
 8007240:	2800      	cmp	r0, #0
 8007242:	f43f aef6 	beq.w	8007032 <_dtoa_r+0x43a>
 8007246:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007248:	1e73      	subs	r3, r6, #1
 800724a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800724c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007250:	2b30      	cmp	r3, #48	@ 0x30
 8007252:	d0f8      	beq.n	8007246 <_dtoa_r+0x64e>
 8007254:	9f04      	ldr	r7, [sp, #16]
 8007256:	e73f      	b.n	80070d8 <_dtoa_r+0x4e0>
 8007258:	4b29      	ldr	r3, [pc, #164]	@ (8007300 <_dtoa_r+0x708>)
 800725a:	f7f9 f93d 	bl	80004d8 <__aeabi_dmul>
 800725e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007262:	e7bc      	b.n	80071de <_dtoa_r+0x5e6>
 8007264:	d10c      	bne.n	8007280 <_dtoa_r+0x688>
 8007266:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800726a:	2200      	movs	r2, #0
 800726c:	4b25      	ldr	r3, [pc, #148]	@ (8007304 <_dtoa_r+0x70c>)
 800726e:	f7f9 f933 	bl	80004d8 <__aeabi_dmul>
 8007272:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007276:	f7f9 fbb5 	bl	80009e4 <__aeabi_dcmpge>
 800727a:	2800      	cmp	r0, #0
 800727c:	f000 815b 	beq.w	8007536 <_dtoa_r+0x93e>
 8007280:	2400      	movs	r4, #0
 8007282:	4625      	mov	r5, r4
 8007284:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007286:	4656      	mov	r6, sl
 8007288:	43db      	mvns	r3, r3
 800728a:	9304      	str	r3, [sp, #16]
 800728c:	2700      	movs	r7, #0
 800728e:	4621      	mov	r1, r4
 8007290:	4658      	mov	r0, fp
 8007292:	f000 fbb7 	bl	8007a04 <_Bfree>
 8007296:	2d00      	cmp	r5, #0
 8007298:	d0dc      	beq.n	8007254 <_dtoa_r+0x65c>
 800729a:	b12f      	cbz	r7, 80072a8 <_dtoa_r+0x6b0>
 800729c:	42af      	cmp	r7, r5
 800729e:	d003      	beq.n	80072a8 <_dtoa_r+0x6b0>
 80072a0:	4639      	mov	r1, r7
 80072a2:	4658      	mov	r0, fp
 80072a4:	f000 fbae 	bl	8007a04 <_Bfree>
 80072a8:	4629      	mov	r1, r5
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fbaa 	bl	8007a04 <_Bfree>
 80072b0:	e7d0      	b.n	8007254 <_dtoa_r+0x65c>
 80072b2:	9704      	str	r7, [sp, #16]
 80072b4:	4633      	mov	r3, r6
 80072b6:	461e      	mov	r6, r3
 80072b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072bc:	2a39      	cmp	r2, #57	@ 0x39
 80072be:	d107      	bne.n	80072d0 <_dtoa_r+0x6d8>
 80072c0:	459a      	cmp	sl, r3
 80072c2:	d1f8      	bne.n	80072b6 <_dtoa_r+0x6be>
 80072c4:	9a04      	ldr	r2, [sp, #16]
 80072c6:	3201      	adds	r2, #1
 80072c8:	9204      	str	r2, [sp, #16]
 80072ca:	2230      	movs	r2, #48	@ 0x30
 80072cc:	f88a 2000 	strb.w	r2, [sl]
 80072d0:	781a      	ldrb	r2, [r3, #0]
 80072d2:	3201      	adds	r2, #1
 80072d4:	701a      	strb	r2, [r3, #0]
 80072d6:	e7bd      	b.n	8007254 <_dtoa_r+0x65c>
 80072d8:	2200      	movs	r2, #0
 80072da:	4b09      	ldr	r3, [pc, #36]	@ (8007300 <_dtoa_r+0x708>)
 80072dc:	f7f9 f8fc 	bl	80004d8 <__aeabi_dmul>
 80072e0:	2200      	movs	r2, #0
 80072e2:	2300      	movs	r3, #0
 80072e4:	4604      	mov	r4, r0
 80072e6:	460d      	mov	r5, r1
 80072e8:	f7f9 fb5e 	bl	80009a8 <__aeabi_dcmpeq>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	f43f aebc 	beq.w	800706a <_dtoa_r+0x472>
 80072f2:	e6f1      	b.n	80070d8 <_dtoa_r+0x4e0>
 80072f4:	0800b120 	.word	0x0800b120
 80072f8:	3fe00000 	.word	0x3fe00000
 80072fc:	3ff00000 	.word	0x3ff00000
 8007300:	40240000 	.word	0x40240000
 8007304:	40140000 	.word	0x40140000
 8007308:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800730a:	2a00      	cmp	r2, #0
 800730c:	f000 80db 	beq.w	80074c6 <_dtoa_r+0x8ce>
 8007310:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007312:	2a01      	cmp	r2, #1
 8007314:	f300 80bf 	bgt.w	8007496 <_dtoa_r+0x89e>
 8007318:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800731a:	2a00      	cmp	r2, #0
 800731c:	f000 80b7 	beq.w	800748e <_dtoa_r+0x896>
 8007320:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007324:	4646      	mov	r6, r8
 8007326:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007328:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800732a:	2101      	movs	r1, #1
 800732c:	441a      	add	r2, r3
 800732e:	4658      	mov	r0, fp
 8007330:	4498      	add	r8, r3
 8007332:	9209      	str	r2, [sp, #36]	@ 0x24
 8007334:	f000 fc64 	bl	8007c00 <__i2b>
 8007338:	4605      	mov	r5, r0
 800733a:	b15e      	cbz	r6, 8007354 <_dtoa_r+0x75c>
 800733c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800733e:	2b00      	cmp	r3, #0
 8007340:	dd08      	ble.n	8007354 <_dtoa_r+0x75c>
 8007342:	42b3      	cmp	r3, r6
 8007344:	bfa8      	it	ge
 8007346:	4633      	movge	r3, r6
 8007348:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800734a:	eba8 0803 	sub.w	r8, r8, r3
 800734e:	1af6      	subs	r6, r6, r3
 8007350:	1ad3      	subs	r3, r2, r3
 8007352:	9309      	str	r3, [sp, #36]	@ 0x24
 8007354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007356:	b1f3      	cbz	r3, 8007396 <_dtoa_r+0x79e>
 8007358:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 80b7 	beq.w	80074ce <_dtoa_r+0x8d6>
 8007360:	b18c      	cbz	r4, 8007386 <_dtoa_r+0x78e>
 8007362:	4629      	mov	r1, r5
 8007364:	4622      	mov	r2, r4
 8007366:	4658      	mov	r0, fp
 8007368:	f000 fd08 	bl	8007d7c <__pow5mult>
 800736c:	464a      	mov	r2, r9
 800736e:	4601      	mov	r1, r0
 8007370:	4605      	mov	r5, r0
 8007372:	4658      	mov	r0, fp
 8007374:	f000 fc5a 	bl	8007c2c <__multiply>
 8007378:	4649      	mov	r1, r9
 800737a:	9004      	str	r0, [sp, #16]
 800737c:	4658      	mov	r0, fp
 800737e:	f000 fb41 	bl	8007a04 <_Bfree>
 8007382:	9b04      	ldr	r3, [sp, #16]
 8007384:	4699      	mov	r9, r3
 8007386:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007388:	1b1a      	subs	r2, r3, r4
 800738a:	d004      	beq.n	8007396 <_dtoa_r+0x79e>
 800738c:	4649      	mov	r1, r9
 800738e:	4658      	mov	r0, fp
 8007390:	f000 fcf4 	bl	8007d7c <__pow5mult>
 8007394:	4681      	mov	r9, r0
 8007396:	2101      	movs	r1, #1
 8007398:	4658      	mov	r0, fp
 800739a:	f000 fc31 	bl	8007c00 <__i2b>
 800739e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073a0:	4604      	mov	r4, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f000 81c9 	beq.w	800773a <_dtoa_r+0xb42>
 80073a8:	461a      	mov	r2, r3
 80073aa:	4601      	mov	r1, r0
 80073ac:	4658      	mov	r0, fp
 80073ae:	f000 fce5 	bl	8007d7c <__pow5mult>
 80073b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073b4:	4604      	mov	r4, r0
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	f300 808f 	bgt.w	80074da <_dtoa_r+0x8e2>
 80073bc:	9b02      	ldr	r3, [sp, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f040 8087 	bne.w	80074d2 <_dtoa_r+0x8da>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f040 8083 	bne.w	80074d6 <_dtoa_r+0x8de>
 80073d0:	9b03      	ldr	r3, [sp, #12]
 80073d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073d6:	0d1b      	lsrs	r3, r3, #20
 80073d8:	051b      	lsls	r3, r3, #20
 80073da:	b12b      	cbz	r3, 80073e8 <_dtoa_r+0x7f0>
 80073dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073de:	f108 0801 	add.w	r8, r8, #1
 80073e2:	3301      	adds	r3, #1
 80073e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073e6:	2301      	movs	r3, #1
 80073e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f000 81aa 	beq.w	8007746 <_dtoa_r+0xb4e>
 80073f2:	6923      	ldr	r3, [r4, #16]
 80073f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073f8:	6918      	ldr	r0, [r3, #16]
 80073fa:	f000 fbb5 	bl	8007b68 <__hi0bits>
 80073fe:	f1c0 0020 	rsb	r0, r0, #32
 8007402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007404:	4418      	add	r0, r3
 8007406:	f010 001f 	ands.w	r0, r0, #31
 800740a:	d071      	beq.n	80074f0 <_dtoa_r+0x8f8>
 800740c:	f1c0 0320 	rsb	r3, r0, #32
 8007410:	2b04      	cmp	r3, #4
 8007412:	dd65      	ble.n	80074e0 <_dtoa_r+0x8e8>
 8007414:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007416:	f1c0 001c 	rsb	r0, r0, #28
 800741a:	4403      	add	r3, r0
 800741c:	4480      	add	r8, r0
 800741e:	4406      	add	r6, r0
 8007420:	9309      	str	r3, [sp, #36]	@ 0x24
 8007422:	f1b8 0f00 	cmp.w	r8, #0
 8007426:	dd05      	ble.n	8007434 <_dtoa_r+0x83c>
 8007428:	4649      	mov	r1, r9
 800742a:	4642      	mov	r2, r8
 800742c:	4658      	mov	r0, fp
 800742e:	f000 fcff 	bl	8007e30 <__lshift>
 8007432:	4681      	mov	r9, r0
 8007434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007436:	2b00      	cmp	r3, #0
 8007438:	dd05      	ble.n	8007446 <_dtoa_r+0x84e>
 800743a:	4621      	mov	r1, r4
 800743c:	461a      	mov	r2, r3
 800743e:	4658      	mov	r0, fp
 8007440:	f000 fcf6 	bl	8007e30 <__lshift>
 8007444:	4604      	mov	r4, r0
 8007446:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007448:	2b00      	cmp	r3, #0
 800744a:	d053      	beq.n	80074f4 <_dtoa_r+0x8fc>
 800744c:	4621      	mov	r1, r4
 800744e:	4648      	mov	r0, r9
 8007450:	f000 fd5a 	bl	8007f08 <__mcmp>
 8007454:	2800      	cmp	r0, #0
 8007456:	da4d      	bge.n	80074f4 <_dtoa_r+0x8fc>
 8007458:	1e7b      	subs	r3, r7, #1
 800745a:	4649      	mov	r1, r9
 800745c:	9304      	str	r3, [sp, #16]
 800745e:	220a      	movs	r2, #10
 8007460:	2300      	movs	r3, #0
 8007462:	4658      	mov	r0, fp
 8007464:	f000 faf0 	bl	8007a48 <__multadd>
 8007468:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800746a:	4681      	mov	r9, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	f000 816c 	beq.w	800774a <_dtoa_r+0xb52>
 8007472:	2300      	movs	r3, #0
 8007474:	4629      	mov	r1, r5
 8007476:	220a      	movs	r2, #10
 8007478:	4658      	mov	r0, fp
 800747a:	f000 fae5 	bl	8007a48 <__multadd>
 800747e:	9b08      	ldr	r3, [sp, #32]
 8007480:	4605      	mov	r5, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	dc61      	bgt.n	800754a <_dtoa_r+0x952>
 8007486:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007488:	2b02      	cmp	r3, #2
 800748a:	dc3b      	bgt.n	8007504 <_dtoa_r+0x90c>
 800748c:	e05d      	b.n	800754a <_dtoa_r+0x952>
 800748e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007490:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007494:	e746      	b.n	8007324 <_dtoa_r+0x72c>
 8007496:	9b07      	ldr	r3, [sp, #28]
 8007498:	1e5c      	subs	r4, r3, #1
 800749a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800749c:	42a3      	cmp	r3, r4
 800749e:	bfbf      	itttt	lt
 80074a0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80074a2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80074a4:	1ae3      	sublt	r3, r4, r3
 80074a6:	18d2      	addlt	r2, r2, r3
 80074a8:	bfa8      	it	ge
 80074aa:	1b1c      	subge	r4, r3, r4
 80074ac:	9b07      	ldr	r3, [sp, #28]
 80074ae:	bfbe      	ittt	lt
 80074b0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80074b2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80074b4:	2400      	movlt	r4, #0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	bfb5      	itete	lt
 80074ba:	eba8 0603 	sublt.w	r6, r8, r3
 80074be:	4646      	movge	r6, r8
 80074c0:	2300      	movlt	r3, #0
 80074c2:	9b07      	ldrge	r3, [sp, #28]
 80074c4:	e730      	b.n	8007328 <_dtoa_r+0x730>
 80074c6:	4646      	mov	r6, r8
 80074c8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80074cc:	e735      	b.n	800733a <_dtoa_r+0x742>
 80074ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074d0:	e75c      	b.n	800738c <_dtoa_r+0x794>
 80074d2:	2300      	movs	r3, #0
 80074d4:	e788      	b.n	80073e8 <_dtoa_r+0x7f0>
 80074d6:	9b02      	ldr	r3, [sp, #8]
 80074d8:	e786      	b.n	80073e8 <_dtoa_r+0x7f0>
 80074da:	2300      	movs	r3, #0
 80074dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80074de:	e788      	b.n	80073f2 <_dtoa_r+0x7fa>
 80074e0:	d09f      	beq.n	8007422 <_dtoa_r+0x82a>
 80074e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074e4:	331c      	adds	r3, #28
 80074e6:	441a      	add	r2, r3
 80074e8:	4498      	add	r8, r3
 80074ea:	441e      	add	r6, r3
 80074ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80074ee:	e798      	b.n	8007422 <_dtoa_r+0x82a>
 80074f0:	4603      	mov	r3, r0
 80074f2:	e7f6      	b.n	80074e2 <_dtoa_r+0x8ea>
 80074f4:	9b07      	ldr	r3, [sp, #28]
 80074f6:	9704      	str	r7, [sp, #16]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	dc20      	bgt.n	800753e <_dtoa_r+0x946>
 80074fc:	9308      	str	r3, [sp, #32]
 80074fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007500:	2b02      	cmp	r3, #2
 8007502:	dd1e      	ble.n	8007542 <_dtoa_r+0x94a>
 8007504:	9b08      	ldr	r3, [sp, #32]
 8007506:	2b00      	cmp	r3, #0
 8007508:	f47f aebc 	bne.w	8007284 <_dtoa_r+0x68c>
 800750c:	4621      	mov	r1, r4
 800750e:	2205      	movs	r2, #5
 8007510:	4658      	mov	r0, fp
 8007512:	f000 fa99 	bl	8007a48 <__multadd>
 8007516:	4601      	mov	r1, r0
 8007518:	4604      	mov	r4, r0
 800751a:	4648      	mov	r0, r9
 800751c:	f000 fcf4 	bl	8007f08 <__mcmp>
 8007520:	2800      	cmp	r0, #0
 8007522:	f77f aeaf 	ble.w	8007284 <_dtoa_r+0x68c>
 8007526:	2331      	movs	r3, #49	@ 0x31
 8007528:	4656      	mov	r6, sl
 800752a:	f806 3b01 	strb.w	r3, [r6], #1
 800752e:	9b04      	ldr	r3, [sp, #16]
 8007530:	3301      	adds	r3, #1
 8007532:	9304      	str	r3, [sp, #16]
 8007534:	e6aa      	b.n	800728c <_dtoa_r+0x694>
 8007536:	9c07      	ldr	r4, [sp, #28]
 8007538:	9704      	str	r7, [sp, #16]
 800753a:	4625      	mov	r5, r4
 800753c:	e7f3      	b.n	8007526 <_dtoa_r+0x92e>
 800753e:	9b07      	ldr	r3, [sp, #28]
 8007540:	9308      	str	r3, [sp, #32]
 8007542:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 8104 	beq.w	8007752 <_dtoa_r+0xb5a>
 800754a:	2e00      	cmp	r6, #0
 800754c:	dd05      	ble.n	800755a <_dtoa_r+0x962>
 800754e:	4629      	mov	r1, r5
 8007550:	4632      	mov	r2, r6
 8007552:	4658      	mov	r0, fp
 8007554:	f000 fc6c 	bl	8007e30 <__lshift>
 8007558:	4605      	mov	r5, r0
 800755a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800755c:	2b00      	cmp	r3, #0
 800755e:	d05a      	beq.n	8007616 <_dtoa_r+0xa1e>
 8007560:	4658      	mov	r0, fp
 8007562:	6869      	ldr	r1, [r5, #4]
 8007564:	f000 fa0e 	bl	8007984 <_Balloc>
 8007568:	4606      	mov	r6, r0
 800756a:	b928      	cbnz	r0, 8007578 <_dtoa_r+0x980>
 800756c:	4602      	mov	r2, r0
 800756e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007572:	4b83      	ldr	r3, [pc, #524]	@ (8007780 <_dtoa_r+0xb88>)
 8007574:	f7ff bb54 	b.w	8006c20 <_dtoa_r+0x28>
 8007578:	692a      	ldr	r2, [r5, #16]
 800757a:	f105 010c 	add.w	r1, r5, #12
 800757e:	3202      	adds	r2, #2
 8007580:	0092      	lsls	r2, r2, #2
 8007582:	300c      	adds	r0, #12
 8007584:	f001 ff5e 	bl	8009444 <memcpy>
 8007588:	2201      	movs	r2, #1
 800758a:	4631      	mov	r1, r6
 800758c:	4658      	mov	r0, fp
 800758e:	f000 fc4f 	bl	8007e30 <__lshift>
 8007592:	462f      	mov	r7, r5
 8007594:	4605      	mov	r5, r0
 8007596:	f10a 0301 	add.w	r3, sl, #1
 800759a:	9307      	str	r3, [sp, #28]
 800759c:	9b08      	ldr	r3, [sp, #32]
 800759e:	4453      	add	r3, sl
 80075a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075a2:	9b02      	ldr	r3, [sp, #8]
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075aa:	9b07      	ldr	r3, [sp, #28]
 80075ac:	4621      	mov	r1, r4
 80075ae:	3b01      	subs	r3, #1
 80075b0:	4648      	mov	r0, r9
 80075b2:	9302      	str	r3, [sp, #8]
 80075b4:	f7ff fa98 	bl	8006ae8 <quorem>
 80075b8:	4639      	mov	r1, r7
 80075ba:	9008      	str	r0, [sp, #32]
 80075bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075c0:	4648      	mov	r0, r9
 80075c2:	f000 fca1 	bl	8007f08 <__mcmp>
 80075c6:	462a      	mov	r2, r5
 80075c8:	9009      	str	r0, [sp, #36]	@ 0x24
 80075ca:	4621      	mov	r1, r4
 80075cc:	4658      	mov	r0, fp
 80075ce:	f000 fcb7 	bl	8007f40 <__mdiff>
 80075d2:	68c2      	ldr	r2, [r0, #12]
 80075d4:	4606      	mov	r6, r0
 80075d6:	bb02      	cbnz	r2, 800761a <_dtoa_r+0xa22>
 80075d8:	4601      	mov	r1, r0
 80075da:	4648      	mov	r0, r9
 80075dc:	f000 fc94 	bl	8007f08 <__mcmp>
 80075e0:	4602      	mov	r2, r0
 80075e2:	4631      	mov	r1, r6
 80075e4:	4658      	mov	r0, fp
 80075e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80075e8:	f000 fa0c 	bl	8007a04 <_Bfree>
 80075ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80075f0:	9e07      	ldr	r6, [sp, #28]
 80075f2:	ea43 0102 	orr.w	r1, r3, r2
 80075f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075f8:	4319      	orrs	r1, r3
 80075fa:	d110      	bne.n	800761e <_dtoa_r+0xa26>
 80075fc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007600:	d029      	beq.n	8007656 <_dtoa_r+0xa5e>
 8007602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007604:	2b00      	cmp	r3, #0
 8007606:	dd02      	ble.n	800760e <_dtoa_r+0xa16>
 8007608:	9b08      	ldr	r3, [sp, #32]
 800760a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800760e:	9b02      	ldr	r3, [sp, #8]
 8007610:	f883 8000 	strb.w	r8, [r3]
 8007614:	e63b      	b.n	800728e <_dtoa_r+0x696>
 8007616:	4628      	mov	r0, r5
 8007618:	e7bb      	b.n	8007592 <_dtoa_r+0x99a>
 800761a:	2201      	movs	r2, #1
 800761c:	e7e1      	b.n	80075e2 <_dtoa_r+0x9ea>
 800761e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007620:	2b00      	cmp	r3, #0
 8007622:	db04      	blt.n	800762e <_dtoa_r+0xa36>
 8007624:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007626:	430b      	orrs	r3, r1
 8007628:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800762a:	430b      	orrs	r3, r1
 800762c:	d120      	bne.n	8007670 <_dtoa_r+0xa78>
 800762e:	2a00      	cmp	r2, #0
 8007630:	dded      	ble.n	800760e <_dtoa_r+0xa16>
 8007632:	4649      	mov	r1, r9
 8007634:	2201      	movs	r2, #1
 8007636:	4658      	mov	r0, fp
 8007638:	f000 fbfa 	bl	8007e30 <__lshift>
 800763c:	4621      	mov	r1, r4
 800763e:	4681      	mov	r9, r0
 8007640:	f000 fc62 	bl	8007f08 <__mcmp>
 8007644:	2800      	cmp	r0, #0
 8007646:	dc03      	bgt.n	8007650 <_dtoa_r+0xa58>
 8007648:	d1e1      	bne.n	800760e <_dtoa_r+0xa16>
 800764a:	f018 0f01 	tst.w	r8, #1
 800764e:	d0de      	beq.n	800760e <_dtoa_r+0xa16>
 8007650:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007654:	d1d8      	bne.n	8007608 <_dtoa_r+0xa10>
 8007656:	2339      	movs	r3, #57	@ 0x39
 8007658:	9a02      	ldr	r2, [sp, #8]
 800765a:	7013      	strb	r3, [r2, #0]
 800765c:	4633      	mov	r3, r6
 800765e:	461e      	mov	r6, r3
 8007660:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007664:	3b01      	subs	r3, #1
 8007666:	2a39      	cmp	r2, #57	@ 0x39
 8007668:	d052      	beq.n	8007710 <_dtoa_r+0xb18>
 800766a:	3201      	adds	r2, #1
 800766c:	701a      	strb	r2, [r3, #0]
 800766e:	e60e      	b.n	800728e <_dtoa_r+0x696>
 8007670:	2a00      	cmp	r2, #0
 8007672:	dd07      	ble.n	8007684 <_dtoa_r+0xa8c>
 8007674:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007678:	d0ed      	beq.n	8007656 <_dtoa_r+0xa5e>
 800767a:	9a02      	ldr	r2, [sp, #8]
 800767c:	f108 0301 	add.w	r3, r8, #1
 8007680:	7013      	strb	r3, [r2, #0]
 8007682:	e604      	b.n	800728e <_dtoa_r+0x696>
 8007684:	9b07      	ldr	r3, [sp, #28]
 8007686:	9a07      	ldr	r2, [sp, #28]
 8007688:	f803 8c01 	strb.w	r8, [r3, #-1]
 800768c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800768e:	4293      	cmp	r3, r2
 8007690:	d028      	beq.n	80076e4 <_dtoa_r+0xaec>
 8007692:	4649      	mov	r1, r9
 8007694:	2300      	movs	r3, #0
 8007696:	220a      	movs	r2, #10
 8007698:	4658      	mov	r0, fp
 800769a:	f000 f9d5 	bl	8007a48 <__multadd>
 800769e:	42af      	cmp	r7, r5
 80076a0:	4681      	mov	r9, r0
 80076a2:	f04f 0300 	mov.w	r3, #0
 80076a6:	f04f 020a 	mov.w	r2, #10
 80076aa:	4639      	mov	r1, r7
 80076ac:	4658      	mov	r0, fp
 80076ae:	d107      	bne.n	80076c0 <_dtoa_r+0xac8>
 80076b0:	f000 f9ca 	bl	8007a48 <__multadd>
 80076b4:	4607      	mov	r7, r0
 80076b6:	4605      	mov	r5, r0
 80076b8:	9b07      	ldr	r3, [sp, #28]
 80076ba:	3301      	adds	r3, #1
 80076bc:	9307      	str	r3, [sp, #28]
 80076be:	e774      	b.n	80075aa <_dtoa_r+0x9b2>
 80076c0:	f000 f9c2 	bl	8007a48 <__multadd>
 80076c4:	4629      	mov	r1, r5
 80076c6:	4607      	mov	r7, r0
 80076c8:	2300      	movs	r3, #0
 80076ca:	220a      	movs	r2, #10
 80076cc:	4658      	mov	r0, fp
 80076ce:	f000 f9bb 	bl	8007a48 <__multadd>
 80076d2:	4605      	mov	r5, r0
 80076d4:	e7f0      	b.n	80076b8 <_dtoa_r+0xac0>
 80076d6:	9b08      	ldr	r3, [sp, #32]
 80076d8:	2700      	movs	r7, #0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	bfcc      	ite	gt
 80076de:	461e      	movgt	r6, r3
 80076e0:	2601      	movle	r6, #1
 80076e2:	4456      	add	r6, sl
 80076e4:	4649      	mov	r1, r9
 80076e6:	2201      	movs	r2, #1
 80076e8:	4658      	mov	r0, fp
 80076ea:	f000 fba1 	bl	8007e30 <__lshift>
 80076ee:	4621      	mov	r1, r4
 80076f0:	4681      	mov	r9, r0
 80076f2:	f000 fc09 	bl	8007f08 <__mcmp>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	dcb0      	bgt.n	800765c <_dtoa_r+0xa64>
 80076fa:	d102      	bne.n	8007702 <_dtoa_r+0xb0a>
 80076fc:	f018 0f01 	tst.w	r8, #1
 8007700:	d1ac      	bne.n	800765c <_dtoa_r+0xa64>
 8007702:	4633      	mov	r3, r6
 8007704:	461e      	mov	r6, r3
 8007706:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800770a:	2a30      	cmp	r2, #48	@ 0x30
 800770c:	d0fa      	beq.n	8007704 <_dtoa_r+0xb0c>
 800770e:	e5be      	b.n	800728e <_dtoa_r+0x696>
 8007710:	459a      	cmp	sl, r3
 8007712:	d1a4      	bne.n	800765e <_dtoa_r+0xa66>
 8007714:	9b04      	ldr	r3, [sp, #16]
 8007716:	3301      	adds	r3, #1
 8007718:	9304      	str	r3, [sp, #16]
 800771a:	2331      	movs	r3, #49	@ 0x31
 800771c:	f88a 3000 	strb.w	r3, [sl]
 8007720:	e5b5      	b.n	800728e <_dtoa_r+0x696>
 8007722:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007724:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007784 <_dtoa_r+0xb8c>
 8007728:	b11b      	cbz	r3, 8007732 <_dtoa_r+0xb3a>
 800772a:	f10a 0308 	add.w	r3, sl, #8
 800772e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007730:	6013      	str	r3, [r2, #0]
 8007732:	4650      	mov	r0, sl
 8007734:	b017      	add	sp, #92	@ 0x5c
 8007736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800773c:	2b01      	cmp	r3, #1
 800773e:	f77f ae3d 	ble.w	80073bc <_dtoa_r+0x7c4>
 8007742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007744:	930a      	str	r3, [sp, #40]	@ 0x28
 8007746:	2001      	movs	r0, #1
 8007748:	e65b      	b.n	8007402 <_dtoa_r+0x80a>
 800774a:	9b08      	ldr	r3, [sp, #32]
 800774c:	2b00      	cmp	r3, #0
 800774e:	f77f aed6 	ble.w	80074fe <_dtoa_r+0x906>
 8007752:	4656      	mov	r6, sl
 8007754:	4621      	mov	r1, r4
 8007756:	4648      	mov	r0, r9
 8007758:	f7ff f9c6 	bl	8006ae8 <quorem>
 800775c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007760:	9b08      	ldr	r3, [sp, #32]
 8007762:	f806 8b01 	strb.w	r8, [r6], #1
 8007766:	eba6 020a 	sub.w	r2, r6, sl
 800776a:	4293      	cmp	r3, r2
 800776c:	ddb3      	ble.n	80076d6 <_dtoa_r+0xade>
 800776e:	4649      	mov	r1, r9
 8007770:	2300      	movs	r3, #0
 8007772:	220a      	movs	r2, #10
 8007774:	4658      	mov	r0, fp
 8007776:	f000 f967 	bl	8007a48 <__multadd>
 800777a:	4681      	mov	r9, r0
 800777c:	e7ea      	b.n	8007754 <_dtoa_r+0xb5c>
 800777e:	bf00      	nop
 8007780:	0800b07c 	.word	0x0800b07c
 8007784:	0800b000 	.word	0x0800b000

08007788 <_free_r>:
 8007788:	b538      	push	{r3, r4, r5, lr}
 800778a:	4605      	mov	r5, r0
 800778c:	2900      	cmp	r1, #0
 800778e:	d040      	beq.n	8007812 <_free_r+0x8a>
 8007790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007794:	1f0c      	subs	r4, r1, #4
 8007796:	2b00      	cmp	r3, #0
 8007798:	bfb8      	it	lt
 800779a:	18e4      	addlt	r4, r4, r3
 800779c:	f000 f8e6 	bl	800796c <__malloc_lock>
 80077a0:	4a1c      	ldr	r2, [pc, #112]	@ (8007814 <_free_r+0x8c>)
 80077a2:	6813      	ldr	r3, [r2, #0]
 80077a4:	b933      	cbnz	r3, 80077b4 <_free_r+0x2c>
 80077a6:	6063      	str	r3, [r4, #4]
 80077a8:	6014      	str	r4, [r2, #0]
 80077aa:	4628      	mov	r0, r5
 80077ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077b0:	f000 b8e2 	b.w	8007978 <__malloc_unlock>
 80077b4:	42a3      	cmp	r3, r4
 80077b6:	d908      	bls.n	80077ca <_free_r+0x42>
 80077b8:	6820      	ldr	r0, [r4, #0]
 80077ba:	1821      	adds	r1, r4, r0
 80077bc:	428b      	cmp	r3, r1
 80077be:	bf01      	itttt	eq
 80077c0:	6819      	ldreq	r1, [r3, #0]
 80077c2:	685b      	ldreq	r3, [r3, #4]
 80077c4:	1809      	addeq	r1, r1, r0
 80077c6:	6021      	streq	r1, [r4, #0]
 80077c8:	e7ed      	b.n	80077a6 <_free_r+0x1e>
 80077ca:	461a      	mov	r2, r3
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	b10b      	cbz	r3, 80077d4 <_free_r+0x4c>
 80077d0:	42a3      	cmp	r3, r4
 80077d2:	d9fa      	bls.n	80077ca <_free_r+0x42>
 80077d4:	6811      	ldr	r1, [r2, #0]
 80077d6:	1850      	adds	r0, r2, r1
 80077d8:	42a0      	cmp	r0, r4
 80077da:	d10b      	bne.n	80077f4 <_free_r+0x6c>
 80077dc:	6820      	ldr	r0, [r4, #0]
 80077de:	4401      	add	r1, r0
 80077e0:	1850      	adds	r0, r2, r1
 80077e2:	4283      	cmp	r3, r0
 80077e4:	6011      	str	r1, [r2, #0]
 80077e6:	d1e0      	bne.n	80077aa <_free_r+0x22>
 80077e8:	6818      	ldr	r0, [r3, #0]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	4408      	add	r0, r1
 80077ee:	6010      	str	r0, [r2, #0]
 80077f0:	6053      	str	r3, [r2, #4]
 80077f2:	e7da      	b.n	80077aa <_free_r+0x22>
 80077f4:	d902      	bls.n	80077fc <_free_r+0x74>
 80077f6:	230c      	movs	r3, #12
 80077f8:	602b      	str	r3, [r5, #0]
 80077fa:	e7d6      	b.n	80077aa <_free_r+0x22>
 80077fc:	6820      	ldr	r0, [r4, #0]
 80077fe:	1821      	adds	r1, r4, r0
 8007800:	428b      	cmp	r3, r1
 8007802:	bf01      	itttt	eq
 8007804:	6819      	ldreq	r1, [r3, #0]
 8007806:	685b      	ldreq	r3, [r3, #4]
 8007808:	1809      	addeq	r1, r1, r0
 800780a:	6021      	streq	r1, [r4, #0]
 800780c:	6063      	str	r3, [r4, #4]
 800780e:	6054      	str	r4, [r2, #4]
 8007810:	e7cb      	b.n	80077aa <_free_r+0x22>
 8007812:	bd38      	pop	{r3, r4, r5, pc}
 8007814:	20000a20 	.word	0x20000a20

08007818 <malloc>:
 8007818:	4b02      	ldr	r3, [pc, #8]	@ (8007824 <malloc+0xc>)
 800781a:	4601      	mov	r1, r0
 800781c:	6818      	ldr	r0, [r3, #0]
 800781e:	f000 b825 	b.w	800786c <_malloc_r>
 8007822:	bf00      	nop
 8007824:	200000a8 	.word	0x200000a8

08007828 <sbrk_aligned>:
 8007828:	b570      	push	{r4, r5, r6, lr}
 800782a:	4e0f      	ldr	r6, [pc, #60]	@ (8007868 <sbrk_aligned+0x40>)
 800782c:	460c      	mov	r4, r1
 800782e:	6831      	ldr	r1, [r6, #0]
 8007830:	4605      	mov	r5, r0
 8007832:	b911      	cbnz	r1, 800783a <sbrk_aligned+0x12>
 8007834:	f001 fdf6 	bl	8009424 <_sbrk_r>
 8007838:	6030      	str	r0, [r6, #0]
 800783a:	4621      	mov	r1, r4
 800783c:	4628      	mov	r0, r5
 800783e:	f001 fdf1 	bl	8009424 <_sbrk_r>
 8007842:	1c43      	adds	r3, r0, #1
 8007844:	d103      	bne.n	800784e <sbrk_aligned+0x26>
 8007846:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800784a:	4620      	mov	r0, r4
 800784c:	bd70      	pop	{r4, r5, r6, pc}
 800784e:	1cc4      	adds	r4, r0, #3
 8007850:	f024 0403 	bic.w	r4, r4, #3
 8007854:	42a0      	cmp	r0, r4
 8007856:	d0f8      	beq.n	800784a <sbrk_aligned+0x22>
 8007858:	1a21      	subs	r1, r4, r0
 800785a:	4628      	mov	r0, r5
 800785c:	f001 fde2 	bl	8009424 <_sbrk_r>
 8007860:	3001      	adds	r0, #1
 8007862:	d1f2      	bne.n	800784a <sbrk_aligned+0x22>
 8007864:	e7ef      	b.n	8007846 <sbrk_aligned+0x1e>
 8007866:	bf00      	nop
 8007868:	20000a1c 	.word	0x20000a1c

0800786c <_malloc_r>:
 800786c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007870:	1ccd      	adds	r5, r1, #3
 8007872:	f025 0503 	bic.w	r5, r5, #3
 8007876:	3508      	adds	r5, #8
 8007878:	2d0c      	cmp	r5, #12
 800787a:	bf38      	it	cc
 800787c:	250c      	movcc	r5, #12
 800787e:	2d00      	cmp	r5, #0
 8007880:	4606      	mov	r6, r0
 8007882:	db01      	blt.n	8007888 <_malloc_r+0x1c>
 8007884:	42a9      	cmp	r1, r5
 8007886:	d904      	bls.n	8007892 <_malloc_r+0x26>
 8007888:	230c      	movs	r3, #12
 800788a:	6033      	str	r3, [r6, #0]
 800788c:	2000      	movs	r0, #0
 800788e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007892:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007968 <_malloc_r+0xfc>
 8007896:	f000 f869 	bl	800796c <__malloc_lock>
 800789a:	f8d8 3000 	ldr.w	r3, [r8]
 800789e:	461c      	mov	r4, r3
 80078a0:	bb44      	cbnz	r4, 80078f4 <_malloc_r+0x88>
 80078a2:	4629      	mov	r1, r5
 80078a4:	4630      	mov	r0, r6
 80078a6:	f7ff ffbf 	bl	8007828 <sbrk_aligned>
 80078aa:	1c43      	adds	r3, r0, #1
 80078ac:	4604      	mov	r4, r0
 80078ae:	d158      	bne.n	8007962 <_malloc_r+0xf6>
 80078b0:	f8d8 4000 	ldr.w	r4, [r8]
 80078b4:	4627      	mov	r7, r4
 80078b6:	2f00      	cmp	r7, #0
 80078b8:	d143      	bne.n	8007942 <_malloc_r+0xd6>
 80078ba:	2c00      	cmp	r4, #0
 80078bc:	d04b      	beq.n	8007956 <_malloc_r+0xea>
 80078be:	6823      	ldr	r3, [r4, #0]
 80078c0:	4639      	mov	r1, r7
 80078c2:	4630      	mov	r0, r6
 80078c4:	eb04 0903 	add.w	r9, r4, r3
 80078c8:	f001 fdac 	bl	8009424 <_sbrk_r>
 80078cc:	4581      	cmp	r9, r0
 80078ce:	d142      	bne.n	8007956 <_malloc_r+0xea>
 80078d0:	6821      	ldr	r1, [r4, #0]
 80078d2:	4630      	mov	r0, r6
 80078d4:	1a6d      	subs	r5, r5, r1
 80078d6:	4629      	mov	r1, r5
 80078d8:	f7ff ffa6 	bl	8007828 <sbrk_aligned>
 80078dc:	3001      	adds	r0, #1
 80078de:	d03a      	beq.n	8007956 <_malloc_r+0xea>
 80078e0:	6823      	ldr	r3, [r4, #0]
 80078e2:	442b      	add	r3, r5
 80078e4:	6023      	str	r3, [r4, #0]
 80078e6:	f8d8 3000 	ldr.w	r3, [r8]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	bb62      	cbnz	r2, 8007948 <_malloc_r+0xdc>
 80078ee:	f8c8 7000 	str.w	r7, [r8]
 80078f2:	e00f      	b.n	8007914 <_malloc_r+0xa8>
 80078f4:	6822      	ldr	r2, [r4, #0]
 80078f6:	1b52      	subs	r2, r2, r5
 80078f8:	d420      	bmi.n	800793c <_malloc_r+0xd0>
 80078fa:	2a0b      	cmp	r2, #11
 80078fc:	d917      	bls.n	800792e <_malloc_r+0xc2>
 80078fe:	1961      	adds	r1, r4, r5
 8007900:	42a3      	cmp	r3, r4
 8007902:	6025      	str	r5, [r4, #0]
 8007904:	bf18      	it	ne
 8007906:	6059      	strne	r1, [r3, #4]
 8007908:	6863      	ldr	r3, [r4, #4]
 800790a:	bf08      	it	eq
 800790c:	f8c8 1000 	streq.w	r1, [r8]
 8007910:	5162      	str	r2, [r4, r5]
 8007912:	604b      	str	r3, [r1, #4]
 8007914:	4630      	mov	r0, r6
 8007916:	f000 f82f 	bl	8007978 <__malloc_unlock>
 800791a:	f104 000b 	add.w	r0, r4, #11
 800791e:	1d23      	adds	r3, r4, #4
 8007920:	f020 0007 	bic.w	r0, r0, #7
 8007924:	1ac2      	subs	r2, r0, r3
 8007926:	bf1c      	itt	ne
 8007928:	1a1b      	subne	r3, r3, r0
 800792a:	50a3      	strne	r3, [r4, r2]
 800792c:	e7af      	b.n	800788e <_malloc_r+0x22>
 800792e:	6862      	ldr	r2, [r4, #4]
 8007930:	42a3      	cmp	r3, r4
 8007932:	bf0c      	ite	eq
 8007934:	f8c8 2000 	streq.w	r2, [r8]
 8007938:	605a      	strne	r2, [r3, #4]
 800793a:	e7eb      	b.n	8007914 <_malloc_r+0xa8>
 800793c:	4623      	mov	r3, r4
 800793e:	6864      	ldr	r4, [r4, #4]
 8007940:	e7ae      	b.n	80078a0 <_malloc_r+0x34>
 8007942:	463c      	mov	r4, r7
 8007944:	687f      	ldr	r7, [r7, #4]
 8007946:	e7b6      	b.n	80078b6 <_malloc_r+0x4a>
 8007948:	461a      	mov	r2, r3
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	42a3      	cmp	r3, r4
 800794e:	d1fb      	bne.n	8007948 <_malloc_r+0xdc>
 8007950:	2300      	movs	r3, #0
 8007952:	6053      	str	r3, [r2, #4]
 8007954:	e7de      	b.n	8007914 <_malloc_r+0xa8>
 8007956:	230c      	movs	r3, #12
 8007958:	4630      	mov	r0, r6
 800795a:	6033      	str	r3, [r6, #0]
 800795c:	f000 f80c 	bl	8007978 <__malloc_unlock>
 8007960:	e794      	b.n	800788c <_malloc_r+0x20>
 8007962:	6005      	str	r5, [r0, #0]
 8007964:	e7d6      	b.n	8007914 <_malloc_r+0xa8>
 8007966:	bf00      	nop
 8007968:	20000a20 	.word	0x20000a20

0800796c <__malloc_lock>:
 800796c:	4801      	ldr	r0, [pc, #4]	@ (8007974 <__malloc_lock+0x8>)
 800796e:	f7ff b8a6 	b.w	8006abe <__retarget_lock_acquire_recursive>
 8007972:	bf00      	nop
 8007974:	20000a18 	.word	0x20000a18

08007978 <__malloc_unlock>:
 8007978:	4801      	ldr	r0, [pc, #4]	@ (8007980 <__malloc_unlock+0x8>)
 800797a:	f7ff b8a1 	b.w	8006ac0 <__retarget_lock_release_recursive>
 800797e:	bf00      	nop
 8007980:	20000a18 	.word	0x20000a18

08007984 <_Balloc>:
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	69c6      	ldr	r6, [r0, #28]
 8007988:	4604      	mov	r4, r0
 800798a:	460d      	mov	r5, r1
 800798c:	b976      	cbnz	r6, 80079ac <_Balloc+0x28>
 800798e:	2010      	movs	r0, #16
 8007990:	f7ff ff42 	bl	8007818 <malloc>
 8007994:	4602      	mov	r2, r0
 8007996:	61e0      	str	r0, [r4, #28]
 8007998:	b920      	cbnz	r0, 80079a4 <_Balloc+0x20>
 800799a:	216b      	movs	r1, #107	@ 0x6b
 800799c:	4b17      	ldr	r3, [pc, #92]	@ (80079fc <_Balloc+0x78>)
 800799e:	4818      	ldr	r0, [pc, #96]	@ (8007a00 <_Balloc+0x7c>)
 80079a0:	f001 fd64 	bl	800946c <__assert_func>
 80079a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079a8:	6006      	str	r6, [r0, #0]
 80079aa:	60c6      	str	r6, [r0, #12]
 80079ac:	69e6      	ldr	r6, [r4, #28]
 80079ae:	68f3      	ldr	r3, [r6, #12]
 80079b0:	b183      	cbz	r3, 80079d4 <_Balloc+0x50>
 80079b2:	69e3      	ldr	r3, [r4, #28]
 80079b4:	68db      	ldr	r3, [r3, #12]
 80079b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079ba:	b9b8      	cbnz	r0, 80079ec <_Balloc+0x68>
 80079bc:	2101      	movs	r1, #1
 80079be:	fa01 f605 	lsl.w	r6, r1, r5
 80079c2:	1d72      	adds	r2, r6, #5
 80079c4:	4620      	mov	r0, r4
 80079c6:	0092      	lsls	r2, r2, #2
 80079c8:	f001 fd6e 	bl	80094a8 <_calloc_r>
 80079cc:	b160      	cbz	r0, 80079e8 <_Balloc+0x64>
 80079ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079d2:	e00e      	b.n	80079f2 <_Balloc+0x6e>
 80079d4:	2221      	movs	r2, #33	@ 0x21
 80079d6:	2104      	movs	r1, #4
 80079d8:	4620      	mov	r0, r4
 80079da:	f001 fd65 	bl	80094a8 <_calloc_r>
 80079de:	69e3      	ldr	r3, [r4, #28]
 80079e0:	60f0      	str	r0, [r6, #12]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e4      	bne.n	80079b2 <_Balloc+0x2e>
 80079e8:	2000      	movs	r0, #0
 80079ea:	bd70      	pop	{r4, r5, r6, pc}
 80079ec:	6802      	ldr	r2, [r0, #0]
 80079ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079f2:	2300      	movs	r3, #0
 80079f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079f8:	e7f7      	b.n	80079ea <_Balloc+0x66>
 80079fa:	bf00      	nop
 80079fc:	0800b00d 	.word	0x0800b00d
 8007a00:	0800b08d 	.word	0x0800b08d

08007a04 <_Bfree>:
 8007a04:	b570      	push	{r4, r5, r6, lr}
 8007a06:	69c6      	ldr	r6, [r0, #28]
 8007a08:	4605      	mov	r5, r0
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	b976      	cbnz	r6, 8007a2c <_Bfree+0x28>
 8007a0e:	2010      	movs	r0, #16
 8007a10:	f7ff ff02 	bl	8007818 <malloc>
 8007a14:	4602      	mov	r2, r0
 8007a16:	61e8      	str	r0, [r5, #28]
 8007a18:	b920      	cbnz	r0, 8007a24 <_Bfree+0x20>
 8007a1a:	218f      	movs	r1, #143	@ 0x8f
 8007a1c:	4b08      	ldr	r3, [pc, #32]	@ (8007a40 <_Bfree+0x3c>)
 8007a1e:	4809      	ldr	r0, [pc, #36]	@ (8007a44 <_Bfree+0x40>)
 8007a20:	f001 fd24 	bl	800946c <__assert_func>
 8007a24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a28:	6006      	str	r6, [r0, #0]
 8007a2a:	60c6      	str	r6, [r0, #12]
 8007a2c:	b13c      	cbz	r4, 8007a3e <_Bfree+0x3a>
 8007a2e:	69eb      	ldr	r3, [r5, #28]
 8007a30:	6862      	ldr	r2, [r4, #4]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a38:	6021      	str	r1, [r4, #0]
 8007a3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a3e:	bd70      	pop	{r4, r5, r6, pc}
 8007a40:	0800b00d 	.word	0x0800b00d
 8007a44:	0800b08d 	.word	0x0800b08d

08007a48 <__multadd>:
 8007a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a4c:	4607      	mov	r7, r0
 8007a4e:	460c      	mov	r4, r1
 8007a50:	461e      	mov	r6, r3
 8007a52:	2000      	movs	r0, #0
 8007a54:	690d      	ldr	r5, [r1, #16]
 8007a56:	f101 0c14 	add.w	ip, r1, #20
 8007a5a:	f8dc 3000 	ldr.w	r3, [ip]
 8007a5e:	3001      	adds	r0, #1
 8007a60:	b299      	uxth	r1, r3
 8007a62:	fb02 6101 	mla	r1, r2, r1, r6
 8007a66:	0c1e      	lsrs	r6, r3, #16
 8007a68:	0c0b      	lsrs	r3, r1, #16
 8007a6a:	fb02 3306 	mla	r3, r2, r6, r3
 8007a6e:	b289      	uxth	r1, r1
 8007a70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a74:	4285      	cmp	r5, r0
 8007a76:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a7a:	f84c 1b04 	str.w	r1, [ip], #4
 8007a7e:	dcec      	bgt.n	8007a5a <__multadd+0x12>
 8007a80:	b30e      	cbz	r6, 8007ac6 <__multadd+0x7e>
 8007a82:	68a3      	ldr	r3, [r4, #8]
 8007a84:	42ab      	cmp	r3, r5
 8007a86:	dc19      	bgt.n	8007abc <__multadd+0x74>
 8007a88:	6861      	ldr	r1, [r4, #4]
 8007a8a:	4638      	mov	r0, r7
 8007a8c:	3101      	adds	r1, #1
 8007a8e:	f7ff ff79 	bl	8007984 <_Balloc>
 8007a92:	4680      	mov	r8, r0
 8007a94:	b928      	cbnz	r0, 8007aa2 <__multadd+0x5a>
 8007a96:	4602      	mov	r2, r0
 8007a98:	21ba      	movs	r1, #186	@ 0xba
 8007a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8007acc <__multadd+0x84>)
 8007a9c:	480c      	ldr	r0, [pc, #48]	@ (8007ad0 <__multadd+0x88>)
 8007a9e:	f001 fce5 	bl	800946c <__assert_func>
 8007aa2:	6922      	ldr	r2, [r4, #16]
 8007aa4:	f104 010c 	add.w	r1, r4, #12
 8007aa8:	3202      	adds	r2, #2
 8007aaa:	0092      	lsls	r2, r2, #2
 8007aac:	300c      	adds	r0, #12
 8007aae:	f001 fcc9 	bl	8009444 <memcpy>
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	4638      	mov	r0, r7
 8007ab6:	f7ff ffa5 	bl	8007a04 <_Bfree>
 8007aba:	4644      	mov	r4, r8
 8007abc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ac0:	3501      	adds	r5, #1
 8007ac2:	615e      	str	r6, [r3, #20]
 8007ac4:	6125      	str	r5, [r4, #16]
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007acc:	0800b07c 	.word	0x0800b07c
 8007ad0:	0800b08d 	.word	0x0800b08d

08007ad4 <__s2b>:
 8007ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ad8:	4615      	mov	r5, r2
 8007ada:	2209      	movs	r2, #9
 8007adc:	461f      	mov	r7, r3
 8007ade:	3308      	adds	r3, #8
 8007ae0:	460c      	mov	r4, r1
 8007ae2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	2201      	movs	r2, #1
 8007aea:	2100      	movs	r1, #0
 8007aec:	429a      	cmp	r2, r3
 8007aee:	db09      	blt.n	8007b04 <__s2b+0x30>
 8007af0:	4630      	mov	r0, r6
 8007af2:	f7ff ff47 	bl	8007984 <_Balloc>
 8007af6:	b940      	cbnz	r0, 8007b0a <__s2b+0x36>
 8007af8:	4602      	mov	r2, r0
 8007afa:	21d3      	movs	r1, #211	@ 0xd3
 8007afc:	4b18      	ldr	r3, [pc, #96]	@ (8007b60 <__s2b+0x8c>)
 8007afe:	4819      	ldr	r0, [pc, #100]	@ (8007b64 <__s2b+0x90>)
 8007b00:	f001 fcb4 	bl	800946c <__assert_func>
 8007b04:	0052      	lsls	r2, r2, #1
 8007b06:	3101      	adds	r1, #1
 8007b08:	e7f0      	b.n	8007aec <__s2b+0x18>
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	2d09      	cmp	r5, #9
 8007b0e:	6143      	str	r3, [r0, #20]
 8007b10:	f04f 0301 	mov.w	r3, #1
 8007b14:	6103      	str	r3, [r0, #16]
 8007b16:	dd16      	ble.n	8007b46 <__s2b+0x72>
 8007b18:	f104 0909 	add.w	r9, r4, #9
 8007b1c:	46c8      	mov	r8, r9
 8007b1e:	442c      	add	r4, r5
 8007b20:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007b24:	4601      	mov	r1, r0
 8007b26:	220a      	movs	r2, #10
 8007b28:	4630      	mov	r0, r6
 8007b2a:	3b30      	subs	r3, #48	@ 0x30
 8007b2c:	f7ff ff8c 	bl	8007a48 <__multadd>
 8007b30:	45a0      	cmp	r8, r4
 8007b32:	d1f5      	bne.n	8007b20 <__s2b+0x4c>
 8007b34:	f1a5 0408 	sub.w	r4, r5, #8
 8007b38:	444c      	add	r4, r9
 8007b3a:	1b2d      	subs	r5, r5, r4
 8007b3c:	1963      	adds	r3, r4, r5
 8007b3e:	42bb      	cmp	r3, r7
 8007b40:	db04      	blt.n	8007b4c <__s2b+0x78>
 8007b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b46:	2509      	movs	r5, #9
 8007b48:	340a      	adds	r4, #10
 8007b4a:	e7f6      	b.n	8007b3a <__s2b+0x66>
 8007b4c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b50:	4601      	mov	r1, r0
 8007b52:	220a      	movs	r2, #10
 8007b54:	4630      	mov	r0, r6
 8007b56:	3b30      	subs	r3, #48	@ 0x30
 8007b58:	f7ff ff76 	bl	8007a48 <__multadd>
 8007b5c:	e7ee      	b.n	8007b3c <__s2b+0x68>
 8007b5e:	bf00      	nop
 8007b60:	0800b07c 	.word	0x0800b07c
 8007b64:	0800b08d 	.word	0x0800b08d

08007b68 <__hi0bits>:
 8007b68:	4603      	mov	r3, r0
 8007b6a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b6e:	bf3a      	itte	cc
 8007b70:	0403      	lslcc	r3, r0, #16
 8007b72:	2010      	movcc	r0, #16
 8007b74:	2000      	movcs	r0, #0
 8007b76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b7a:	bf3c      	itt	cc
 8007b7c:	021b      	lslcc	r3, r3, #8
 8007b7e:	3008      	addcc	r0, #8
 8007b80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b84:	bf3c      	itt	cc
 8007b86:	011b      	lslcc	r3, r3, #4
 8007b88:	3004      	addcc	r0, #4
 8007b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b8e:	bf3c      	itt	cc
 8007b90:	009b      	lslcc	r3, r3, #2
 8007b92:	3002      	addcc	r0, #2
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	db05      	blt.n	8007ba4 <__hi0bits+0x3c>
 8007b98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b9c:	f100 0001 	add.w	r0, r0, #1
 8007ba0:	bf08      	it	eq
 8007ba2:	2020      	moveq	r0, #32
 8007ba4:	4770      	bx	lr

08007ba6 <__lo0bits>:
 8007ba6:	6803      	ldr	r3, [r0, #0]
 8007ba8:	4602      	mov	r2, r0
 8007baa:	f013 0007 	ands.w	r0, r3, #7
 8007bae:	d00b      	beq.n	8007bc8 <__lo0bits+0x22>
 8007bb0:	07d9      	lsls	r1, r3, #31
 8007bb2:	d421      	bmi.n	8007bf8 <__lo0bits+0x52>
 8007bb4:	0798      	lsls	r0, r3, #30
 8007bb6:	bf49      	itett	mi
 8007bb8:	085b      	lsrmi	r3, r3, #1
 8007bba:	089b      	lsrpl	r3, r3, #2
 8007bbc:	2001      	movmi	r0, #1
 8007bbe:	6013      	strmi	r3, [r2, #0]
 8007bc0:	bf5c      	itt	pl
 8007bc2:	2002      	movpl	r0, #2
 8007bc4:	6013      	strpl	r3, [r2, #0]
 8007bc6:	4770      	bx	lr
 8007bc8:	b299      	uxth	r1, r3
 8007bca:	b909      	cbnz	r1, 8007bd0 <__lo0bits+0x2a>
 8007bcc:	2010      	movs	r0, #16
 8007bce:	0c1b      	lsrs	r3, r3, #16
 8007bd0:	b2d9      	uxtb	r1, r3
 8007bd2:	b909      	cbnz	r1, 8007bd8 <__lo0bits+0x32>
 8007bd4:	3008      	adds	r0, #8
 8007bd6:	0a1b      	lsrs	r3, r3, #8
 8007bd8:	0719      	lsls	r1, r3, #28
 8007bda:	bf04      	itt	eq
 8007bdc:	091b      	lsreq	r3, r3, #4
 8007bde:	3004      	addeq	r0, #4
 8007be0:	0799      	lsls	r1, r3, #30
 8007be2:	bf04      	itt	eq
 8007be4:	089b      	lsreq	r3, r3, #2
 8007be6:	3002      	addeq	r0, #2
 8007be8:	07d9      	lsls	r1, r3, #31
 8007bea:	d403      	bmi.n	8007bf4 <__lo0bits+0x4e>
 8007bec:	085b      	lsrs	r3, r3, #1
 8007bee:	f100 0001 	add.w	r0, r0, #1
 8007bf2:	d003      	beq.n	8007bfc <__lo0bits+0x56>
 8007bf4:	6013      	str	r3, [r2, #0]
 8007bf6:	4770      	bx	lr
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	4770      	bx	lr
 8007bfc:	2020      	movs	r0, #32
 8007bfe:	4770      	bx	lr

08007c00 <__i2b>:
 8007c00:	b510      	push	{r4, lr}
 8007c02:	460c      	mov	r4, r1
 8007c04:	2101      	movs	r1, #1
 8007c06:	f7ff febd 	bl	8007984 <_Balloc>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	b928      	cbnz	r0, 8007c1a <__i2b+0x1a>
 8007c0e:	f240 1145 	movw	r1, #325	@ 0x145
 8007c12:	4b04      	ldr	r3, [pc, #16]	@ (8007c24 <__i2b+0x24>)
 8007c14:	4804      	ldr	r0, [pc, #16]	@ (8007c28 <__i2b+0x28>)
 8007c16:	f001 fc29 	bl	800946c <__assert_func>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	6144      	str	r4, [r0, #20]
 8007c1e:	6103      	str	r3, [r0, #16]
 8007c20:	bd10      	pop	{r4, pc}
 8007c22:	bf00      	nop
 8007c24:	0800b07c 	.word	0x0800b07c
 8007c28:	0800b08d 	.word	0x0800b08d

08007c2c <__multiply>:
 8007c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c30:	4614      	mov	r4, r2
 8007c32:	690a      	ldr	r2, [r1, #16]
 8007c34:	6923      	ldr	r3, [r4, #16]
 8007c36:	460f      	mov	r7, r1
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	bfa2      	ittt	ge
 8007c3c:	4623      	movge	r3, r4
 8007c3e:	460c      	movge	r4, r1
 8007c40:	461f      	movge	r7, r3
 8007c42:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007c46:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007c4a:	68a3      	ldr	r3, [r4, #8]
 8007c4c:	6861      	ldr	r1, [r4, #4]
 8007c4e:	eb0a 0609 	add.w	r6, sl, r9
 8007c52:	42b3      	cmp	r3, r6
 8007c54:	b085      	sub	sp, #20
 8007c56:	bfb8      	it	lt
 8007c58:	3101      	addlt	r1, #1
 8007c5a:	f7ff fe93 	bl	8007984 <_Balloc>
 8007c5e:	b930      	cbnz	r0, 8007c6e <__multiply+0x42>
 8007c60:	4602      	mov	r2, r0
 8007c62:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c66:	4b43      	ldr	r3, [pc, #268]	@ (8007d74 <__multiply+0x148>)
 8007c68:	4843      	ldr	r0, [pc, #268]	@ (8007d78 <__multiply+0x14c>)
 8007c6a:	f001 fbff 	bl	800946c <__assert_func>
 8007c6e:	f100 0514 	add.w	r5, r0, #20
 8007c72:	462b      	mov	r3, r5
 8007c74:	2200      	movs	r2, #0
 8007c76:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c7a:	4543      	cmp	r3, r8
 8007c7c:	d321      	bcc.n	8007cc2 <__multiply+0x96>
 8007c7e:	f107 0114 	add.w	r1, r7, #20
 8007c82:	f104 0214 	add.w	r2, r4, #20
 8007c86:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007c8a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007c8e:	9302      	str	r3, [sp, #8]
 8007c90:	1b13      	subs	r3, r2, r4
 8007c92:	3b15      	subs	r3, #21
 8007c94:	f023 0303 	bic.w	r3, r3, #3
 8007c98:	3304      	adds	r3, #4
 8007c9a:	f104 0715 	add.w	r7, r4, #21
 8007c9e:	42ba      	cmp	r2, r7
 8007ca0:	bf38      	it	cc
 8007ca2:	2304      	movcc	r3, #4
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	9b02      	ldr	r3, [sp, #8]
 8007ca8:	9103      	str	r1, [sp, #12]
 8007caa:	428b      	cmp	r3, r1
 8007cac:	d80c      	bhi.n	8007cc8 <__multiply+0x9c>
 8007cae:	2e00      	cmp	r6, #0
 8007cb0:	dd03      	ble.n	8007cba <__multiply+0x8e>
 8007cb2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d05a      	beq.n	8007d70 <__multiply+0x144>
 8007cba:	6106      	str	r6, [r0, #16]
 8007cbc:	b005      	add	sp, #20
 8007cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc2:	f843 2b04 	str.w	r2, [r3], #4
 8007cc6:	e7d8      	b.n	8007c7a <__multiply+0x4e>
 8007cc8:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ccc:	f1ba 0f00 	cmp.w	sl, #0
 8007cd0:	d023      	beq.n	8007d1a <__multiply+0xee>
 8007cd2:	46a9      	mov	r9, r5
 8007cd4:	f04f 0c00 	mov.w	ip, #0
 8007cd8:	f104 0e14 	add.w	lr, r4, #20
 8007cdc:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ce0:	f8d9 3000 	ldr.w	r3, [r9]
 8007ce4:	fa1f fb87 	uxth.w	fp, r7
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	fb0a 330b 	mla	r3, sl, fp, r3
 8007cee:	4463      	add	r3, ip
 8007cf0:	f8d9 c000 	ldr.w	ip, [r9]
 8007cf4:	0c3f      	lsrs	r7, r7, #16
 8007cf6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007cfa:	fb0a c707 	mla	r7, sl, r7, ip
 8007cfe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007d08:	4572      	cmp	r2, lr
 8007d0a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007d0e:	f849 3b04 	str.w	r3, [r9], #4
 8007d12:	d8e3      	bhi.n	8007cdc <__multiply+0xb0>
 8007d14:	9b01      	ldr	r3, [sp, #4]
 8007d16:	f845 c003 	str.w	ip, [r5, r3]
 8007d1a:	9b03      	ldr	r3, [sp, #12]
 8007d1c:	3104      	adds	r1, #4
 8007d1e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007d22:	f1b9 0f00 	cmp.w	r9, #0
 8007d26:	d021      	beq.n	8007d6c <__multiply+0x140>
 8007d28:	46ae      	mov	lr, r5
 8007d2a:	f04f 0a00 	mov.w	sl, #0
 8007d2e:	682b      	ldr	r3, [r5, #0]
 8007d30:	f104 0c14 	add.w	ip, r4, #20
 8007d34:	f8bc b000 	ldrh.w	fp, [ip]
 8007d38:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	fb09 770b 	mla	r7, r9, fp, r7
 8007d42:	4457      	add	r7, sl
 8007d44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007d48:	f84e 3b04 	str.w	r3, [lr], #4
 8007d4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d54:	f8be 3000 	ldrh.w	r3, [lr]
 8007d58:	4562      	cmp	r2, ip
 8007d5a:	fb09 330a 	mla	r3, r9, sl, r3
 8007d5e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007d62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d66:	d8e5      	bhi.n	8007d34 <__multiply+0x108>
 8007d68:	9f01      	ldr	r7, [sp, #4]
 8007d6a:	51eb      	str	r3, [r5, r7]
 8007d6c:	3504      	adds	r5, #4
 8007d6e:	e79a      	b.n	8007ca6 <__multiply+0x7a>
 8007d70:	3e01      	subs	r6, #1
 8007d72:	e79c      	b.n	8007cae <__multiply+0x82>
 8007d74:	0800b07c 	.word	0x0800b07c
 8007d78:	0800b08d 	.word	0x0800b08d

08007d7c <__pow5mult>:
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d80:	4615      	mov	r5, r2
 8007d82:	f012 0203 	ands.w	r2, r2, #3
 8007d86:	4607      	mov	r7, r0
 8007d88:	460e      	mov	r6, r1
 8007d8a:	d007      	beq.n	8007d9c <__pow5mult+0x20>
 8007d8c:	4c25      	ldr	r4, [pc, #148]	@ (8007e24 <__pow5mult+0xa8>)
 8007d8e:	3a01      	subs	r2, #1
 8007d90:	2300      	movs	r3, #0
 8007d92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d96:	f7ff fe57 	bl	8007a48 <__multadd>
 8007d9a:	4606      	mov	r6, r0
 8007d9c:	10ad      	asrs	r5, r5, #2
 8007d9e:	d03d      	beq.n	8007e1c <__pow5mult+0xa0>
 8007da0:	69fc      	ldr	r4, [r7, #28]
 8007da2:	b97c      	cbnz	r4, 8007dc4 <__pow5mult+0x48>
 8007da4:	2010      	movs	r0, #16
 8007da6:	f7ff fd37 	bl	8007818 <malloc>
 8007daa:	4602      	mov	r2, r0
 8007dac:	61f8      	str	r0, [r7, #28]
 8007dae:	b928      	cbnz	r0, 8007dbc <__pow5mult+0x40>
 8007db0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007db4:	4b1c      	ldr	r3, [pc, #112]	@ (8007e28 <__pow5mult+0xac>)
 8007db6:	481d      	ldr	r0, [pc, #116]	@ (8007e2c <__pow5mult+0xb0>)
 8007db8:	f001 fb58 	bl	800946c <__assert_func>
 8007dbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007dc0:	6004      	str	r4, [r0, #0]
 8007dc2:	60c4      	str	r4, [r0, #12]
 8007dc4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007dc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007dcc:	b94c      	cbnz	r4, 8007de2 <__pow5mult+0x66>
 8007dce:	f240 2171 	movw	r1, #625	@ 0x271
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	f7ff ff14 	bl	8007c00 <__i2b>
 8007dd8:	2300      	movs	r3, #0
 8007dda:	4604      	mov	r4, r0
 8007ddc:	f8c8 0008 	str.w	r0, [r8, #8]
 8007de0:	6003      	str	r3, [r0, #0]
 8007de2:	f04f 0900 	mov.w	r9, #0
 8007de6:	07eb      	lsls	r3, r5, #31
 8007de8:	d50a      	bpl.n	8007e00 <__pow5mult+0x84>
 8007dea:	4631      	mov	r1, r6
 8007dec:	4622      	mov	r2, r4
 8007dee:	4638      	mov	r0, r7
 8007df0:	f7ff ff1c 	bl	8007c2c <__multiply>
 8007df4:	4680      	mov	r8, r0
 8007df6:	4631      	mov	r1, r6
 8007df8:	4638      	mov	r0, r7
 8007dfa:	f7ff fe03 	bl	8007a04 <_Bfree>
 8007dfe:	4646      	mov	r6, r8
 8007e00:	106d      	asrs	r5, r5, #1
 8007e02:	d00b      	beq.n	8007e1c <__pow5mult+0xa0>
 8007e04:	6820      	ldr	r0, [r4, #0]
 8007e06:	b938      	cbnz	r0, 8007e18 <__pow5mult+0x9c>
 8007e08:	4622      	mov	r2, r4
 8007e0a:	4621      	mov	r1, r4
 8007e0c:	4638      	mov	r0, r7
 8007e0e:	f7ff ff0d 	bl	8007c2c <__multiply>
 8007e12:	6020      	str	r0, [r4, #0]
 8007e14:	f8c0 9000 	str.w	r9, [r0]
 8007e18:	4604      	mov	r4, r0
 8007e1a:	e7e4      	b.n	8007de6 <__pow5mult+0x6a>
 8007e1c:	4630      	mov	r0, r6
 8007e1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e22:	bf00      	nop
 8007e24:	0800b0e8 	.word	0x0800b0e8
 8007e28:	0800b00d 	.word	0x0800b00d
 8007e2c:	0800b08d 	.word	0x0800b08d

08007e30 <__lshift>:
 8007e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e34:	460c      	mov	r4, r1
 8007e36:	4607      	mov	r7, r0
 8007e38:	4691      	mov	r9, r2
 8007e3a:	6923      	ldr	r3, [r4, #16]
 8007e3c:	6849      	ldr	r1, [r1, #4]
 8007e3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e42:	68a3      	ldr	r3, [r4, #8]
 8007e44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e48:	f108 0601 	add.w	r6, r8, #1
 8007e4c:	42b3      	cmp	r3, r6
 8007e4e:	db0b      	blt.n	8007e68 <__lshift+0x38>
 8007e50:	4638      	mov	r0, r7
 8007e52:	f7ff fd97 	bl	8007984 <_Balloc>
 8007e56:	4605      	mov	r5, r0
 8007e58:	b948      	cbnz	r0, 8007e6e <__lshift+0x3e>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e60:	4b27      	ldr	r3, [pc, #156]	@ (8007f00 <__lshift+0xd0>)
 8007e62:	4828      	ldr	r0, [pc, #160]	@ (8007f04 <__lshift+0xd4>)
 8007e64:	f001 fb02 	bl	800946c <__assert_func>
 8007e68:	3101      	adds	r1, #1
 8007e6a:	005b      	lsls	r3, r3, #1
 8007e6c:	e7ee      	b.n	8007e4c <__lshift+0x1c>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	f100 0114 	add.w	r1, r0, #20
 8007e74:	f100 0210 	add.w	r2, r0, #16
 8007e78:	4618      	mov	r0, r3
 8007e7a:	4553      	cmp	r3, sl
 8007e7c:	db33      	blt.n	8007ee6 <__lshift+0xb6>
 8007e7e:	6920      	ldr	r0, [r4, #16]
 8007e80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e84:	f104 0314 	add.w	r3, r4, #20
 8007e88:	f019 091f 	ands.w	r9, r9, #31
 8007e8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e94:	d02b      	beq.n	8007eee <__lshift+0xbe>
 8007e96:	468a      	mov	sl, r1
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e9e:	6818      	ldr	r0, [r3, #0]
 8007ea0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ea4:	4310      	orrs	r0, r2
 8007ea6:	f84a 0b04 	str.w	r0, [sl], #4
 8007eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eae:	459c      	cmp	ip, r3
 8007eb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007eb4:	d8f3      	bhi.n	8007e9e <__lshift+0x6e>
 8007eb6:	ebac 0304 	sub.w	r3, ip, r4
 8007eba:	3b15      	subs	r3, #21
 8007ebc:	f023 0303 	bic.w	r3, r3, #3
 8007ec0:	3304      	adds	r3, #4
 8007ec2:	f104 0015 	add.w	r0, r4, #21
 8007ec6:	4584      	cmp	ip, r0
 8007ec8:	bf38      	it	cc
 8007eca:	2304      	movcc	r3, #4
 8007ecc:	50ca      	str	r2, [r1, r3]
 8007ece:	b10a      	cbz	r2, 8007ed4 <__lshift+0xa4>
 8007ed0:	f108 0602 	add.w	r6, r8, #2
 8007ed4:	3e01      	subs	r6, #1
 8007ed6:	4638      	mov	r0, r7
 8007ed8:	4621      	mov	r1, r4
 8007eda:	612e      	str	r6, [r5, #16]
 8007edc:	f7ff fd92 	bl	8007a04 <_Bfree>
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ee6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007eea:	3301      	adds	r3, #1
 8007eec:	e7c5      	b.n	8007e7a <__lshift+0x4a>
 8007eee:	3904      	subs	r1, #4
 8007ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ef4:	459c      	cmp	ip, r3
 8007ef6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007efa:	d8f9      	bhi.n	8007ef0 <__lshift+0xc0>
 8007efc:	e7ea      	b.n	8007ed4 <__lshift+0xa4>
 8007efe:	bf00      	nop
 8007f00:	0800b07c 	.word	0x0800b07c
 8007f04:	0800b08d 	.word	0x0800b08d

08007f08 <__mcmp>:
 8007f08:	4603      	mov	r3, r0
 8007f0a:	690a      	ldr	r2, [r1, #16]
 8007f0c:	6900      	ldr	r0, [r0, #16]
 8007f0e:	b530      	push	{r4, r5, lr}
 8007f10:	1a80      	subs	r0, r0, r2
 8007f12:	d10e      	bne.n	8007f32 <__mcmp+0x2a>
 8007f14:	3314      	adds	r3, #20
 8007f16:	3114      	adds	r1, #20
 8007f18:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007f1c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007f20:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007f24:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007f28:	4295      	cmp	r5, r2
 8007f2a:	d003      	beq.n	8007f34 <__mcmp+0x2c>
 8007f2c:	d205      	bcs.n	8007f3a <__mcmp+0x32>
 8007f2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f32:	bd30      	pop	{r4, r5, pc}
 8007f34:	42a3      	cmp	r3, r4
 8007f36:	d3f3      	bcc.n	8007f20 <__mcmp+0x18>
 8007f38:	e7fb      	b.n	8007f32 <__mcmp+0x2a>
 8007f3a:	2001      	movs	r0, #1
 8007f3c:	e7f9      	b.n	8007f32 <__mcmp+0x2a>
	...

08007f40 <__mdiff>:
 8007f40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f44:	4689      	mov	r9, r1
 8007f46:	4606      	mov	r6, r0
 8007f48:	4611      	mov	r1, r2
 8007f4a:	4648      	mov	r0, r9
 8007f4c:	4614      	mov	r4, r2
 8007f4e:	f7ff ffdb 	bl	8007f08 <__mcmp>
 8007f52:	1e05      	subs	r5, r0, #0
 8007f54:	d112      	bne.n	8007f7c <__mdiff+0x3c>
 8007f56:	4629      	mov	r1, r5
 8007f58:	4630      	mov	r0, r6
 8007f5a:	f7ff fd13 	bl	8007984 <_Balloc>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	b928      	cbnz	r0, 8007f6e <__mdiff+0x2e>
 8007f62:	f240 2137 	movw	r1, #567	@ 0x237
 8007f66:	4b3e      	ldr	r3, [pc, #248]	@ (8008060 <__mdiff+0x120>)
 8007f68:	483e      	ldr	r0, [pc, #248]	@ (8008064 <__mdiff+0x124>)
 8007f6a:	f001 fa7f 	bl	800946c <__assert_func>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f74:	4610      	mov	r0, r2
 8007f76:	b003      	add	sp, #12
 8007f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f7c:	bfbc      	itt	lt
 8007f7e:	464b      	movlt	r3, r9
 8007f80:	46a1      	movlt	r9, r4
 8007f82:	4630      	mov	r0, r6
 8007f84:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f88:	bfba      	itte	lt
 8007f8a:	461c      	movlt	r4, r3
 8007f8c:	2501      	movlt	r5, #1
 8007f8e:	2500      	movge	r5, #0
 8007f90:	f7ff fcf8 	bl	8007984 <_Balloc>
 8007f94:	4602      	mov	r2, r0
 8007f96:	b918      	cbnz	r0, 8007fa0 <__mdiff+0x60>
 8007f98:	f240 2145 	movw	r1, #581	@ 0x245
 8007f9c:	4b30      	ldr	r3, [pc, #192]	@ (8008060 <__mdiff+0x120>)
 8007f9e:	e7e3      	b.n	8007f68 <__mdiff+0x28>
 8007fa0:	f100 0b14 	add.w	fp, r0, #20
 8007fa4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007fa8:	f109 0310 	add.w	r3, r9, #16
 8007fac:	60c5      	str	r5, [r0, #12]
 8007fae:	f04f 0c00 	mov.w	ip, #0
 8007fb2:	f109 0514 	add.w	r5, r9, #20
 8007fb6:	46d9      	mov	r9, fp
 8007fb8:	6926      	ldr	r6, [r4, #16]
 8007fba:	f104 0e14 	add.w	lr, r4, #20
 8007fbe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007fc2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	9b01      	ldr	r3, [sp, #4]
 8007fca:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007fce:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007fd2:	b281      	uxth	r1, r0
 8007fd4:	9301      	str	r3, [sp, #4]
 8007fd6:	fa1f f38a 	uxth.w	r3, sl
 8007fda:	1a5b      	subs	r3, r3, r1
 8007fdc:	0c00      	lsrs	r0, r0, #16
 8007fde:	4463      	add	r3, ip
 8007fe0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007fe4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007fee:	4576      	cmp	r6, lr
 8007ff0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ff4:	f849 3b04 	str.w	r3, [r9], #4
 8007ff8:	d8e6      	bhi.n	8007fc8 <__mdiff+0x88>
 8007ffa:	1b33      	subs	r3, r6, r4
 8007ffc:	3b15      	subs	r3, #21
 8007ffe:	f023 0303 	bic.w	r3, r3, #3
 8008002:	3415      	adds	r4, #21
 8008004:	3304      	adds	r3, #4
 8008006:	42a6      	cmp	r6, r4
 8008008:	bf38      	it	cc
 800800a:	2304      	movcc	r3, #4
 800800c:	441d      	add	r5, r3
 800800e:	445b      	add	r3, fp
 8008010:	461e      	mov	r6, r3
 8008012:	462c      	mov	r4, r5
 8008014:	4544      	cmp	r4, r8
 8008016:	d30e      	bcc.n	8008036 <__mdiff+0xf6>
 8008018:	f108 0103 	add.w	r1, r8, #3
 800801c:	1b49      	subs	r1, r1, r5
 800801e:	f021 0103 	bic.w	r1, r1, #3
 8008022:	3d03      	subs	r5, #3
 8008024:	45a8      	cmp	r8, r5
 8008026:	bf38      	it	cc
 8008028:	2100      	movcc	r1, #0
 800802a:	440b      	add	r3, r1
 800802c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008030:	b199      	cbz	r1, 800805a <__mdiff+0x11a>
 8008032:	6117      	str	r7, [r2, #16]
 8008034:	e79e      	b.n	8007f74 <__mdiff+0x34>
 8008036:	46e6      	mov	lr, ip
 8008038:	f854 1b04 	ldr.w	r1, [r4], #4
 800803c:	fa1f fc81 	uxth.w	ip, r1
 8008040:	44f4      	add	ip, lr
 8008042:	0c08      	lsrs	r0, r1, #16
 8008044:	4471      	add	r1, lr
 8008046:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800804a:	b289      	uxth	r1, r1
 800804c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008050:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008054:	f846 1b04 	str.w	r1, [r6], #4
 8008058:	e7dc      	b.n	8008014 <__mdiff+0xd4>
 800805a:	3f01      	subs	r7, #1
 800805c:	e7e6      	b.n	800802c <__mdiff+0xec>
 800805e:	bf00      	nop
 8008060:	0800b07c 	.word	0x0800b07c
 8008064:	0800b08d 	.word	0x0800b08d

08008068 <__ulp>:
 8008068:	4b0e      	ldr	r3, [pc, #56]	@ (80080a4 <__ulp+0x3c>)
 800806a:	400b      	ands	r3, r1
 800806c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008070:	2b00      	cmp	r3, #0
 8008072:	dc08      	bgt.n	8008086 <__ulp+0x1e>
 8008074:	425b      	negs	r3, r3
 8008076:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800807a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800807e:	da04      	bge.n	800808a <__ulp+0x22>
 8008080:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008084:	4113      	asrs	r3, r2
 8008086:	2200      	movs	r2, #0
 8008088:	e008      	b.n	800809c <__ulp+0x34>
 800808a:	f1a2 0314 	sub.w	r3, r2, #20
 800808e:	2b1e      	cmp	r3, #30
 8008090:	bfd6      	itet	le
 8008092:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008096:	2201      	movgt	r2, #1
 8008098:	40da      	lsrle	r2, r3
 800809a:	2300      	movs	r3, #0
 800809c:	4619      	mov	r1, r3
 800809e:	4610      	mov	r0, r2
 80080a0:	4770      	bx	lr
 80080a2:	bf00      	nop
 80080a4:	7ff00000 	.word	0x7ff00000

080080a8 <__b2d>:
 80080a8:	6902      	ldr	r2, [r0, #16]
 80080aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ac:	f100 0614 	add.w	r6, r0, #20
 80080b0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80080b4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80080b8:	4f1e      	ldr	r7, [pc, #120]	@ (8008134 <__b2d+0x8c>)
 80080ba:	4620      	mov	r0, r4
 80080bc:	f7ff fd54 	bl	8007b68 <__hi0bits>
 80080c0:	4603      	mov	r3, r0
 80080c2:	f1c0 0020 	rsb	r0, r0, #32
 80080c6:	2b0a      	cmp	r3, #10
 80080c8:	f1a2 0504 	sub.w	r5, r2, #4
 80080cc:	6008      	str	r0, [r1, #0]
 80080ce:	dc12      	bgt.n	80080f6 <__b2d+0x4e>
 80080d0:	42ae      	cmp	r6, r5
 80080d2:	bf2c      	ite	cs
 80080d4:	2200      	movcs	r2, #0
 80080d6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80080da:	f1c3 0c0b 	rsb	ip, r3, #11
 80080de:	3315      	adds	r3, #21
 80080e0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80080e4:	fa04 f303 	lsl.w	r3, r4, r3
 80080e8:	fa22 f20c 	lsr.w	r2, r2, ip
 80080ec:	ea4e 0107 	orr.w	r1, lr, r7
 80080f0:	431a      	orrs	r2, r3
 80080f2:	4610      	mov	r0, r2
 80080f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080f6:	42ae      	cmp	r6, r5
 80080f8:	bf36      	itet	cc
 80080fa:	f1a2 0508 	subcc.w	r5, r2, #8
 80080fe:	2200      	movcs	r2, #0
 8008100:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008104:	3b0b      	subs	r3, #11
 8008106:	d012      	beq.n	800812e <__b2d+0x86>
 8008108:	f1c3 0720 	rsb	r7, r3, #32
 800810c:	fa22 f107 	lsr.w	r1, r2, r7
 8008110:	409c      	lsls	r4, r3
 8008112:	430c      	orrs	r4, r1
 8008114:	42b5      	cmp	r5, r6
 8008116:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800811a:	bf94      	ite	ls
 800811c:	2400      	movls	r4, #0
 800811e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008122:	409a      	lsls	r2, r3
 8008124:	40fc      	lsrs	r4, r7
 8008126:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800812a:	4322      	orrs	r2, r4
 800812c:	e7e1      	b.n	80080f2 <__b2d+0x4a>
 800812e:	ea44 0107 	orr.w	r1, r4, r7
 8008132:	e7de      	b.n	80080f2 <__b2d+0x4a>
 8008134:	3ff00000 	.word	0x3ff00000

08008138 <__d2b>:
 8008138:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800813c:	2101      	movs	r1, #1
 800813e:	4690      	mov	r8, r2
 8008140:	4699      	mov	r9, r3
 8008142:	9e08      	ldr	r6, [sp, #32]
 8008144:	f7ff fc1e 	bl	8007984 <_Balloc>
 8008148:	4604      	mov	r4, r0
 800814a:	b930      	cbnz	r0, 800815a <__d2b+0x22>
 800814c:	4602      	mov	r2, r0
 800814e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008152:	4b23      	ldr	r3, [pc, #140]	@ (80081e0 <__d2b+0xa8>)
 8008154:	4823      	ldr	r0, [pc, #140]	@ (80081e4 <__d2b+0xac>)
 8008156:	f001 f989 	bl	800946c <__assert_func>
 800815a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800815e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008162:	b10d      	cbz	r5, 8008168 <__d2b+0x30>
 8008164:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008168:	9301      	str	r3, [sp, #4]
 800816a:	f1b8 0300 	subs.w	r3, r8, #0
 800816e:	d024      	beq.n	80081ba <__d2b+0x82>
 8008170:	4668      	mov	r0, sp
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	f7ff fd17 	bl	8007ba6 <__lo0bits>
 8008178:	e9dd 1200 	ldrd	r1, r2, [sp]
 800817c:	b1d8      	cbz	r0, 80081b6 <__d2b+0x7e>
 800817e:	f1c0 0320 	rsb	r3, r0, #32
 8008182:	fa02 f303 	lsl.w	r3, r2, r3
 8008186:	430b      	orrs	r3, r1
 8008188:	40c2      	lsrs	r2, r0
 800818a:	6163      	str	r3, [r4, #20]
 800818c:	9201      	str	r2, [sp, #4]
 800818e:	9b01      	ldr	r3, [sp, #4]
 8008190:	2b00      	cmp	r3, #0
 8008192:	bf0c      	ite	eq
 8008194:	2201      	moveq	r2, #1
 8008196:	2202      	movne	r2, #2
 8008198:	61a3      	str	r3, [r4, #24]
 800819a:	6122      	str	r2, [r4, #16]
 800819c:	b1ad      	cbz	r5, 80081ca <__d2b+0x92>
 800819e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80081a2:	4405      	add	r5, r0
 80081a4:	6035      	str	r5, [r6, #0]
 80081a6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80081aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ac:	6018      	str	r0, [r3, #0]
 80081ae:	4620      	mov	r0, r4
 80081b0:	b002      	add	sp, #8
 80081b2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80081b6:	6161      	str	r1, [r4, #20]
 80081b8:	e7e9      	b.n	800818e <__d2b+0x56>
 80081ba:	a801      	add	r0, sp, #4
 80081bc:	f7ff fcf3 	bl	8007ba6 <__lo0bits>
 80081c0:	9b01      	ldr	r3, [sp, #4]
 80081c2:	2201      	movs	r2, #1
 80081c4:	6163      	str	r3, [r4, #20]
 80081c6:	3020      	adds	r0, #32
 80081c8:	e7e7      	b.n	800819a <__d2b+0x62>
 80081ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80081ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081d2:	6030      	str	r0, [r6, #0]
 80081d4:	6918      	ldr	r0, [r3, #16]
 80081d6:	f7ff fcc7 	bl	8007b68 <__hi0bits>
 80081da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081de:	e7e4      	b.n	80081aa <__d2b+0x72>
 80081e0:	0800b07c 	.word	0x0800b07c
 80081e4:	0800b08d 	.word	0x0800b08d

080081e8 <__ratio>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	b085      	sub	sp, #20
 80081ee:	e9cd 1000 	strd	r1, r0, [sp]
 80081f2:	a902      	add	r1, sp, #8
 80081f4:	f7ff ff58 	bl	80080a8 <__b2d>
 80081f8:	468b      	mov	fp, r1
 80081fa:	4606      	mov	r6, r0
 80081fc:	460f      	mov	r7, r1
 80081fe:	9800      	ldr	r0, [sp, #0]
 8008200:	a903      	add	r1, sp, #12
 8008202:	f7ff ff51 	bl	80080a8 <__b2d>
 8008206:	460d      	mov	r5, r1
 8008208:	9b01      	ldr	r3, [sp, #4]
 800820a:	4689      	mov	r9, r1
 800820c:	6919      	ldr	r1, [r3, #16]
 800820e:	9b00      	ldr	r3, [sp, #0]
 8008210:	4604      	mov	r4, r0
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	4630      	mov	r0, r6
 8008216:	1ac9      	subs	r1, r1, r3
 8008218:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800821c:	1a9b      	subs	r3, r3, r2
 800821e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008222:	2b00      	cmp	r3, #0
 8008224:	bfcd      	iteet	gt
 8008226:	463a      	movgt	r2, r7
 8008228:	462a      	movle	r2, r5
 800822a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800822e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008232:	bfd8      	it	le
 8008234:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008238:	464b      	mov	r3, r9
 800823a:	4622      	mov	r2, r4
 800823c:	4659      	mov	r1, fp
 800823e:	f7f8 fa75 	bl	800072c <__aeabi_ddiv>
 8008242:	b005      	add	sp, #20
 8008244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008248 <__copybits>:
 8008248:	3901      	subs	r1, #1
 800824a:	b570      	push	{r4, r5, r6, lr}
 800824c:	1149      	asrs	r1, r1, #5
 800824e:	6914      	ldr	r4, [r2, #16]
 8008250:	3101      	adds	r1, #1
 8008252:	f102 0314 	add.w	r3, r2, #20
 8008256:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800825a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800825e:	1f05      	subs	r5, r0, #4
 8008260:	42a3      	cmp	r3, r4
 8008262:	d30c      	bcc.n	800827e <__copybits+0x36>
 8008264:	1aa3      	subs	r3, r4, r2
 8008266:	3b11      	subs	r3, #17
 8008268:	f023 0303 	bic.w	r3, r3, #3
 800826c:	3211      	adds	r2, #17
 800826e:	42a2      	cmp	r2, r4
 8008270:	bf88      	it	hi
 8008272:	2300      	movhi	r3, #0
 8008274:	4418      	add	r0, r3
 8008276:	2300      	movs	r3, #0
 8008278:	4288      	cmp	r0, r1
 800827a:	d305      	bcc.n	8008288 <__copybits+0x40>
 800827c:	bd70      	pop	{r4, r5, r6, pc}
 800827e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008282:	f845 6f04 	str.w	r6, [r5, #4]!
 8008286:	e7eb      	b.n	8008260 <__copybits+0x18>
 8008288:	f840 3b04 	str.w	r3, [r0], #4
 800828c:	e7f4      	b.n	8008278 <__copybits+0x30>

0800828e <__any_on>:
 800828e:	f100 0214 	add.w	r2, r0, #20
 8008292:	6900      	ldr	r0, [r0, #16]
 8008294:	114b      	asrs	r3, r1, #5
 8008296:	4298      	cmp	r0, r3
 8008298:	b510      	push	{r4, lr}
 800829a:	db11      	blt.n	80082c0 <__any_on+0x32>
 800829c:	dd0a      	ble.n	80082b4 <__any_on+0x26>
 800829e:	f011 011f 	ands.w	r1, r1, #31
 80082a2:	d007      	beq.n	80082b4 <__any_on+0x26>
 80082a4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80082a8:	fa24 f001 	lsr.w	r0, r4, r1
 80082ac:	fa00 f101 	lsl.w	r1, r0, r1
 80082b0:	428c      	cmp	r4, r1
 80082b2:	d10b      	bne.n	80082cc <__any_on+0x3e>
 80082b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d803      	bhi.n	80082c4 <__any_on+0x36>
 80082bc:	2000      	movs	r0, #0
 80082be:	bd10      	pop	{r4, pc}
 80082c0:	4603      	mov	r3, r0
 80082c2:	e7f7      	b.n	80082b4 <__any_on+0x26>
 80082c4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082c8:	2900      	cmp	r1, #0
 80082ca:	d0f5      	beq.n	80082b8 <__any_on+0x2a>
 80082cc:	2001      	movs	r0, #1
 80082ce:	e7f6      	b.n	80082be <__any_on+0x30>

080082d0 <sulp>:
 80082d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082d4:	460f      	mov	r7, r1
 80082d6:	4690      	mov	r8, r2
 80082d8:	f7ff fec6 	bl	8008068 <__ulp>
 80082dc:	4604      	mov	r4, r0
 80082de:	460d      	mov	r5, r1
 80082e0:	f1b8 0f00 	cmp.w	r8, #0
 80082e4:	d011      	beq.n	800830a <sulp+0x3a>
 80082e6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80082ea:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	dd0b      	ble.n	800830a <sulp+0x3a>
 80082f2:	2400      	movs	r4, #0
 80082f4:	051b      	lsls	r3, r3, #20
 80082f6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80082fa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80082fe:	4622      	mov	r2, r4
 8008300:	462b      	mov	r3, r5
 8008302:	f7f8 f8e9 	bl	80004d8 <__aeabi_dmul>
 8008306:	4604      	mov	r4, r0
 8008308:	460d      	mov	r5, r1
 800830a:	4620      	mov	r0, r4
 800830c:	4629      	mov	r1, r5
 800830e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008312:	0000      	movs	r0, r0
 8008314:	0000      	movs	r0, r0
	...

08008318 <_strtod_l>:
 8008318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831c:	b09f      	sub	sp, #124	@ 0x7c
 800831e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008320:	2200      	movs	r2, #0
 8008322:	460c      	mov	r4, r1
 8008324:	921a      	str	r2, [sp, #104]	@ 0x68
 8008326:	f04f 0a00 	mov.w	sl, #0
 800832a:	f04f 0b00 	mov.w	fp, #0
 800832e:	460a      	mov	r2, r1
 8008330:	9005      	str	r0, [sp, #20]
 8008332:	9219      	str	r2, [sp, #100]	@ 0x64
 8008334:	7811      	ldrb	r1, [r2, #0]
 8008336:	292b      	cmp	r1, #43	@ 0x2b
 8008338:	d048      	beq.n	80083cc <_strtod_l+0xb4>
 800833a:	d836      	bhi.n	80083aa <_strtod_l+0x92>
 800833c:	290d      	cmp	r1, #13
 800833e:	d830      	bhi.n	80083a2 <_strtod_l+0x8a>
 8008340:	2908      	cmp	r1, #8
 8008342:	d830      	bhi.n	80083a6 <_strtod_l+0x8e>
 8008344:	2900      	cmp	r1, #0
 8008346:	d039      	beq.n	80083bc <_strtod_l+0xa4>
 8008348:	2200      	movs	r2, #0
 800834a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800834c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800834e:	782a      	ldrb	r2, [r5, #0]
 8008350:	2a30      	cmp	r2, #48	@ 0x30
 8008352:	f040 80b1 	bne.w	80084b8 <_strtod_l+0x1a0>
 8008356:	786a      	ldrb	r2, [r5, #1]
 8008358:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800835c:	2a58      	cmp	r2, #88	@ 0x58
 800835e:	d16c      	bne.n	800843a <_strtod_l+0x122>
 8008360:	9302      	str	r3, [sp, #8]
 8008362:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008364:	4a8e      	ldr	r2, [pc, #568]	@ (80085a0 <_strtod_l+0x288>)
 8008366:	9301      	str	r3, [sp, #4]
 8008368:	ab1a      	add	r3, sp, #104	@ 0x68
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	9805      	ldr	r0, [sp, #20]
 800836e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008370:	a919      	add	r1, sp, #100	@ 0x64
 8008372:	f001 f915 	bl	80095a0 <__gethex>
 8008376:	f010 060f 	ands.w	r6, r0, #15
 800837a:	4604      	mov	r4, r0
 800837c:	d005      	beq.n	800838a <_strtod_l+0x72>
 800837e:	2e06      	cmp	r6, #6
 8008380:	d126      	bne.n	80083d0 <_strtod_l+0xb8>
 8008382:	2300      	movs	r3, #0
 8008384:	3501      	adds	r5, #1
 8008386:	9519      	str	r5, [sp, #100]	@ 0x64
 8008388:	930b      	str	r3, [sp, #44]	@ 0x2c
 800838a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800838c:	2b00      	cmp	r3, #0
 800838e:	f040 8584 	bne.w	8008e9a <_strtod_l+0xb82>
 8008392:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008394:	b1bb      	cbz	r3, 80083c6 <_strtod_l+0xae>
 8008396:	4650      	mov	r0, sl
 8008398:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800839c:	b01f      	add	sp, #124	@ 0x7c
 800839e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a2:	2920      	cmp	r1, #32
 80083a4:	d1d0      	bne.n	8008348 <_strtod_l+0x30>
 80083a6:	3201      	adds	r2, #1
 80083a8:	e7c3      	b.n	8008332 <_strtod_l+0x1a>
 80083aa:	292d      	cmp	r1, #45	@ 0x2d
 80083ac:	d1cc      	bne.n	8008348 <_strtod_l+0x30>
 80083ae:	2101      	movs	r1, #1
 80083b0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80083b2:	1c51      	adds	r1, r2, #1
 80083b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80083b6:	7852      	ldrb	r2, [r2, #1]
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	d1c7      	bne.n	800834c <_strtod_l+0x34>
 80083bc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80083be:	9419      	str	r4, [sp, #100]	@ 0x64
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f040 8568 	bne.w	8008e96 <_strtod_l+0xb7e>
 80083c6:	4650      	mov	r0, sl
 80083c8:	4659      	mov	r1, fp
 80083ca:	e7e7      	b.n	800839c <_strtod_l+0x84>
 80083cc:	2100      	movs	r1, #0
 80083ce:	e7ef      	b.n	80083b0 <_strtod_l+0x98>
 80083d0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80083d2:	b13a      	cbz	r2, 80083e4 <_strtod_l+0xcc>
 80083d4:	2135      	movs	r1, #53	@ 0x35
 80083d6:	a81c      	add	r0, sp, #112	@ 0x70
 80083d8:	f7ff ff36 	bl	8008248 <__copybits>
 80083dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80083de:	9805      	ldr	r0, [sp, #20]
 80083e0:	f7ff fb10 	bl	8007a04 <_Bfree>
 80083e4:	3e01      	subs	r6, #1
 80083e6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80083e8:	2e04      	cmp	r6, #4
 80083ea:	d806      	bhi.n	80083fa <_strtod_l+0xe2>
 80083ec:	e8df f006 	tbb	[pc, r6]
 80083f0:	201d0314 	.word	0x201d0314
 80083f4:	14          	.byte	0x14
 80083f5:	00          	.byte	0x00
 80083f6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80083fa:	05e1      	lsls	r1, r4, #23
 80083fc:	bf48      	it	mi
 80083fe:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008402:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008406:	0d1b      	lsrs	r3, r3, #20
 8008408:	051b      	lsls	r3, r3, #20
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1bd      	bne.n	800838a <_strtod_l+0x72>
 800840e:	f7fe fb2b 	bl	8006a68 <__errno>
 8008412:	2322      	movs	r3, #34	@ 0x22
 8008414:	6003      	str	r3, [r0, #0]
 8008416:	e7b8      	b.n	800838a <_strtod_l+0x72>
 8008418:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800841c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008420:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008424:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008428:	e7e7      	b.n	80083fa <_strtod_l+0xe2>
 800842a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 80085a4 <_strtod_l+0x28c>
 800842e:	e7e4      	b.n	80083fa <_strtod_l+0xe2>
 8008430:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008434:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008438:	e7df      	b.n	80083fa <_strtod_l+0xe2>
 800843a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008440:	785b      	ldrb	r3, [r3, #1]
 8008442:	2b30      	cmp	r3, #48	@ 0x30
 8008444:	d0f9      	beq.n	800843a <_strtod_l+0x122>
 8008446:	2b00      	cmp	r3, #0
 8008448:	d09f      	beq.n	800838a <_strtod_l+0x72>
 800844a:	2301      	movs	r3, #1
 800844c:	9309      	str	r3, [sp, #36]	@ 0x24
 800844e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008450:	220a      	movs	r2, #10
 8008452:	930c      	str	r3, [sp, #48]	@ 0x30
 8008454:	2300      	movs	r3, #0
 8008456:	461f      	mov	r7, r3
 8008458:	9308      	str	r3, [sp, #32]
 800845a:	930a      	str	r3, [sp, #40]	@ 0x28
 800845c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800845e:	7805      	ldrb	r5, [r0, #0]
 8008460:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008464:	b2d9      	uxtb	r1, r3
 8008466:	2909      	cmp	r1, #9
 8008468:	d928      	bls.n	80084bc <_strtod_l+0x1a4>
 800846a:	2201      	movs	r2, #1
 800846c:	494e      	ldr	r1, [pc, #312]	@ (80085a8 <_strtod_l+0x290>)
 800846e:	f000 ffc7 	bl	8009400 <strncmp>
 8008472:	2800      	cmp	r0, #0
 8008474:	d032      	beq.n	80084dc <_strtod_l+0x1c4>
 8008476:	2000      	movs	r0, #0
 8008478:	462a      	mov	r2, r5
 800847a:	4681      	mov	r9, r0
 800847c:	463d      	mov	r5, r7
 800847e:	4603      	mov	r3, r0
 8008480:	2a65      	cmp	r2, #101	@ 0x65
 8008482:	d001      	beq.n	8008488 <_strtod_l+0x170>
 8008484:	2a45      	cmp	r2, #69	@ 0x45
 8008486:	d114      	bne.n	80084b2 <_strtod_l+0x19a>
 8008488:	b91d      	cbnz	r5, 8008492 <_strtod_l+0x17a>
 800848a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800848c:	4302      	orrs	r2, r0
 800848e:	d095      	beq.n	80083bc <_strtod_l+0xa4>
 8008490:	2500      	movs	r5, #0
 8008492:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008494:	1c62      	adds	r2, r4, #1
 8008496:	9219      	str	r2, [sp, #100]	@ 0x64
 8008498:	7862      	ldrb	r2, [r4, #1]
 800849a:	2a2b      	cmp	r2, #43	@ 0x2b
 800849c:	d077      	beq.n	800858e <_strtod_l+0x276>
 800849e:	2a2d      	cmp	r2, #45	@ 0x2d
 80084a0:	d07b      	beq.n	800859a <_strtod_l+0x282>
 80084a2:	f04f 0c00 	mov.w	ip, #0
 80084a6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80084aa:	2909      	cmp	r1, #9
 80084ac:	f240 8082 	bls.w	80085b4 <_strtod_l+0x29c>
 80084b0:	9419      	str	r4, [sp, #100]	@ 0x64
 80084b2:	f04f 0800 	mov.w	r8, #0
 80084b6:	e0a2      	b.n	80085fe <_strtod_l+0x2e6>
 80084b8:	2300      	movs	r3, #0
 80084ba:	e7c7      	b.n	800844c <_strtod_l+0x134>
 80084bc:	2f08      	cmp	r7, #8
 80084be:	bfd5      	itete	le
 80084c0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80084c2:	9908      	ldrgt	r1, [sp, #32]
 80084c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80084c8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80084cc:	f100 0001 	add.w	r0, r0, #1
 80084d0:	bfd4      	ite	le
 80084d2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80084d4:	9308      	strgt	r3, [sp, #32]
 80084d6:	3701      	adds	r7, #1
 80084d8:	9019      	str	r0, [sp, #100]	@ 0x64
 80084da:	e7bf      	b.n	800845c <_strtod_l+0x144>
 80084dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084de:	1c5a      	adds	r2, r3, #1
 80084e0:	9219      	str	r2, [sp, #100]	@ 0x64
 80084e2:	785a      	ldrb	r2, [r3, #1]
 80084e4:	b37f      	cbz	r7, 8008546 <_strtod_l+0x22e>
 80084e6:	4681      	mov	r9, r0
 80084e8:	463d      	mov	r5, r7
 80084ea:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80084ee:	2b09      	cmp	r3, #9
 80084f0:	d912      	bls.n	8008518 <_strtod_l+0x200>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e7c4      	b.n	8008480 <_strtod_l+0x168>
 80084f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80084f8:	3001      	adds	r0, #1
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	9219      	str	r2, [sp, #100]	@ 0x64
 80084fe:	785a      	ldrb	r2, [r3, #1]
 8008500:	2a30      	cmp	r2, #48	@ 0x30
 8008502:	d0f8      	beq.n	80084f6 <_strtod_l+0x1de>
 8008504:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008508:	2b08      	cmp	r3, #8
 800850a:	f200 84cb 	bhi.w	8008ea4 <_strtod_l+0xb8c>
 800850e:	4681      	mov	r9, r0
 8008510:	2000      	movs	r0, #0
 8008512:	4605      	mov	r5, r0
 8008514:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008516:	930c      	str	r3, [sp, #48]	@ 0x30
 8008518:	3a30      	subs	r2, #48	@ 0x30
 800851a:	f100 0301 	add.w	r3, r0, #1
 800851e:	d02a      	beq.n	8008576 <_strtod_l+0x25e>
 8008520:	4499      	add	r9, r3
 8008522:	210a      	movs	r1, #10
 8008524:	462b      	mov	r3, r5
 8008526:	eb00 0c05 	add.w	ip, r0, r5
 800852a:	4563      	cmp	r3, ip
 800852c:	d10d      	bne.n	800854a <_strtod_l+0x232>
 800852e:	1c69      	adds	r1, r5, #1
 8008530:	4401      	add	r1, r0
 8008532:	4428      	add	r0, r5
 8008534:	2808      	cmp	r0, #8
 8008536:	dc16      	bgt.n	8008566 <_strtod_l+0x24e>
 8008538:	230a      	movs	r3, #10
 800853a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800853c:	fb03 2300 	mla	r3, r3, r0, r2
 8008540:	930a      	str	r3, [sp, #40]	@ 0x28
 8008542:	2300      	movs	r3, #0
 8008544:	e018      	b.n	8008578 <_strtod_l+0x260>
 8008546:	4638      	mov	r0, r7
 8008548:	e7da      	b.n	8008500 <_strtod_l+0x1e8>
 800854a:	2b08      	cmp	r3, #8
 800854c:	f103 0301 	add.w	r3, r3, #1
 8008550:	dc03      	bgt.n	800855a <_strtod_l+0x242>
 8008552:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008554:	434e      	muls	r6, r1
 8008556:	960a      	str	r6, [sp, #40]	@ 0x28
 8008558:	e7e7      	b.n	800852a <_strtod_l+0x212>
 800855a:	2b10      	cmp	r3, #16
 800855c:	bfde      	ittt	le
 800855e:	9e08      	ldrle	r6, [sp, #32]
 8008560:	434e      	mulle	r6, r1
 8008562:	9608      	strle	r6, [sp, #32]
 8008564:	e7e1      	b.n	800852a <_strtod_l+0x212>
 8008566:	280f      	cmp	r0, #15
 8008568:	dceb      	bgt.n	8008542 <_strtod_l+0x22a>
 800856a:	230a      	movs	r3, #10
 800856c:	9808      	ldr	r0, [sp, #32]
 800856e:	fb03 2300 	mla	r3, r3, r0, r2
 8008572:	9308      	str	r3, [sp, #32]
 8008574:	e7e5      	b.n	8008542 <_strtod_l+0x22a>
 8008576:	4629      	mov	r1, r5
 8008578:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800857a:	460d      	mov	r5, r1
 800857c:	1c50      	adds	r0, r2, #1
 800857e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008580:	7852      	ldrb	r2, [r2, #1]
 8008582:	4618      	mov	r0, r3
 8008584:	e7b1      	b.n	80084ea <_strtod_l+0x1d2>
 8008586:	f04f 0900 	mov.w	r9, #0
 800858a:	2301      	movs	r3, #1
 800858c:	e77d      	b.n	800848a <_strtod_l+0x172>
 800858e:	f04f 0c00 	mov.w	ip, #0
 8008592:	1ca2      	adds	r2, r4, #2
 8008594:	9219      	str	r2, [sp, #100]	@ 0x64
 8008596:	78a2      	ldrb	r2, [r4, #2]
 8008598:	e785      	b.n	80084a6 <_strtod_l+0x18e>
 800859a:	f04f 0c01 	mov.w	ip, #1
 800859e:	e7f8      	b.n	8008592 <_strtod_l+0x27a>
 80085a0:	0800b200 	.word	0x0800b200
 80085a4:	7ff00000 	.word	0x7ff00000
 80085a8:	0800b1e8 	.word	0x0800b1e8
 80085ac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085ae:	1c51      	adds	r1, r2, #1
 80085b0:	9119      	str	r1, [sp, #100]	@ 0x64
 80085b2:	7852      	ldrb	r2, [r2, #1]
 80085b4:	2a30      	cmp	r2, #48	@ 0x30
 80085b6:	d0f9      	beq.n	80085ac <_strtod_l+0x294>
 80085b8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80085bc:	2908      	cmp	r1, #8
 80085be:	f63f af78 	bhi.w	80084b2 <_strtod_l+0x19a>
 80085c2:	f04f 080a 	mov.w	r8, #10
 80085c6:	3a30      	subs	r2, #48	@ 0x30
 80085c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80085ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80085ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80085d0:	1c56      	adds	r6, r2, #1
 80085d2:	9619      	str	r6, [sp, #100]	@ 0x64
 80085d4:	7852      	ldrb	r2, [r2, #1]
 80085d6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80085da:	f1be 0f09 	cmp.w	lr, #9
 80085de:	d939      	bls.n	8008654 <_strtod_l+0x33c>
 80085e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80085e2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80085e6:	1a76      	subs	r6, r6, r1
 80085e8:	2e08      	cmp	r6, #8
 80085ea:	dc03      	bgt.n	80085f4 <_strtod_l+0x2dc>
 80085ec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80085ee:	4588      	cmp	r8, r1
 80085f0:	bfa8      	it	ge
 80085f2:	4688      	movge	r8, r1
 80085f4:	f1bc 0f00 	cmp.w	ip, #0
 80085f8:	d001      	beq.n	80085fe <_strtod_l+0x2e6>
 80085fa:	f1c8 0800 	rsb	r8, r8, #0
 80085fe:	2d00      	cmp	r5, #0
 8008600:	d14e      	bne.n	80086a0 <_strtod_l+0x388>
 8008602:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008604:	4308      	orrs	r0, r1
 8008606:	f47f aec0 	bne.w	800838a <_strtod_l+0x72>
 800860a:	2b00      	cmp	r3, #0
 800860c:	f47f aed6 	bne.w	80083bc <_strtod_l+0xa4>
 8008610:	2a69      	cmp	r2, #105	@ 0x69
 8008612:	d028      	beq.n	8008666 <_strtod_l+0x34e>
 8008614:	dc25      	bgt.n	8008662 <_strtod_l+0x34a>
 8008616:	2a49      	cmp	r2, #73	@ 0x49
 8008618:	d025      	beq.n	8008666 <_strtod_l+0x34e>
 800861a:	2a4e      	cmp	r2, #78	@ 0x4e
 800861c:	f47f aece 	bne.w	80083bc <_strtod_l+0xa4>
 8008620:	499a      	ldr	r1, [pc, #616]	@ (800888c <_strtod_l+0x574>)
 8008622:	a819      	add	r0, sp, #100	@ 0x64
 8008624:	f001 f9de 	bl	80099e4 <__match>
 8008628:	2800      	cmp	r0, #0
 800862a:	f43f aec7 	beq.w	80083bc <_strtod_l+0xa4>
 800862e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008630:	781b      	ldrb	r3, [r3, #0]
 8008632:	2b28      	cmp	r3, #40	@ 0x28
 8008634:	d12e      	bne.n	8008694 <_strtod_l+0x37c>
 8008636:	4996      	ldr	r1, [pc, #600]	@ (8008890 <_strtod_l+0x578>)
 8008638:	aa1c      	add	r2, sp, #112	@ 0x70
 800863a:	a819      	add	r0, sp, #100	@ 0x64
 800863c:	f001 f9e6 	bl	8009a0c <__hexnan>
 8008640:	2805      	cmp	r0, #5
 8008642:	d127      	bne.n	8008694 <_strtod_l+0x37c>
 8008644:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008646:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800864a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800864e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008652:	e69a      	b.n	800838a <_strtod_l+0x72>
 8008654:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008656:	fb08 2101 	mla	r1, r8, r1, r2
 800865a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800865e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008660:	e7b5      	b.n	80085ce <_strtod_l+0x2b6>
 8008662:	2a6e      	cmp	r2, #110	@ 0x6e
 8008664:	e7da      	b.n	800861c <_strtod_l+0x304>
 8008666:	498b      	ldr	r1, [pc, #556]	@ (8008894 <_strtod_l+0x57c>)
 8008668:	a819      	add	r0, sp, #100	@ 0x64
 800866a:	f001 f9bb 	bl	80099e4 <__match>
 800866e:	2800      	cmp	r0, #0
 8008670:	f43f aea4 	beq.w	80083bc <_strtod_l+0xa4>
 8008674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008676:	4988      	ldr	r1, [pc, #544]	@ (8008898 <_strtod_l+0x580>)
 8008678:	3b01      	subs	r3, #1
 800867a:	a819      	add	r0, sp, #100	@ 0x64
 800867c:	9319      	str	r3, [sp, #100]	@ 0x64
 800867e:	f001 f9b1 	bl	80099e4 <__match>
 8008682:	b910      	cbnz	r0, 800868a <_strtod_l+0x372>
 8008684:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008686:	3301      	adds	r3, #1
 8008688:	9319      	str	r3, [sp, #100]	@ 0x64
 800868a:	f04f 0a00 	mov.w	sl, #0
 800868e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800889c <_strtod_l+0x584>
 8008692:	e67a      	b.n	800838a <_strtod_l+0x72>
 8008694:	4882      	ldr	r0, [pc, #520]	@ (80088a0 <_strtod_l+0x588>)
 8008696:	f000 fee3 	bl	8009460 <nan>
 800869a:	4682      	mov	sl, r0
 800869c:	468b      	mov	fp, r1
 800869e:	e674      	b.n	800838a <_strtod_l+0x72>
 80086a0:	eba8 0309 	sub.w	r3, r8, r9
 80086a4:	2f00      	cmp	r7, #0
 80086a6:	bf08      	it	eq
 80086a8:	462f      	moveq	r7, r5
 80086aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80086ac:	2d10      	cmp	r5, #16
 80086ae:	462c      	mov	r4, r5
 80086b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086b2:	bfa8      	it	ge
 80086b4:	2410      	movge	r4, #16
 80086b6:	f7f7 fe95 	bl	80003e4 <__aeabi_ui2d>
 80086ba:	2d09      	cmp	r5, #9
 80086bc:	4682      	mov	sl, r0
 80086be:	468b      	mov	fp, r1
 80086c0:	dc11      	bgt.n	80086e6 <_strtod_l+0x3ce>
 80086c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f43f ae60 	beq.w	800838a <_strtod_l+0x72>
 80086ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086cc:	dd76      	ble.n	80087bc <_strtod_l+0x4a4>
 80086ce:	2b16      	cmp	r3, #22
 80086d0:	dc5d      	bgt.n	800878e <_strtod_l+0x476>
 80086d2:	4974      	ldr	r1, [pc, #464]	@ (80088a4 <_strtod_l+0x58c>)
 80086d4:	4652      	mov	r2, sl
 80086d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80086da:	465b      	mov	r3, fp
 80086dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086e0:	f7f7 fefa 	bl	80004d8 <__aeabi_dmul>
 80086e4:	e7d9      	b.n	800869a <_strtod_l+0x382>
 80086e6:	4b6f      	ldr	r3, [pc, #444]	@ (80088a4 <_strtod_l+0x58c>)
 80086e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80086f0:	f7f7 fef2 	bl	80004d8 <__aeabi_dmul>
 80086f4:	4682      	mov	sl, r0
 80086f6:	9808      	ldr	r0, [sp, #32]
 80086f8:	468b      	mov	fp, r1
 80086fa:	f7f7 fe73 	bl	80003e4 <__aeabi_ui2d>
 80086fe:	4602      	mov	r2, r0
 8008700:	460b      	mov	r3, r1
 8008702:	4650      	mov	r0, sl
 8008704:	4659      	mov	r1, fp
 8008706:	f7f7 fd31 	bl	800016c <__adddf3>
 800870a:	2d0f      	cmp	r5, #15
 800870c:	4682      	mov	sl, r0
 800870e:	468b      	mov	fp, r1
 8008710:	ddd7      	ble.n	80086c2 <_strtod_l+0x3aa>
 8008712:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008714:	1b2c      	subs	r4, r5, r4
 8008716:	441c      	add	r4, r3
 8008718:	2c00      	cmp	r4, #0
 800871a:	f340 8096 	ble.w	800884a <_strtod_l+0x532>
 800871e:	f014 030f 	ands.w	r3, r4, #15
 8008722:	d00a      	beq.n	800873a <_strtod_l+0x422>
 8008724:	495f      	ldr	r1, [pc, #380]	@ (80088a4 <_strtod_l+0x58c>)
 8008726:	4652      	mov	r2, sl
 8008728:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800872c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008730:	465b      	mov	r3, fp
 8008732:	f7f7 fed1 	bl	80004d8 <__aeabi_dmul>
 8008736:	4682      	mov	sl, r0
 8008738:	468b      	mov	fp, r1
 800873a:	f034 040f 	bics.w	r4, r4, #15
 800873e:	d073      	beq.n	8008828 <_strtod_l+0x510>
 8008740:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008744:	dd48      	ble.n	80087d8 <_strtod_l+0x4c0>
 8008746:	2400      	movs	r4, #0
 8008748:	46a0      	mov	r8, r4
 800874a:	46a1      	mov	r9, r4
 800874c:	940a      	str	r4, [sp, #40]	@ 0x28
 800874e:	2322      	movs	r3, #34	@ 0x22
 8008750:	f04f 0a00 	mov.w	sl, #0
 8008754:	9a05      	ldr	r2, [sp, #20]
 8008756:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800889c <_strtod_l+0x584>
 800875a:	6013      	str	r3, [r2, #0]
 800875c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800875e:	2b00      	cmp	r3, #0
 8008760:	f43f ae13 	beq.w	800838a <_strtod_l+0x72>
 8008764:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008766:	9805      	ldr	r0, [sp, #20]
 8008768:	f7ff f94c 	bl	8007a04 <_Bfree>
 800876c:	4649      	mov	r1, r9
 800876e:	9805      	ldr	r0, [sp, #20]
 8008770:	f7ff f948 	bl	8007a04 <_Bfree>
 8008774:	4641      	mov	r1, r8
 8008776:	9805      	ldr	r0, [sp, #20]
 8008778:	f7ff f944 	bl	8007a04 <_Bfree>
 800877c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800877e:	9805      	ldr	r0, [sp, #20]
 8008780:	f7ff f940 	bl	8007a04 <_Bfree>
 8008784:	4621      	mov	r1, r4
 8008786:	9805      	ldr	r0, [sp, #20]
 8008788:	f7ff f93c 	bl	8007a04 <_Bfree>
 800878c:	e5fd      	b.n	800838a <_strtod_l+0x72>
 800878e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008790:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008794:	4293      	cmp	r3, r2
 8008796:	dbbc      	blt.n	8008712 <_strtod_l+0x3fa>
 8008798:	4c42      	ldr	r4, [pc, #264]	@ (80088a4 <_strtod_l+0x58c>)
 800879a:	f1c5 050f 	rsb	r5, r5, #15
 800879e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80087a2:	4652      	mov	r2, sl
 80087a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087a8:	465b      	mov	r3, fp
 80087aa:	f7f7 fe95 	bl	80004d8 <__aeabi_dmul>
 80087ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b0:	1b5d      	subs	r5, r3, r5
 80087b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80087b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80087ba:	e791      	b.n	80086e0 <_strtod_l+0x3c8>
 80087bc:	3316      	adds	r3, #22
 80087be:	dba8      	blt.n	8008712 <_strtod_l+0x3fa>
 80087c0:	4b38      	ldr	r3, [pc, #224]	@ (80088a4 <_strtod_l+0x58c>)
 80087c2:	eba9 0808 	sub.w	r8, r9, r8
 80087c6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80087ca:	4650      	mov	r0, sl
 80087cc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80087d0:	4659      	mov	r1, fp
 80087d2:	f7f7 ffab 	bl	800072c <__aeabi_ddiv>
 80087d6:	e760      	b.n	800869a <_strtod_l+0x382>
 80087d8:	4b33      	ldr	r3, [pc, #204]	@ (80088a8 <_strtod_l+0x590>)
 80087da:	4650      	mov	r0, sl
 80087dc:	9308      	str	r3, [sp, #32]
 80087de:	2300      	movs	r3, #0
 80087e0:	4659      	mov	r1, fp
 80087e2:	461e      	mov	r6, r3
 80087e4:	1124      	asrs	r4, r4, #4
 80087e6:	2c01      	cmp	r4, #1
 80087e8:	dc21      	bgt.n	800882e <_strtod_l+0x516>
 80087ea:	b10b      	cbz	r3, 80087f0 <_strtod_l+0x4d8>
 80087ec:	4682      	mov	sl, r0
 80087ee:	468b      	mov	fp, r1
 80087f0:	492d      	ldr	r1, [pc, #180]	@ (80088a8 <_strtod_l+0x590>)
 80087f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80087f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80087fa:	4652      	mov	r2, sl
 80087fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008800:	465b      	mov	r3, fp
 8008802:	f7f7 fe69 	bl	80004d8 <__aeabi_dmul>
 8008806:	4b25      	ldr	r3, [pc, #148]	@ (800889c <_strtod_l+0x584>)
 8008808:	460a      	mov	r2, r1
 800880a:	400b      	ands	r3, r1
 800880c:	4927      	ldr	r1, [pc, #156]	@ (80088ac <_strtod_l+0x594>)
 800880e:	4682      	mov	sl, r0
 8008810:	428b      	cmp	r3, r1
 8008812:	d898      	bhi.n	8008746 <_strtod_l+0x42e>
 8008814:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008818:	428b      	cmp	r3, r1
 800881a:	bf86      	itte	hi
 800881c:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8008820:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80088b0 <_strtod_l+0x598>
 8008824:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008828:	2300      	movs	r3, #0
 800882a:	9308      	str	r3, [sp, #32]
 800882c:	e07a      	b.n	8008924 <_strtod_l+0x60c>
 800882e:	07e2      	lsls	r2, r4, #31
 8008830:	d505      	bpl.n	800883e <_strtod_l+0x526>
 8008832:	9b08      	ldr	r3, [sp, #32]
 8008834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008838:	f7f7 fe4e 	bl	80004d8 <__aeabi_dmul>
 800883c:	2301      	movs	r3, #1
 800883e:	9a08      	ldr	r2, [sp, #32]
 8008840:	3601      	adds	r6, #1
 8008842:	3208      	adds	r2, #8
 8008844:	1064      	asrs	r4, r4, #1
 8008846:	9208      	str	r2, [sp, #32]
 8008848:	e7cd      	b.n	80087e6 <_strtod_l+0x4ce>
 800884a:	d0ed      	beq.n	8008828 <_strtod_l+0x510>
 800884c:	4264      	negs	r4, r4
 800884e:	f014 020f 	ands.w	r2, r4, #15
 8008852:	d00a      	beq.n	800886a <_strtod_l+0x552>
 8008854:	4b13      	ldr	r3, [pc, #76]	@ (80088a4 <_strtod_l+0x58c>)
 8008856:	4650      	mov	r0, sl
 8008858:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800885c:	4659      	mov	r1, fp
 800885e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008862:	f7f7 ff63 	bl	800072c <__aeabi_ddiv>
 8008866:	4682      	mov	sl, r0
 8008868:	468b      	mov	fp, r1
 800886a:	1124      	asrs	r4, r4, #4
 800886c:	d0dc      	beq.n	8008828 <_strtod_l+0x510>
 800886e:	2c1f      	cmp	r4, #31
 8008870:	dd20      	ble.n	80088b4 <_strtod_l+0x59c>
 8008872:	2400      	movs	r4, #0
 8008874:	46a0      	mov	r8, r4
 8008876:	46a1      	mov	r9, r4
 8008878:	940a      	str	r4, [sp, #40]	@ 0x28
 800887a:	2322      	movs	r3, #34	@ 0x22
 800887c:	9a05      	ldr	r2, [sp, #20]
 800887e:	f04f 0a00 	mov.w	sl, #0
 8008882:	f04f 0b00 	mov.w	fp, #0
 8008886:	6013      	str	r3, [r2, #0]
 8008888:	e768      	b.n	800875c <_strtod_l+0x444>
 800888a:	bf00      	nop
 800888c:	0800afd4 	.word	0x0800afd4
 8008890:	0800b1ec 	.word	0x0800b1ec
 8008894:	0800afcc 	.word	0x0800afcc
 8008898:	0800b003 	.word	0x0800b003
 800889c:	7ff00000 	.word	0x7ff00000
 80088a0:	0800b294 	.word	0x0800b294
 80088a4:	0800b120 	.word	0x0800b120
 80088a8:	0800b0f8 	.word	0x0800b0f8
 80088ac:	7ca00000 	.word	0x7ca00000
 80088b0:	7fefffff 	.word	0x7fefffff
 80088b4:	f014 0310 	ands.w	r3, r4, #16
 80088b8:	bf18      	it	ne
 80088ba:	236a      	movne	r3, #106	@ 0x6a
 80088bc:	4650      	mov	r0, sl
 80088be:	9308      	str	r3, [sp, #32]
 80088c0:	4659      	mov	r1, fp
 80088c2:	2300      	movs	r3, #0
 80088c4:	4ea9      	ldr	r6, [pc, #676]	@ (8008b6c <_strtod_l+0x854>)
 80088c6:	07e2      	lsls	r2, r4, #31
 80088c8:	d504      	bpl.n	80088d4 <_strtod_l+0x5bc>
 80088ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088ce:	f7f7 fe03 	bl	80004d8 <__aeabi_dmul>
 80088d2:	2301      	movs	r3, #1
 80088d4:	1064      	asrs	r4, r4, #1
 80088d6:	f106 0608 	add.w	r6, r6, #8
 80088da:	d1f4      	bne.n	80088c6 <_strtod_l+0x5ae>
 80088dc:	b10b      	cbz	r3, 80088e2 <_strtod_l+0x5ca>
 80088de:	4682      	mov	sl, r0
 80088e0:	468b      	mov	fp, r1
 80088e2:	9b08      	ldr	r3, [sp, #32]
 80088e4:	b1b3      	cbz	r3, 8008914 <_strtod_l+0x5fc>
 80088e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80088ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	4659      	mov	r1, fp
 80088f2:	dd0f      	ble.n	8008914 <_strtod_l+0x5fc>
 80088f4:	2b1f      	cmp	r3, #31
 80088f6:	dd57      	ble.n	80089a8 <_strtod_l+0x690>
 80088f8:	2b34      	cmp	r3, #52	@ 0x34
 80088fa:	bfd8      	it	le
 80088fc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8008900:	f04f 0a00 	mov.w	sl, #0
 8008904:	bfcf      	iteee	gt
 8008906:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800890a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800890e:	4093      	lslle	r3, r2
 8008910:	ea03 0b01 	andle.w	fp, r3, r1
 8008914:	2200      	movs	r2, #0
 8008916:	2300      	movs	r3, #0
 8008918:	4650      	mov	r0, sl
 800891a:	4659      	mov	r1, fp
 800891c:	f7f8 f844 	bl	80009a8 <__aeabi_dcmpeq>
 8008920:	2800      	cmp	r0, #0
 8008922:	d1a6      	bne.n	8008872 <_strtod_l+0x55a>
 8008924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008926:	463a      	mov	r2, r7
 8008928:	9300      	str	r3, [sp, #0]
 800892a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800892c:	462b      	mov	r3, r5
 800892e:	9805      	ldr	r0, [sp, #20]
 8008930:	f7ff f8d0 	bl	8007ad4 <__s2b>
 8008934:	900a      	str	r0, [sp, #40]	@ 0x28
 8008936:	2800      	cmp	r0, #0
 8008938:	f43f af05 	beq.w	8008746 <_strtod_l+0x42e>
 800893c:	2400      	movs	r4, #0
 800893e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008940:	eba9 0308 	sub.w	r3, r9, r8
 8008944:	2a00      	cmp	r2, #0
 8008946:	bfa8      	it	ge
 8008948:	2300      	movge	r3, #0
 800894a:	46a0      	mov	r8, r4
 800894c:	9312      	str	r3, [sp, #72]	@ 0x48
 800894e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008952:	9316      	str	r3, [sp, #88]	@ 0x58
 8008954:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008956:	9805      	ldr	r0, [sp, #20]
 8008958:	6859      	ldr	r1, [r3, #4]
 800895a:	f7ff f813 	bl	8007984 <_Balloc>
 800895e:	4681      	mov	r9, r0
 8008960:	2800      	cmp	r0, #0
 8008962:	f43f aef4 	beq.w	800874e <_strtod_l+0x436>
 8008966:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008968:	300c      	adds	r0, #12
 800896a:	691a      	ldr	r2, [r3, #16]
 800896c:	f103 010c 	add.w	r1, r3, #12
 8008970:	3202      	adds	r2, #2
 8008972:	0092      	lsls	r2, r2, #2
 8008974:	f000 fd66 	bl	8009444 <memcpy>
 8008978:	ab1c      	add	r3, sp, #112	@ 0x70
 800897a:	9301      	str	r3, [sp, #4]
 800897c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	4652      	mov	r2, sl
 8008982:	465b      	mov	r3, fp
 8008984:	9805      	ldr	r0, [sp, #20]
 8008986:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800898a:	f7ff fbd5 	bl	8008138 <__d2b>
 800898e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008990:	2800      	cmp	r0, #0
 8008992:	f43f aedc 	beq.w	800874e <_strtod_l+0x436>
 8008996:	2101      	movs	r1, #1
 8008998:	9805      	ldr	r0, [sp, #20]
 800899a:	f7ff f931 	bl	8007c00 <__i2b>
 800899e:	4680      	mov	r8, r0
 80089a0:	b948      	cbnz	r0, 80089b6 <_strtod_l+0x69e>
 80089a2:	f04f 0800 	mov.w	r8, #0
 80089a6:	e6d2      	b.n	800874e <_strtod_l+0x436>
 80089a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80089ac:	fa02 f303 	lsl.w	r3, r2, r3
 80089b0:	ea03 0a0a 	and.w	sl, r3, sl
 80089b4:	e7ae      	b.n	8008914 <_strtod_l+0x5fc>
 80089b6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80089b8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80089ba:	2d00      	cmp	r5, #0
 80089bc:	bfab      	itete	ge
 80089be:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80089c0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80089c2:	18ef      	addge	r7, r5, r3
 80089c4:	1b5e      	sublt	r6, r3, r5
 80089c6:	9b08      	ldr	r3, [sp, #32]
 80089c8:	bfa8      	it	ge
 80089ca:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80089cc:	eba5 0503 	sub.w	r5, r5, r3
 80089d0:	4415      	add	r5, r2
 80089d2:	4b67      	ldr	r3, [pc, #412]	@ (8008b70 <_strtod_l+0x858>)
 80089d4:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 80089d8:	bfb8      	it	lt
 80089da:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80089dc:	429d      	cmp	r5, r3
 80089de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80089e2:	da50      	bge.n	8008a86 <_strtod_l+0x76e>
 80089e4:	1b5b      	subs	r3, r3, r5
 80089e6:	2b1f      	cmp	r3, #31
 80089e8:	f04f 0101 	mov.w	r1, #1
 80089ec:	eba2 0203 	sub.w	r2, r2, r3
 80089f0:	dc3d      	bgt.n	8008a6e <_strtod_l+0x756>
 80089f2:	fa01 f303 	lsl.w	r3, r1, r3
 80089f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80089f8:	2300      	movs	r3, #0
 80089fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80089fc:	18bd      	adds	r5, r7, r2
 80089fe:	9b08      	ldr	r3, [sp, #32]
 8008a00:	42af      	cmp	r7, r5
 8008a02:	4416      	add	r6, r2
 8008a04:	441e      	add	r6, r3
 8008a06:	463b      	mov	r3, r7
 8008a08:	bfa8      	it	ge
 8008a0a:	462b      	movge	r3, r5
 8008a0c:	42b3      	cmp	r3, r6
 8008a0e:	bfa8      	it	ge
 8008a10:	4633      	movge	r3, r6
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	bfc2      	ittt	gt
 8008a16:	1aed      	subgt	r5, r5, r3
 8008a18:	1af6      	subgt	r6, r6, r3
 8008a1a:	1aff      	subgt	r7, r7, r3
 8008a1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	dd16      	ble.n	8008a50 <_strtod_l+0x738>
 8008a22:	4641      	mov	r1, r8
 8008a24:	461a      	mov	r2, r3
 8008a26:	9805      	ldr	r0, [sp, #20]
 8008a28:	f7ff f9a8 	bl	8007d7c <__pow5mult>
 8008a2c:	4680      	mov	r8, r0
 8008a2e:	2800      	cmp	r0, #0
 8008a30:	d0b7      	beq.n	80089a2 <_strtod_l+0x68a>
 8008a32:	4601      	mov	r1, r0
 8008a34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008a36:	9805      	ldr	r0, [sp, #20]
 8008a38:	f7ff f8f8 	bl	8007c2c <__multiply>
 8008a3c:	900e      	str	r0, [sp, #56]	@ 0x38
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	f43f ae85 	beq.w	800874e <_strtod_l+0x436>
 8008a44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a46:	9805      	ldr	r0, [sp, #20]
 8008a48:	f7fe ffdc 	bl	8007a04 <_Bfree>
 8008a4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a50:	2d00      	cmp	r5, #0
 8008a52:	dc1d      	bgt.n	8008a90 <_strtod_l+0x778>
 8008a54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	dd23      	ble.n	8008aa2 <_strtod_l+0x78a>
 8008a5a:	4649      	mov	r1, r9
 8008a5c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008a5e:	9805      	ldr	r0, [sp, #20]
 8008a60:	f7ff f98c 	bl	8007d7c <__pow5mult>
 8008a64:	4681      	mov	r9, r0
 8008a66:	b9e0      	cbnz	r0, 8008aa2 <_strtod_l+0x78a>
 8008a68:	f04f 0900 	mov.w	r9, #0
 8008a6c:	e66f      	b.n	800874e <_strtod_l+0x436>
 8008a6e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008a72:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008a76:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008a7a:	35e2      	adds	r5, #226	@ 0xe2
 8008a7c:	fa01 f305 	lsl.w	r3, r1, r5
 8008a80:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a82:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008a84:	e7ba      	b.n	80089fc <_strtod_l+0x6e4>
 8008a86:	2300      	movs	r3, #0
 8008a88:	9310      	str	r3, [sp, #64]	@ 0x40
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008a8e:	e7b5      	b.n	80089fc <_strtod_l+0x6e4>
 8008a90:	462a      	mov	r2, r5
 8008a92:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a94:	9805      	ldr	r0, [sp, #20]
 8008a96:	f7ff f9cb 	bl	8007e30 <__lshift>
 8008a9a:	901a      	str	r0, [sp, #104]	@ 0x68
 8008a9c:	2800      	cmp	r0, #0
 8008a9e:	d1d9      	bne.n	8008a54 <_strtod_l+0x73c>
 8008aa0:	e655      	b.n	800874e <_strtod_l+0x436>
 8008aa2:	2e00      	cmp	r6, #0
 8008aa4:	dd07      	ble.n	8008ab6 <_strtod_l+0x79e>
 8008aa6:	4649      	mov	r1, r9
 8008aa8:	4632      	mov	r2, r6
 8008aaa:	9805      	ldr	r0, [sp, #20]
 8008aac:	f7ff f9c0 	bl	8007e30 <__lshift>
 8008ab0:	4681      	mov	r9, r0
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d0d8      	beq.n	8008a68 <_strtod_l+0x750>
 8008ab6:	2f00      	cmp	r7, #0
 8008ab8:	dd08      	ble.n	8008acc <_strtod_l+0x7b4>
 8008aba:	4641      	mov	r1, r8
 8008abc:	463a      	mov	r2, r7
 8008abe:	9805      	ldr	r0, [sp, #20]
 8008ac0:	f7ff f9b6 	bl	8007e30 <__lshift>
 8008ac4:	4680      	mov	r8, r0
 8008ac6:	2800      	cmp	r0, #0
 8008ac8:	f43f ae41 	beq.w	800874e <_strtod_l+0x436>
 8008acc:	464a      	mov	r2, r9
 8008ace:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ad0:	9805      	ldr	r0, [sp, #20]
 8008ad2:	f7ff fa35 	bl	8007f40 <__mdiff>
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	f43f ae38 	beq.w	800874e <_strtod_l+0x436>
 8008ade:	68c3      	ldr	r3, [r0, #12]
 8008ae0:	4641      	mov	r1, r8
 8008ae2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	60c3      	str	r3, [r0, #12]
 8008ae8:	f7ff fa0e 	bl	8007f08 <__mcmp>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	da45      	bge.n	8008b7c <_strtod_l+0x864>
 8008af0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008af2:	ea53 030a 	orrs.w	r3, r3, sl
 8008af6:	d16b      	bne.n	8008bd0 <_strtod_l+0x8b8>
 8008af8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d167      	bne.n	8008bd0 <_strtod_l+0x8b8>
 8008b00:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b04:	0d1b      	lsrs	r3, r3, #20
 8008b06:	051b      	lsls	r3, r3, #20
 8008b08:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b0c:	d960      	bls.n	8008bd0 <_strtod_l+0x8b8>
 8008b0e:	6963      	ldr	r3, [r4, #20]
 8008b10:	b913      	cbnz	r3, 8008b18 <_strtod_l+0x800>
 8008b12:	6923      	ldr	r3, [r4, #16]
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	dd5b      	ble.n	8008bd0 <_strtod_l+0x8b8>
 8008b18:	4621      	mov	r1, r4
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	9805      	ldr	r0, [sp, #20]
 8008b1e:	f7ff f987 	bl	8007e30 <__lshift>
 8008b22:	4641      	mov	r1, r8
 8008b24:	4604      	mov	r4, r0
 8008b26:	f7ff f9ef 	bl	8007f08 <__mcmp>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	dd50      	ble.n	8008bd0 <_strtod_l+0x8b8>
 8008b2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b32:	9a08      	ldr	r2, [sp, #32]
 8008b34:	0d1b      	lsrs	r3, r3, #20
 8008b36:	051b      	lsls	r3, r3, #20
 8008b38:	2a00      	cmp	r2, #0
 8008b3a:	d06a      	beq.n	8008c12 <_strtod_l+0x8fa>
 8008b3c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008b40:	d867      	bhi.n	8008c12 <_strtod_l+0x8fa>
 8008b42:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008b46:	f67f ae98 	bls.w	800887a <_strtod_l+0x562>
 8008b4a:	4650      	mov	r0, sl
 8008b4c:	4659      	mov	r1, fp
 8008b4e:	4b09      	ldr	r3, [pc, #36]	@ (8008b74 <_strtod_l+0x85c>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	f7f7 fcc1 	bl	80004d8 <__aeabi_dmul>
 8008b56:	4b08      	ldr	r3, [pc, #32]	@ (8008b78 <_strtod_l+0x860>)
 8008b58:	4682      	mov	sl, r0
 8008b5a:	400b      	ands	r3, r1
 8008b5c:	468b      	mov	fp, r1
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f47f ae00 	bne.w	8008764 <_strtod_l+0x44c>
 8008b64:	2322      	movs	r3, #34	@ 0x22
 8008b66:	9a05      	ldr	r2, [sp, #20]
 8008b68:	6013      	str	r3, [r2, #0]
 8008b6a:	e5fb      	b.n	8008764 <_strtod_l+0x44c>
 8008b6c:	0800b218 	.word	0x0800b218
 8008b70:	fffffc02 	.word	0xfffffc02
 8008b74:	39500000 	.word	0x39500000
 8008b78:	7ff00000 	.word	0x7ff00000
 8008b7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008b80:	d165      	bne.n	8008c4e <_strtod_l+0x936>
 8008b82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b88:	b35a      	cbz	r2, 8008be2 <_strtod_l+0x8ca>
 8008b8a:	4a99      	ldr	r2, [pc, #612]	@ (8008df0 <_strtod_l+0xad8>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d12b      	bne.n	8008be8 <_strtod_l+0x8d0>
 8008b90:	9b08      	ldr	r3, [sp, #32]
 8008b92:	4651      	mov	r1, sl
 8008b94:	b303      	cbz	r3, 8008bd8 <_strtod_l+0x8c0>
 8008b96:	465a      	mov	r2, fp
 8008b98:	4b96      	ldr	r3, [pc, #600]	@ (8008df4 <_strtod_l+0xadc>)
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008ba0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ba4:	d81b      	bhi.n	8008bde <_strtod_l+0x8c6>
 8008ba6:	0d1b      	lsrs	r3, r3, #20
 8008ba8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008bac:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb0:	4299      	cmp	r1, r3
 8008bb2:	d119      	bne.n	8008be8 <_strtod_l+0x8d0>
 8008bb4:	4b90      	ldr	r3, [pc, #576]	@ (8008df8 <_strtod_l+0xae0>)
 8008bb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d102      	bne.n	8008bc2 <_strtod_l+0x8aa>
 8008bbc:	3101      	adds	r1, #1
 8008bbe:	f43f adc6 	beq.w	800874e <_strtod_l+0x436>
 8008bc2:	f04f 0a00 	mov.w	sl, #0
 8008bc6:	4b8b      	ldr	r3, [pc, #556]	@ (8008df4 <_strtod_l+0xadc>)
 8008bc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bca:	401a      	ands	r2, r3
 8008bcc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008bd0:	9b08      	ldr	r3, [sp, #32]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1b9      	bne.n	8008b4a <_strtod_l+0x832>
 8008bd6:	e5c5      	b.n	8008764 <_strtod_l+0x44c>
 8008bd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008bdc:	e7e8      	b.n	8008bb0 <_strtod_l+0x898>
 8008bde:	4613      	mov	r3, r2
 8008be0:	e7e6      	b.n	8008bb0 <_strtod_l+0x898>
 8008be2:	ea53 030a 	orrs.w	r3, r3, sl
 8008be6:	d0a2      	beq.n	8008b2e <_strtod_l+0x816>
 8008be8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bea:	b1db      	cbz	r3, 8008c24 <_strtod_l+0x90c>
 8008bec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bee:	4213      	tst	r3, r2
 8008bf0:	d0ee      	beq.n	8008bd0 <_strtod_l+0x8b8>
 8008bf2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bf4:	4650      	mov	r0, sl
 8008bf6:	4659      	mov	r1, fp
 8008bf8:	9a08      	ldr	r2, [sp, #32]
 8008bfa:	b1bb      	cbz	r3, 8008c2c <_strtod_l+0x914>
 8008bfc:	f7ff fb68 	bl	80082d0 <sulp>
 8008c00:	4602      	mov	r2, r0
 8008c02:	460b      	mov	r3, r1
 8008c04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c08:	f7f7 fab0 	bl	800016c <__adddf3>
 8008c0c:	4682      	mov	sl, r0
 8008c0e:	468b      	mov	fp, r1
 8008c10:	e7de      	b.n	8008bd0 <_strtod_l+0x8b8>
 8008c12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008c16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008c1a:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008c1e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008c22:	e7d5      	b.n	8008bd0 <_strtod_l+0x8b8>
 8008c24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c26:	ea13 0f0a 	tst.w	r3, sl
 8008c2a:	e7e1      	b.n	8008bf0 <_strtod_l+0x8d8>
 8008c2c:	f7ff fb50 	bl	80082d0 <sulp>
 8008c30:	4602      	mov	r2, r0
 8008c32:	460b      	mov	r3, r1
 8008c34:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c38:	f7f7 fa96 	bl	8000168 <__aeabi_dsub>
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	2300      	movs	r3, #0
 8008c40:	4682      	mov	sl, r0
 8008c42:	468b      	mov	fp, r1
 8008c44:	f7f7 feb0 	bl	80009a8 <__aeabi_dcmpeq>
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d0c1      	beq.n	8008bd0 <_strtod_l+0x8b8>
 8008c4c:	e615      	b.n	800887a <_strtod_l+0x562>
 8008c4e:	4641      	mov	r1, r8
 8008c50:	4620      	mov	r0, r4
 8008c52:	f7ff fac9 	bl	80081e8 <__ratio>
 8008c56:	2200      	movs	r2, #0
 8008c58:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008c5c:	4606      	mov	r6, r0
 8008c5e:	460f      	mov	r7, r1
 8008c60:	f7f7 feb6 	bl	80009d0 <__aeabi_dcmple>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d06d      	beq.n	8008d44 <_strtod_l+0xa2c>
 8008c68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d178      	bne.n	8008d60 <_strtod_l+0xa48>
 8008c6e:	f1ba 0f00 	cmp.w	sl, #0
 8008c72:	d156      	bne.n	8008d22 <_strtod_l+0xa0a>
 8008c74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d158      	bne.n	8008d30 <_strtod_l+0xa18>
 8008c7e:	2200      	movs	r2, #0
 8008c80:	4630      	mov	r0, r6
 8008c82:	4639      	mov	r1, r7
 8008c84:	4b5d      	ldr	r3, [pc, #372]	@ (8008dfc <_strtod_l+0xae4>)
 8008c86:	f7f7 fe99 	bl	80009bc <__aeabi_dcmplt>
 8008c8a:	2800      	cmp	r0, #0
 8008c8c:	d157      	bne.n	8008d3e <_strtod_l+0xa26>
 8008c8e:	4630      	mov	r0, r6
 8008c90:	4639      	mov	r1, r7
 8008c92:	2200      	movs	r2, #0
 8008c94:	4b5a      	ldr	r3, [pc, #360]	@ (8008e00 <_strtod_l+0xae8>)
 8008c96:	f7f7 fc1f 	bl	80004d8 <__aeabi_dmul>
 8008c9a:	4606      	mov	r6, r0
 8008c9c:	460f      	mov	r7, r1
 8008c9e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008ca2:	9606      	str	r6, [sp, #24]
 8008ca4:	9307      	str	r3, [sp, #28]
 8008ca6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008caa:	4d52      	ldr	r5, [pc, #328]	@ (8008df4 <_strtod_l+0xadc>)
 8008cac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008cb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cb2:	401d      	ands	r5, r3
 8008cb4:	4b53      	ldr	r3, [pc, #332]	@ (8008e04 <_strtod_l+0xaec>)
 8008cb6:	429d      	cmp	r5, r3
 8008cb8:	f040 80aa 	bne.w	8008e10 <_strtod_l+0xaf8>
 8008cbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cbe:	4650      	mov	r0, sl
 8008cc0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	f7ff f9cf 	bl	8008068 <__ulp>
 8008cca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008cce:	f7f7 fc03 	bl	80004d8 <__aeabi_dmul>
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	465b      	mov	r3, fp
 8008cd6:	f7f7 fa49 	bl	800016c <__adddf3>
 8008cda:	460b      	mov	r3, r1
 8008cdc:	4945      	ldr	r1, [pc, #276]	@ (8008df4 <_strtod_l+0xadc>)
 8008cde:	4a4a      	ldr	r2, [pc, #296]	@ (8008e08 <_strtod_l+0xaf0>)
 8008ce0:	4019      	ands	r1, r3
 8008ce2:	4291      	cmp	r1, r2
 8008ce4:	4682      	mov	sl, r0
 8008ce6:	d942      	bls.n	8008d6e <_strtod_l+0xa56>
 8008ce8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008cea:	4b43      	ldr	r3, [pc, #268]	@ (8008df8 <_strtod_l+0xae0>)
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d103      	bne.n	8008cf8 <_strtod_l+0x9e0>
 8008cf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	f43f ad2b 	beq.w	800874e <_strtod_l+0x436>
 8008cf8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8008cfc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8008df8 <_strtod_l+0xae0>
 8008d00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d02:	9805      	ldr	r0, [sp, #20]
 8008d04:	f7fe fe7e 	bl	8007a04 <_Bfree>
 8008d08:	4649      	mov	r1, r9
 8008d0a:	9805      	ldr	r0, [sp, #20]
 8008d0c:	f7fe fe7a 	bl	8007a04 <_Bfree>
 8008d10:	4641      	mov	r1, r8
 8008d12:	9805      	ldr	r0, [sp, #20]
 8008d14:	f7fe fe76 	bl	8007a04 <_Bfree>
 8008d18:	4621      	mov	r1, r4
 8008d1a:	9805      	ldr	r0, [sp, #20]
 8008d1c:	f7fe fe72 	bl	8007a04 <_Bfree>
 8008d20:	e618      	b.n	8008954 <_strtod_l+0x63c>
 8008d22:	f1ba 0f01 	cmp.w	sl, #1
 8008d26:	d103      	bne.n	8008d30 <_strtod_l+0xa18>
 8008d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f43f ada5 	beq.w	800887a <_strtod_l+0x562>
 8008d30:	2200      	movs	r2, #0
 8008d32:	4b36      	ldr	r3, [pc, #216]	@ (8008e0c <_strtod_l+0xaf4>)
 8008d34:	2600      	movs	r6, #0
 8008d36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d3a:	4f30      	ldr	r7, [pc, #192]	@ (8008dfc <_strtod_l+0xae4>)
 8008d3c:	e7b3      	b.n	8008ca6 <_strtod_l+0x98e>
 8008d3e:	2600      	movs	r6, #0
 8008d40:	4f2f      	ldr	r7, [pc, #188]	@ (8008e00 <_strtod_l+0xae8>)
 8008d42:	e7ac      	b.n	8008c9e <_strtod_l+0x986>
 8008d44:	4630      	mov	r0, r6
 8008d46:	4639      	mov	r1, r7
 8008d48:	4b2d      	ldr	r3, [pc, #180]	@ (8008e00 <_strtod_l+0xae8>)
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f7f7 fbc4 	bl	80004d8 <__aeabi_dmul>
 8008d50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d52:	4606      	mov	r6, r0
 8008d54:	460f      	mov	r7, r1
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d0a1      	beq.n	8008c9e <_strtod_l+0x986>
 8008d5a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008d5e:	e7a2      	b.n	8008ca6 <_strtod_l+0x98e>
 8008d60:	2200      	movs	r2, #0
 8008d62:	4b26      	ldr	r3, [pc, #152]	@ (8008dfc <_strtod_l+0xae4>)
 8008d64:	4616      	mov	r6, r2
 8008d66:	461f      	mov	r7, r3
 8008d68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008d6c:	e79b      	b.n	8008ca6 <_strtod_l+0x98e>
 8008d6e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008d72:	9b08      	ldr	r3, [sp, #32]
 8008d74:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d1c1      	bne.n	8008d00 <_strtod_l+0x9e8>
 8008d7c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008d80:	0d1b      	lsrs	r3, r3, #20
 8008d82:	051b      	lsls	r3, r3, #20
 8008d84:	429d      	cmp	r5, r3
 8008d86:	d1bb      	bne.n	8008d00 <_strtod_l+0x9e8>
 8008d88:	4630      	mov	r0, r6
 8008d8a:	4639      	mov	r1, r7
 8008d8c:	f7f8 f94a 	bl	8001024 <__aeabi_d2lz>
 8008d90:	f7f7 fb74 	bl	800047c <__aeabi_l2d>
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	4630      	mov	r0, r6
 8008d9a:	4639      	mov	r1, r7
 8008d9c:	f7f7 f9e4 	bl	8000168 <__aeabi_dsub>
 8008da0:	460b      	mov	r3, r1
 8008da2:	4602      	mov	r2, r0
 8008da4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008da8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008dae:	ea46 060a 	orr.w	r6, r6, sl
 8008db2:	431e      	orrs	r6, r3
 8008db4:	d069      	beq.n	8008e8a <_strtod_l+0xb72>
 8008db6:	a30a      	add	r3, pc, #40	@ (adr r3, 8008de0 <_strtod_l+0xac8>)
 8008db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dbc:	f7f7 fdfe 	bl	80009bc <__aeabi_dcmplt>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	f47f accf 	bne.w	8008764 <_strtod_l+0x44c>
 8008dc6:	a308      	add	r3, pc, #32	@ (adr r3, 8008de8 <_strtod_l+0xad0>)
 8008dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dcc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008dd0:	f7f7 fe12 	bl	80009f8 <__aeabi_dcmpgt>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	d093      	beq.n	8008d00 <_strtod_l+0x9e8>
 8008dd8:	e4c4      	b.n	8008764 <_strtod_l+0x44c>
 8008dda:	bf00      	nop
 8008ddc:	f3af 8000 	nop.w
 8008de0:	94a03595 	.word	0x94a03595
 8008de4:	3fdfffff 	.word	0x3fdfffff
 8008de8:	35afe535 	.word	0x35afe535
 8008dec:	3fe00000 	.word	0x3fe00000
 8008df0:	000fffff 	.word	0x000fffff
 8008df4:	7ff00000 	.word	0x7ff00000
 8008df8:	7fefffff 	.word	0x7fefffff
 8008dfc:	3ff00000 	.word	0x3ff00000
 8008e00:	3fe00000 	.word	0x3fe00000
 8008e04:	7fe00000 	.word	0x7fe00000
 8008e08:	7c9fffff 	.word	0x7c9fffff
 8008e0c:	bff00000 	.word	0xbff00000
 8008e10:	9b08      	ldr	r3, [sp, #32]
 8008e12:	b323      	cbz	r3, 8008e5e <_strtod_l+0xb46>
 8008e14:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008e18:	d821      	bhi.n	8008e5e <_strtod_l+0xb46>
 8008e1a:	a327      	add	r3, pc, #156	@ (adr r3, 8008eb8 <_strtod_l+0xba0>)
 8008e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e20:	4630      	mov	r0, r6
 8008e22:	4639      	mov	r1, r7
 8008e24:	f7f7 fdd4 	bl	80009d0 <__aeabi_dcmple>
 8008e28:	b1a0      	cbz	r0, 8008e54 <_strtod_l+0xb3c>
 8008e2a:	4639      	mov	r1, r7
 8008e2c:	4630      	mov	r0, r6
 8008e2e:	f7f7 fe2b 	bl	8000a88 <__aeabi_d2uiz>
 8008e32:	2801      	cmp	r0, #1
 8008e34:	bf38      	it	cc
 8008e36:	2001      	movcc	r0, #1
 8008e38:	f7f7 fad4 	bl	80003e4 <__aeabi_ui2d>
 8008e3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e3e:	4606      	mov	r6, r0
 8008e40:	460f      	mov	r7, r1
 8008e42:	b9fb      	cbnz	r3, 8008e84 <_strtod_l+0xb6c>
 8008e44:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008e48:	9014      	str	r0, [sp, #80]	@ 0x50
 8008e4a:	9315      	str	r3, [sp, #84]	@ 0x54
 8008e4c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008e50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008e54:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e56:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008e5a:	1b5b      	subs	r3, r3, r5
 8008e5c:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e62:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008e66:	f7ff f8ff 	bl	8008068 <__ulp>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	4650      	mov	r0, sl
 8008e70:	4659      	mov	r1, fp
 8008e72:	f7f7 fb31 	bl	80004d8 <__aeabi_dmul>
 8008e76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008e7a:	f7f7 f977 	bl	800016c <__adddf3>
 8008e7e:	4682      	mov	sl, r0
 8008e80:	468b      	mov	fp, r1
 8008e82:	e776      	b.n	8008d72 <_strtod_l+0xa5a>
 8008e84:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008e88:	e7e0      	b.n	8008e4c <_strtod_l+0xb34>
 8008e8a:	a30d      	add	r3, pc, #52	@ (adr r3, 8008ec0 <_strtod_l+0xba8>)
 8008e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e90:	f7f7 fd94 	bl	80009bc <__aeabi_dcmplt>
 8008e94:	e79e      	b.n	8008dd4 <_strtod_l+0xabc>
 8008e96:	2300      	movs	r3, #0
 8008e98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008e9c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	f7ff ba77 	b.w	8008392 <_strtod_l+0x7a>
 8008ea4:	2a65      	cmp	r2, #101	@ 0x65
 8008ea6:	f43f ab6e 	beq.w	8008586 <_strtod_l+0x26e>
 8008eaa:	2a45      	cmp	r2, #69	@ 0x45
 8008eac:	f43f ab6b 	beq.w	8008586 <_strtod_l+0x26e>
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	f7ff bba6 	b.w	8008602 <_strtod_l+0x2ea>
 8008eb6:	bf00      	nop
 8008eb8:	ffc00000 	.word	0xffc00000
 8008ebc:	41dfffff 	.word	0x41dfffff
 8008ec0:	94a03595 	.word	0x94a03595
 8008ec4:	3fcfffff 	.word	0x3fcfffff

08008ec8 <_strtod_r>:
 8008ec8:	4b01      	ldr	r3, [pc, #4]	@ (8008ed0 <_strtod_r+0x8>)
 8008eca:	f7ff ba25 	b.w	8008318 <_strtod_l>
 8008ece:	bf00      	nop
 8008ed0:	200000f8 	.word	0x200000f8

08008ed4 <_strtol_l.constprop.0>:
 8008ed4:	2b24      	cmp	r3, #36	@ 0x24
 8008ed6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008eda:	4686      	mov	lr, r0
 8008edc:	4690      	mov	r8, r2
 8008ede:	d801      	bhi.n	8008ee4 <_strtol_l.constprop.0+0x10>
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d106      	bne.n	8008ef2 <_strtol_l.constprop.0+0x1e>
 8008ee4:	f7fd fdc0 	bl	8006a68 <__errno>
 8008ee8:	2316      	movs	r3, #22
 8008eea:	6003      	str	r3, [r0, #0]
 8008eec:	2000      	movs	r0, #0
 8008eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ef2:	460d      	mov	r5, r1
 8008ef4:	4833      	ldr	r0, [pc, #204]	@ (8008fc4 <_strtol_l.constprop.0+0xf0>)
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008efc:	5d06      	ldrb	r6, [r0, r4]
 8008efe:	f016 0608 	ands.w	r6, r6, #8
 8008f02:	d1f8      	bne.n	8008ef6 <_strtol_l.constprop.0+0x22>
 8008f04:	2c2d      	cmp	r4, #45	@ 0x2d
 8008f06:	d12d      	bne.n	8008f64 <_strtol_l.constprop.0+0x90>
 8008f08:	2601      	movs	r6, #1
 8008f0a:	782c      	ldrb	r4, [r5, #0]
 8008f0c:	1c95      	adds	r5, r2, #2
 8008f0e:	f033 0210 	bics.w	r2, r3, #16
 8008f12:	d109      	bne.n	8008f28 <_strtol_l.constprop.0+0x54>
 8008f14:	2c30      	cmp	r4, #48	@ 0x30
 8008f16:	d12a      	bne.n	8008f6e <_strtol_l.constprop.0+0x9a>
 8008f18:	782a      	ldrb	r2, [r5, #0]
 8008f1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008f1e:	2a58      	cmp	r2, #88	@ 0x58
 8008f20:	d125      	bne.n	8008f6e <_strtol_l.constprop.0+0x9a>
 8008f22:	2310      	movs	r3, #16
 8008f24:	786c      	ldrb	r4, [r5, #1]
 8008f26:	3502      	adds	r5, #2
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008f2e:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8008f32:	fbbc f9f3 	udiv	r9, ip, r3
 8008f36:	4610      	mov	r0, r2
 8008f38:	fb03 ca19 	mls	sl, r3, r9, ip
 8008f3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008f40:	2f09      	cmp	r7, #9
 8008f42:	d81b      	bhi.n	8008f7c <_strtol_l.constprop.0+0xa8>
 8008f44:	463c      	mov	r4, r7
 8008f46:	42a3      	cmp	r3, r4
 8008f48:	dd27      	ble.n	8008f9a <_strtol_l.constprop.0+0xc6>
 8008f4a:	1c57      	adds	r7, r2, #1
 8008f4c:	d007      	beq.n	8008f5e <_strtol_l.constprop.0+0x8a>
 8008f4e:	4581      	cmp	r9, r0
 8008f50:	d320      	bcc.n	8008f94 <_strtol_l.constprop.0+0xc0>
 8008f52:	d101      	bne.n	8008f58 <_strtol_l.constprop.0+0x84>
 8008f54:	45a2      	cmp	sl, r4
 8008f56:	db1d      	blt.n	8008f94 <_strtol_l.constprop.0+0xc0>
 8008f58:	2201      	movs	r2, #1
 8008f5a:	fb00 4003 	mla	r0, r0, r3, r4
 8008f5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f62:	e7eb      	b.n	8008f3c <_strtol_l.constprop.0+0x68>
 8008f64:	2c2b      	cmp	r4, #43	@ 0x2b
 8008f66:	bf04      	itt	eq
 8008f68:	782c      	ldrbeq	r4, [r5, #0]
 8008f6a:	1c95      	addeq	r5, r2, #2
 8008f6c:	e7cf      	b.n	8008f0e <_strtol_l.constprop.0+0x3a>
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1da      	bne.n	8008f28 <_strtol_l.constprop.0+0x54>
 8008f72:	2c30      	cmp	r4, #48	@ 0x30
 8008f74:	bf0c      	ite	eq
 8008f76:	2308      	moveq	r3, #8
 8008f78:	230a      	movne	r3, #10
 8008f7a:	e7d5      	b.n	8008f28 <_strtol_l.constprop.0+0x54>
 8008f7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008f80:	2f19      	cmp	r7, #25
 8008f82:	d801      	bhi.n	8008f88 <_strtol_l.constprop.0+0xb4>
 8008f84:	3c37      	subs	r4, #55	@ 0x37
 8008f86:	e7de      	b.n	8008f46 <_strtol_l.constprop.0+0x72>
 8008f88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008f8c:	2f19      	cmp	r7, #25
 8008f8e:	d804      	bhi.n	8008f9a <_strtol_l.constprop.0+0xc6>
 8008f90:	3c57      	subs	r4, #87	@ 0x57
 8008f92:	e7d8      	b.n	8008f46 <_strtol_l.constprop.0+0x72>
 8008f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f98:	e7e1      	b.n	8008f5e <_strtol_l.constprop.0+0x8a>
 8008f9a:	1c53      	adds	r3, r2, #1
 8008f9c:	d108      	bne.n	8008fb0 <_strtol_l.constprop.0+0xdc>
 8008f9e:	2322      	movs	r3, #34	@ 0x22
 8008fa0:	4660      	mov	r0, ip
 8008fa2:	f8ce 3000 	str.w	r3, [lr]
 8008fa6:	f1b8 0f00 	cmp.w	r8, #0
 8008faa:	d0a0      	beq.n	8008eee <_strtol_l.constprop.0+0x1a>
 8008fac:	1e69      	subs	r1, r5, #1
 8008fae:	e006      	b.n	8008fbe <_strtol_l.constprop.0+0xea>
 8008fb0:	b106      	cbz	r6, 8008fb4 <_strtol_l.constprop.0+0xe0>
 8008fb2:	4240      	negs	r0, r0
 8008fb4:	f1b8 0f00 	cmp.w	r8, #0
 8008fb8:	d099      	beq.n	8008eee <_strtol_l.constprop.0+0x1a>
 8008fba:	2a00      	cmp	r2, #0
 8008fbc:	d1f6      	bne.n	8008fac <_strtol_l.constprop.0+0xd8>
 8008fbe:	f8c8 1000 	str.w	r1, [r8]
 8008fc2:	e794      	b.n	8008eee <_strtol_l.constprop.0+0x1a>
 8008fc4:	0800aec7 	.word	0x0800aec7

08008fc8 <_strtol_r>:
 8008fc8:	f7ff bf84 	b.w	8008ed4 <_strtol_l.constprop.0>

08008fcc <__ssputs_r>:
 8008fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd0:	461f      	mov	r7, r3
 8008fd2:	688e      	ldr	r6, [r1, #8]
 8008fd4:	4682      	mov	sl, r0
 8008fd6:	42be      	cmp	r6, r7
 8008fd8:	460c      	mov	r4, r1
 8008fda:	4690      	mov	r8, r2
 8008fdc:	680b      	ldr	r3, [r1, #0]
 8008fde:	d82d      	bhi.n	800903c <__ssputs_r+0x70>
 8008fe0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008fe4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008fe8:	d026      	beq.n	8009038 <__ssputs_r+0x6c>
 8008fea:	6965      	ldr	r5, [r4, #20]
 8008fec:	6909      	ldr	r1, [r1, #16]
 8008fee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ff2:	eba3 0901 	sub.w	r9, r3, r1
 8008ff6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ffa:	1c7b      	adds	r3, r7, #1
 8008ffc:	444b      	add	r3, r9
 8008ffe:	106d      	asrs	r5, r5, #1
 8009000:	429d      	cmp	r5, r3
 8009002:	bf38      	it	cc
 8009004:	461d      	movcc	r5, r3
 8009006:	0553      	lsls	r3, r2, #21
 8009008:	d527      	bpl.n	800905a <__ssputs_r+0x8e>
 800900a:	4629      	mov	r1, r5
 800900c:	f7fe fc2e 	bl	800786c <_malloc_r>
 8009010:	4606      	mov	r6, r0
 8009012:	b360      	cbz	r0, 800906e <__ssputs_r+0xa2>
 8009014:	464a      	mov	r2, r9
 8009016:	6921      	ldr	r1, [r4, #16]
 8009018:	f000 fa14 	bl	8009444 <memcpy>
 800901c:	89a3      	ldrh	r3, [r4, #12]
 800901e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009026:	81a3      	strh	r3, [r4, #12]
 8009028:	6126      	str	r6, [r4, #16]
 800902a:	444e      	add	r6, r9
 800902c:	6026      	str	r6, [r4, #0]
 800902e:	463e      	mov	r6, r7
 8009030:	6165      	str	r5, [r4, #20]
 8009032:	eba5 0509 	sub.w	r5, r5, r9
 8009036:	60a5      	str	r5, [r4, #8]
 8009038:	42be      	cmp	r6, r7
 800903a:	d900      	bls.n	800903e <__ssputs_r+0x72>
 800903c:	463e      	mov	r6, r7
 800903e:	4632      	mov	r2, r6
 8009040:	4641      	mov	r1, r8
 8009042:	6820      	ldr	r0, [r4, #0]
 8009044:	f000 f9c2 	bl	80093cc <memmove>
 8009048:	2000      	movs	r0, #0
 800904a:	68a3      	ldr	r3, [r4, #8]
 800904c:	1b9b      	subs	r3, r3, r6
 800904e:	60a3      	str	r3, [r4, #8]
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	4433      	add	r3, r6
 8009054:	6023      	str	r3, [r4, #0]
 8009056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800905a:	462a      	mov	r2, r5
 800905c:	f000 fd83 	bl	8009b66 <_realloc_r>
 8009060:	4606      	mov	r6, r0
 8009062:	2800      	cmp	r0, #0
 8009064:	d1e0      	bne.n	8009028 <__ssputs_r+0x5c>
 8009066:	4650      	mov	r0, sl
 8009068:	6921      	ldr	r1, [r4, #16]
 800906a:	f7fe fb8d 	bl	8007788 <_free_r>
 800906e:	230c      	movs	r3, #12
 8009070:	f8ca 3000 	str.w	r3, [sl]
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800907a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800907e:	81a3      	strh	r3, [r4, #12]
 8009080:	e7e9      	b.n	8009056 <__ssputs_r+0x8a>
	...

08009084 <_svfiprintf_r>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	4698      	mov	r8, r3
 800908a:	898b      	ldrh	r3, [r1, #12]
 800908c:	4607      	mov	r7, r0
 800908e:	061b      	lsls	r3, r3, #24
 8009090:	460d      	mov	r5, r1
 8009092:	4614      	mov	r4, r2
 8009094:	b09d      	sub	sp, #116	@ 0x74
 8009096:	d510      	bpl.n	80090ba <_svfiprintf_r+0x36>
 8009098:	690b      	ldr	r3, [r1, #16]
 800909a:	b973      	cbnz	r3, 80090ba <_svfiprintf_r+0x36>
 800909c:	2140      	movs	r1, #64	@ 0x40
 800909e:	f7fe fbe5 	bl	800786c <_malloc_r>
 80090a2:	6028      	str	r0, [r5, #0]
 80090a4:	6128      	str	r0, [r5, #16]
 80090a6:	b930      	cbnz	r0, 80090b6 <_svfiprintf_r+0x32>
 80090a8:	230c      	movs	r3, #12
 80090aa:	603b      	str	r3, [r7, #0]
 80090ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090b0:	b01d      	add	sp, #116	@ 0x74
 80090b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b6:	2340      	movs	r3, #64	@ 0x40
 80090b8:	616b      	str	r3, [r5, #20]
 80090ba:	2300      	movs	r3, #0
 80090bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090be:	2320      	movs	r3, #32
 80090c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090c4:	2330      	movs	r3, #48	@ 0x30
 80090c6:	f04f 0901 	mov.w	r9, #1
 80090ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80090ce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009268 <_svfiprintf_r+0x1e4>
 80090d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090d6:	4623      	mov	r3, r4
 80090d8:	469a      	mov	sl, r3
 80090da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090de:	b10a      	cbz	r2, 80090e4 <_svfiprintf_r+0x60>
 80090e0:	2a25      	cmp	r2, #37	@ 0x25
 80090e2:	d1f9      	bne.n	80090d8 <_svfiprintf_r+0x54>
 80090e4:	ebba 0b04 	subs.w	fp, sl, r4
 80090e8:	d00b      	beq.n	8009102 <_svfiprintf_r+0x7e>
 80090ea:	465b      	mov	r3, fp
 80090ec:	4622      	mov	r2, r4
 80090ee:	4629      	mov	r1, r5
 80090f0:	4638      	mov	r0, r7
 80090f2:	f7ff ff6b 	bl	8008fcc <__ssputs_r>
 80090f6:	3001      	adds	r0, #1
 80090f8:	f000 80a7 	beq.w	800924a <_svfiprintf_r+0x1c6>
 80090fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090fe:	445a      	add	r2, fp
 8009100:	9209      	str	r2, [sp, #36]	@ 0x24
 8009102:	f89a 3000 	ldrb.w	r3, [sl]
 8009106:	2b00      	cmp	r3, #0
 8009108:	f000 809f 	beq.w	800924a <_svfiprintf_r+0x1c6>
 800910c:	2300      	movs	r3, #0
 800910e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009112:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009116:	f10a 0a01 	add.w	sl, sl, #1
 800911a:	9304      	str	r3, [sp, #16]
 800911c:	9307      	str	r3, [sp, #28]
 800911e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009122:	931a      	str	r3, [sp, #104]	@ 0x68
 8009124:	4654      	mov	r4, sl
 8009126:	2205      	movs	r2, #5
 8009128:	f814 1b01 	ldrb.w	r1, [r4], #1
 800912c:	484e      	ldr	r0, [pc, #312]	@ (8009268 <_svfiprintf_r+0x1e4>)
 800912e:	f7fd fcc8 	bl	8006ac2 <memchr>
 8009132:	9a04      	ldr	r2, [sp, #16]
 8009134:	b9d8      	cbnz	r0, 800916e <_svfiprintf_r+0xea>
 8009136:	06d0      	lsls	r0, r2, #27
 8009138:	bf44      	itt	mi
 800913a:	2320      	movmi	r3, #32
 800913c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009140:	0711      	lsls	r1, r2, #28
 8009142:	bf44      	itt	mi
 8009144:	232b      	movmi	r3, #43	@ 0x2b
 8009146:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800914a:	f89a 3000 	ldrb.w	r3, [sl]
 800914e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009150:	d015      	beq.n	800917e <_svfiprintf_r+0xfa>
 8009152:	4654      	mov	r4, sl
 8009154:	2000      	movs	r0, #0
 8009156:	f04f 0c0a 	mov.w	ip, #10
 800915a:	9a07      	ldr	r2, [sp, #28]
 800915c:	4621      	mov	r1, r4
 800915e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009162:	3b30      	subs	r3, #48	@ 0x30
 8009164:	2b09      	cmp	r3, #9
 8009166:	d94b      	bls.n	8009200 <_svfiprintf_r+0x17c>
 8009168:	b1b0      	cbz	r0, 8009198 <_svfiprintf_r+0x114>
 800916a:	9207      	str	r2, [sp, #28]
 800916c:	e014      	b.n	8009198 <_svfiprintf_r+0x114>
 800916e:	eba0 0308 	sub.w	r3, r0, r8
 8009172:	fa09 f303 	lsl.w	r3, r9, r3
 8009176:	4313      	orrs	r3, r2
 8009178:	46a2      	mov	sl, r4
 800917a:	9304      	str	r3, [sp, #16]
 800917c:	e7d2      	b.n	8009124 <_svfiprintf_r+0xa0>
 800917e:	9b03      	ldr	r3, [sp, #12]
 8009180:	1d19      	adds	r1, r3, #4
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	9103      	str	r1, [sp, #12]
 8009186:	2b00      	cmp	r3, #0
 8009188:	bfbb      	ittet	lt
 800918a:	425b      	neglt	r3, r3
 800918c:	f042 0202 	orrlt.w	r2, r2, #2
 8009190:	9307      	strge	r3, [sp, #28]
 8009192:	9307      	strlt	r3, [sp, #28]
 8009194:	bfb8      	it	lt
 8009196:	9204      	strlt	r2, [sp, #16]
 8009198:	7823      	ldrb	r3, [r4, #0]
 800919a:	2b2e      	cmp	r3, #46	@ 0x2e
 800919c:	d10a      	bne.n	80091b4 <_svfiprintf_r+0x130>
 800919e:	7863      	ldrb	r3, [r4, #1]
 80091a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80091a2:	d132      	bne.n	800920a <_svfiprintf_r+0x186>
 80091a4:	9b03      	ldr	r3, [sp, #12]
 80091a6:	3402      	adds	r4, #2
 80091a8:	1d1a      	adds	r2, r3, #4
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	9203      	str	r2, [sp, #12]
 80091ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091b2:	9305      	str	r3, [sp, #20]
 80091b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800926c <_svfiprintf_r+0x1e8>
 80091b8:	2203      	movs	r2, #3
 80091ba:	4650      	mov	r0, sl
 80091bc:	7821      	ldrb	r1, [r4, #0]
 80091be:	f7fd fc80 	bl	8006ac2 <memchr>
 80091c2:	b138      	cbz	r0, 80091d4 <_svfiprintf_r+0x150>
 80091c4:	2240      	movs	r2, #64	@ 0x40
 80091c6:	9b04      	ldr	r3, [sp, #16]
 80091c8:	eba0 000a 	sub.w	r0, r0, sl
 80091cc:	4082      	lsls	r2, r0
 80091ce:	4313      	orrs	r3, r2
 80091d0:	3401      	adds	r4, #1
 80091d2:	9304      	str	r3, [sp, #16]
 80091d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d8:	2206      	movs	r2, #6
 80091da:	4825      	ldr	r0, [pc, #148]	@ (8009270 <_svfiprintf_r+0x1ec>)
 80091dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091e0:	f7fd fc6f 	bl	8006ac2 <memchr>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	d036      	beq.n	8009256 <_svfiprintf_r+0x1d2>
 80091e8:	4b22      	ldr	r3, [pc, #136]	@ (8009274 <_svfiprintf_r+0x1f0>)
 80091ea:	bb1b      	cbnz	r3, 8009234 <_svfiprintf_r+0x1b0>
 80091ec:	9b03      	ldr	r3, [sp, #12]
 80091ee:	3307      	adds	r3, #7
 80091f0:	f023 0307 	bic.w	r3, r3, #7
 80091f4:	3308      	adds	r3, #8
 80091f6:	9303      	str	r3, [sp, #12]
 80091f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091fa:	4433      	add	r3, r6
 80091fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80091fe:	e76a      	b.n	80090d6 <_svfiprintf_r+0x52>
 8009200:	460c      	mov	r4, r1
 8009202:	2001      	movs	r0, #1
 8009204:	fb0c 3202 	mla	r2, ip, r2, r3
 8009208:	e7a8      	b.n	800915c <_svfiprintf_r+0xd8>
 800920a:	2300      	movs	r3, #0
 800920c:	f04f 0c0a 	mov.w	ip, #10
 8009210:	4619      	mov	r1, r3
 8009212:	3401      	adds	r4, #1
 8009214:	9305      	str	r3, [sp, #20]
 8009216:	4620      	mov	r0, r4
 8009218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800921c:	3a30      	subs	r2, #48	@ 0x30
 800921e:	2a09      	cmp	r2, #9
 8009220:	d903      	bls.n	800922a <_svfiprintf_r+0x1a6>
 8009222:	2b00      	cmp	r3, #0
 8009224:	d0c6      	beq.n	80091b4 <_svfiprintf_r+0x130>
 8009226:	9105      	str	r1, [sp, #20]
 8009228:	e7c4      	b.n	80091b4 <_svfiprintf_r+0x130>
 800922a:	4604      	mov	r4, r0
 800922c:	2301      	movs	r3, #1
 800922e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009232:	e7f0      	b.n	8009216 <_svfiprintf_r+0x192>
 8009234:	ab03      	add	r3, sp, #12
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	462a      	mov	r2, r5
 800923a:	4638      	mov	r0, r7
 800923c:	4b0e      	ldr	r3, [pc, #56]	@ (8009278 <_svfiprintf_r+0x1f4>)
 800923e:	a904      	add	r1, sp, #16
 8009240:	f7fc fccc 	bl	8005bdc <_printf_float>
 8009244:	1c42      	adds	r2, r0, #1
 8009246:	4606      	mov	r6, r0
 8009248:	d1d6      	bne.n	80091f8 <_svfiprintf_r+0x174>
 800924a:	89ab      	ldrh	r3, [r5, #12]
 800924c:	065b      	lsls	r3, r3, #25
 800924e:	f53f af2d 	bmi.w	80090ac <_svfiprintf_r+0x28>
 8009252:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009254:	e72c      	b.n	80090b0 <_svfiprintf_r+0x2c>
 8009256:	ab03      	add	r3, sp, #12
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	462a      	mov	r2, r5
 800925c:	4638      	mov	r0, r7
 800925e:	4b06      	ldr	r3, [pc, #24]	@ (8009278 <_svfiprintf_r+0x1f4>)
 8009260:	a904      	add	r1, sp, #16
 8009262:	f7fc ff59 	bl	8006118 <_printf_i>
 8009266:	e7ed      	b.n	8009244 <_svfiprintf_r+0x1c0>
 8009268:	0800b240 	.word	0x0800b240
 800926c:	0800b246 	.word	0x0800b246
 8009270:	0800b24a 	.word	0x0800b24a
 8009274:	08005bdd 	.word	0x08005bdd
 8009278:	08008fcd 	.word	0x08008fcd

0800927c <__sflush_r>:
 800927c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009282:	0716      	lsls	r6, r2, #28
 8009284:	4605      	mov	r5, r0
 8009286:	460c      	mov	r4, r1
 8009288:	d454      	bmi.n	8009334 <__sflush_r+0xb8>
 800928a:	684b      	ldr	r3, [r1, #4]
 800928c:	2b00      	cmp	r3, #0
 800928e:	dc02      	bgt.n	8009296 <__sflush_r+0x1a>
 8009290:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009292:	2b00      	cmp	r3, #0
 8009294:	dd48      	ble.n	8009328 <__sflush_r+0xac>
 8009296:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009298:	2e00      	cmp	r6, #0
 800929a:	d045      	beq.n	8009328 <__sflush_r+0xac>
 800929c:	2300      	movs	r3, #0
 800929e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80092a2:	682f      	ldr	r7, [r5, #0]
 80092a4:	6a21      	ldr	r1, [r4, #32]
 80092a6:	602b      	str	r3, [r5, #0]
 80092a8:	d030      	beq.n	800930c <__sflush_r+0x90>
 80092aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	0759      	lsls	r1, r3, #29
 80092b0:	d505      	bpl.n	80092be <__sflush_r+0x42>
 80092b2:	6863      	ldr	r3, [r4, #4]
 80092b4:	1ad2      	subs	r2, r2, r3
 80092b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80092b8:	b10b      	cbz	r3, 80092be <__sflush_r+0x42>
 80092ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80092bc:	1ad2      	subs	r2, r2, r3
 80092be:	2300      	movs	r3, #0
 80092c0:	4628      	mov	r0, r5
 80092c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092c4:	6a21      	ldr	r1, [r4, #32]
 80092c6:	47b0      	blx	r6
 80092c8:	1c43      	adds	r3, r0, #1
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	d106      	bne.n	80092dc <__sflush_r+0x60>
 80092ce:	6829      	ldr	r1, [r5, #0]
 80092d0:	291d      	cmp	r1, #29
 80092d2:	d82b      	bhi.n	800932c <__sflush_r+0xb0>
 80092d4:	4a28      	ldr	r2, [pc, #160]	@ (8009378 <__sflush_r+0xfc>)
 80092d6:	410a      	asrs	r2, r1
 80092d8:	07d6      	lsls	r6, r2, #31
 80092da:	d427      	bmi.n	800932c <__sflush_r+0xb0>
 80092dc:	2200      	movs	r2, #0
 80092de:	6062      	str	r2, [r4, #4]
 80092e0:	6922      	ldr	r2, [r4, #16]
 80092e2:	04d9      	lsls	r1, r3, #19
 80092e4:	6022      	str	r2, [r4, #0]
 80092e6:	d504      	bpl.n	80092f2 <__sflush_r+0x76>
 80092e8:	1c42      	adds	r2, r0, #1
 80092ea:	d101      	bne.n	80092f0 <__sflush_r+0x74>
 80092ec:	682b      	ldr	r3, [r5, #0]
 80092ee:	b903      	cbnz	r3, 80092f2 <__sflush_r+0x76>
 80092f0:	6560      	str	r0, [r4, #84]	@ 0x54
 80092f2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092f4:	602f      	str	r7, [r5, #0]
 80092f6:	b1b9      	cbz	r1, 8009328 <__sflush_r+0xac>
 80092f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092fc:	4299      	cmp	r1, r3
 80092fe:	d002      	beq.n	8009306 <__sflush_r+0x8a>
 8009300:	4628      	mov	r0, r5
 8009302:	f7fe fa41 	bl	8007788 <_free_r>
 8009306:	2300      	movs	r3, #0
 8009308:	6363      	str	r3, [r4, #52]	@ 0x34
 800930a:	e00d      	b.n	8009328 <__sflush_r+0xac>
 800930c:	2301      	movs	r3, #1
 800930e:	4628      	mov	r0, r5
 8009310:	47b0      	blx	r6
 8009312:	4602      	mov	r2, r0
 8009314:	1c50      	adds	r0, r2, #1
 8009316:	d1c9      	bne.n	80092ac <__sflush_r+0x30>
 8009318:	682b      	ldr	r3, [r5, #0]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d0c6      	beq.n	80092ac <__sflush_r+0x30>
 800931e:	2b1d      	cmp	r3, #29
 8009320:	d001      	beq.n	8009326 <__sflush_r+0xaa>
 8009322:	2b16      	cmp	r3, #22
 8009324:	d11d      	bne.n	8009362 <__sflush_r+0xe6>
 8009326:	602f      	str	r7, [r5, #0]
 8009328:	2000      	movs	r0, #0
 800932a:	e021      	b.n	8009370 <__sflush_r+0xf4>
 800932c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009330:	b21b      	sxth	r3, r3
 8009332:	e01a      	b.n	800936a <__sflush_r+0xee>
 8009334:	690f      	ldr	r7, [r1, #16]
 8009336:	2f00      	cmp	r7, #0
 8009338:	d0f6      	beq.n	8009328 <__sflush_r+0xac>
 800933a:	0793      	lsls	r3, r2, #30
 800933c:	bf18      	it	ne
 800933e:	2300      	movne	r3, #0
 8009340:	680e      	ldr	r6, [r1, #0]
 8009342:	bf08      	it	eq
 8009344:	694b      	ldreq	r3, [r1, #20]
 8009346:	1bf6      	subs	r6, r6, r7
 8009348:	600f      	str	r7, [r1, #0]
 800934a:	608b      	str	r3, [r1, #8]
 800934c:	2e00      	cmp	r6, #0
 800934e:	ddeb      	ble.n	8009328 <__sflush_r+0xac>
 8009350:	4633      	mov	r3, r6
 8009352:	463a      	mov	r2, r7
 8009354:	4628      	mov	r0, r5
 8009356:	6a21      	ldr	r1, [r4, #32]
 8009358:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800935c:	47e0      	blx	ip
 800935e:	2800      	cmp	r0, #0
 8009360:	dc07      	bgt.n	8009372 <__sflush_r+0xf6>
 8009362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009366:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800936a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800936e:	81a3      	strh	r3, [r4, #12]
 8009370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009372:	4407      	add	r7, r0
 8009374:	1a36      	subs	r6, r6, r0
 8009376:	e7e9      	b.n	800934c <__sflush_r+0xd0>
 8009378:	dfbffffe 	.word	0xdfbffffe

0800937c <_fflush_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	690b      	ldr	r3, [r1, #16]
 8009380:	4605      	mov	r5, r0
 8009382:	460c      	mov	r4, r1
 8009384:	b913      	cbnz	r3, 800938c <_fflush_r+0x10>
 8009386:	2500      	movs	r5, #0
 8009388:	4628      	mov	r0, r5
 800938a:	bd38      	pop	{r3, r4, r5, pc}
 800938c:	b118      	cbz	r0, 8009396 <_fflush_r+0x1a>
 800938e:	6a03      	ldr	r3, [r0, #32]
 8009390:	b90b      	cbnz	r3, 8009396 <_fflush_r+0x1a>
 8009392:	f7fd fa7d 	bl	8006890 <__sinit>
 8009396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d0f3      	beq.n	8009386 <_fflush_r+0xa>
 800939e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80093a0:	07d0      	lsls	r0, r2, #31
 80093a2:	d404      	bmi.n	80093ae <_fflush_r+0x32>
 80093a4:	0599      	lsls	r1, r3, #22
 80093a6:	d402      	bmi.n	80093ae <_fflush_r+0x32>
 80093a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093aa:	f7fd fb88 	bl	8006abe <__retarget_lock_acquire_recursive>
 80093ae:	4628      	mov	r0, r5
 80093b0:	4621      	mov	r1, r4
 80093b2:	f7ff ff63 	bl	800927c <__sflush_r>
 80093b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80093b8:	4605      	mov	r5, r0
 80093ba:	07da      	lsls	r2, r3, #31
 80093bc:	d4e4      	bmi.n	8009388 <_fflush_r+0xc>
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	059b      	lsls	r3, r3, #22
 80093c2:	d4e1      	bmi.n	8009388 <_fflush_r+0xc>
 80093c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093c6:	f7fd fb7b 	bl	8006ac0 <__retarget_lock_release_recursive>
 80093ca:	e7dd      	b.n	8009388 <_fflush_r+0xc>

080093cc <memmove>:
 80093cc:	4288      	cmp	r0, r1
 80093ce:	b510      	push	{r4, lr}
 80093d0:	eb01 0402 	add.w	r4, r1, r2
 80093d4:	d902      	bls.n	80093dc <memmove+0x10>
 80093d6:	4284      	cmp	r4, r0
 80093d8:	4623      	mov	r3, r4
 80093da:	d807      	bhi.n	80093ec <memmove+0x20>
 80093dc:	1e43      	subs	r3, r0, #1
 80093de:	42a1      	cmp	r1, r4
 80093e0:	d008      	beq.n	80093f4 <memmove+0x28>
 80093e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80093ea:	e7f8      	b.n	80093de <memmove+0x12>
 80093ec:	4601      	mov	r1, r0
 80093ee:	4402      	add	r2, r0
 80093f0:	428a      	cmp	r2, r1
 80093f2:	d100      	bne.n	80093f6 <memmove+0x2a>
 80093f4:	bd10      	pop	{r4, pc}
 80093f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80093fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093fe:	e7f7      	b.n	80093f0 <memmove+0x24>

08009400 <strncmp>:
 8009400:	b510      	push	{r4, lr}
 8009402:	b16a      	cbz	r2, 8009420 <strncmp+0x20>
 8009404:	3901      	subs	r1, #1
 8009406:	1884      	adds	r4, r0, r2
 8009408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800940c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009410:	429a      	cmp	r2, r3
 8009412:	d103      	bne.n	800941c <strncmp+0x1c>
 8009414:	42a0      	cmp	r0, r4
 8009416:	d001      	beq.n	800941c <strncmp+0x1c>
 8009418:	2a00      	cmp	r2, #0
 800941a:	d1f5      	bne.n	8009408 <strncmp+0x8>
 800941c:	1ad0      	subs	r0, r2, r3
 800941e:	bd10      	pop	{r4, pc}
 8009420:	4610      	mov	r0, r2
 8009422:	e7fc      	b.n	800941e <strncmp+0x1e>

08009424 <_sbrk_r>:
 8009424:	b538      	push	{r3, r4, r5, lr}
 8009426:	2300      	movs	r3, #0
 8009428:	4d05      	ldr	r5, [pc, #20]	@ (8009440 <_sbrk_r+0x1c>)
 800942a:	4604      	mov	r4, r0
 800942c:	4608      	mov	r0, r1
 800942e:	602b      	str	r3, [r5, #0]
 8009430:	f7f9 f9a2 	bl	8002778 <_sbrk>
 8009434:	1c43      	adds	r3, r0, #1
 8009436:	d102      	bne.n	800943e <_sbrk_r+0x1a>
 8009438:	682b      	ldr	r3, [r5, #0]
 800943a:	b103      	cbz	r3, 800943e <_sbrk_r+0x1a>
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	bd38      	pop	{r3, r4, r5, pc}
 8009440:	20000a14 	.word	0x20000a14

08009444 <memcpy>:
 8009444:	440a      	add	r2, r1
 8009446:	4291      	cmp	r1, r2
 8009448:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800944c:	d100      	bne.n	8009450 <memcpy+0xc>
 800944e:	4770      	bx	lr
 8009450:	b510      	push	{r4, lr}
 8009452:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009456:	4291      	cmp	r1, r2
 8009458:	f803 4f01 	strb.w	r4, [r3, #1]!
 800945c:	d1f9      	bne.n	8009452 <memcpy+0xe>
 800945e:	bd10      	pop	{r4, pc}

08009460 <nan>:
 8009460:	2000      	movs	r0, #0
 8009462:	4901      	ldr	r1, [pc, #4]	@ (8009468 <nan+0x8>)
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop
 8009468:	7ff80000 	.word	0x7ff80000

0800946c <__assert_func>:
 800946c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800946e:	4614      	mov	r4, r2
 8009470:	461a      	mov	r2, r3
 8009472:	4b09      	ldr	r3, [pc, #36]	@ (8009498 <__assert_func+0x2c>)
 8009474:	4605      	mov	r5, r0
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	68d8      	ldr	r0, [r3, #12]
 800947a:	b954      	cbnz	r4, 8009492 <__assert_func+0x26>
 800947c:	4b07      	ldr	r3, [pc, #28]	@ (800949c <__assert_func+0x30>)
 800947e:	461c      	mov	r4, r3
 8009480:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009484:	9100      	str	r1, [sp, #0]
 8009486:	462b      	mov	r3, r5
 8009488:	4905      	ldr	r1, [pc, #20]	@ (80094a0 <__assert_func+0x34>)
 800948a:	f000 fba7 	bl	8009bdc <fiprintf>
 800948e:	f000 fbb7 	bl	8009c00 <abort>
 8009492:	4b04      	ldr	r3, [pc, #16]	@ (80094a4 <__assert_func+0x38>)
 8009494:	e7f4      	b.n	8009480 <__assert_func+0x14>
 8009496:	bf00      	nop
 8009498:	200000a8 	.word	0x200000a8
 800949c:	0800b294 	.word	0x0800b294
 80094a0:	0800b266 	.word	0x0800b266
 80094a4:	0800b259 	.word	0x0800b259

080094a8 <_calloc_r>:
 80094a8:	b570      	push	{r4, r5, r6, lr}
 80094aa:	fba1 5402 	umull	r5, r4, r1, r2
 80094ae:	b93c      	cbnz	r4, 80094c0 <_calloc_r+0x18>
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7fe f9db 	bl	800786c <_malloc_r>
 80094b6:	4606      	mov	r6, r0
 80094b8:	b928      	cbnz	r0, 80094c6 <_calloc_r+0x1e>
 80094ba:	2600      	movs	r6, #0
 80094bc:	4630      	mov	r0, r6
 80094be:	bd70      	pop	{r4, r5, r6, pc}
 80094c0:	220c      	movs	r2, #12
 80094c2:	6002      	str	r2, [r0, #0]
 80094c4:	e7f9      	b.n	80094ba <_calloc_r+0x12>
 80094c6:	462a      	mov	r2, r5
 80094c8:	4621      	mov	r1, r4
 80094ca:	f7fd fa7a 	bl	80069c2 <memset>
 80094ce:	e7f5      	b.n	80094bc <_calloc_r+0x14>

080094d0 <rshift>:
 80094d0:	6903      	ldr	r3, [r0, #16]
 80094d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80094d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80094da:	f100 0414 	add.w	r4, r0, #20
 80094de:	ea4f 1261 	mov.w	r2, r1, asr #5
 80094e2:	dd46      	ble.n	8009572 <rshift+0xa2>
 80094e4:	f011 011f 	ands.w	r1, r1, #31
 80094e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80094ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80094f0:	d10c      	bne.n	800950c <rshift+0x3c>
 80094f2:	4629      	mov	r1, r5
 80094f4:	f100 0710 	add.w	r7, r0, #16
 80094f8:	42b1      	cmp	r1, r6
 80094fa:	d335      	bcc.n	8009568 <rshift+0x98>
 80094fc:	1a9b      	subs	r3, r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	1eea      	subs	r2, r5, #3
 8009502:	4296      	cmp	r6, r2
 8009504:	bf38      	it	cc
 8009506:	2300      	movcc	r3, #0
 8009508:	4423      	add	r3, r4
 800950a:	e015      	b.n	8009538 <rshift+0x68>
 800950c:	46a1      	mov	r9, r4
 800950e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009512:	f1c1 0820 	rsb	r8, r1, #32
 8009516:	40cf      	lsrs	r7, r1
 8009518:	f105 0e04 	add.w	lr, r5, #4
 800951c:	4576      	cmp	r6, lr
 800951e:	46f4      	mov	ip, lr
 8009520:	d816      	bhi.n	8009550 <rshift+0x80>
 8009522:	1a9a      	subs	r2, r3, r2
 8009524:	0092      	lsls	r2, r2, #2
 8009526:	3a04      	subs	r2, #4
 8009528:	3501      	adds	r5, #1
 800952a:	42ae      	cmp	r6, r5
 800952c:	bf38      	it	cc
 800952e:	2200      	movcc	r2, #0
 8009530:	18a3      	adds	r3, r4, r2
 8009532:	50a7      	str	r7, [r4, r2]
 8009534:	b107      	cbz	r7, 8009538 <rshift+0x68>
 8009536:	3304      	adds	r3, #4
 8009538:	42a3      	cmp	r3, r4
 800953a:	eba3 0204 	sub.w	r2, r3, r4
 800953e:	bf08      	it	eq
 8009540:	2300      	moveq	r3, #0
 8009542:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009546:	6102      	str	r2, [r0, #16]
 8009548:	bf08      	it	eq
 800954a:	6143      	streq	r3, [r0, #20]
 800954c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009550:	f8dc c000 	ldr.w	ip, [ip]
 8009554:	fa0c fc08 	lsl.w	ip, ip, r8
 8009558:	ea4c 0707 	orr.w	r7, ip, r7
 800955c:	f849 7b04 	str.w	r7, [r9], #4
 8009560:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009564:	40cf      	lsrs	r7, r1
 8009566:	e7d9      	b.n	800951c <rshift+0x4c>
 8009568:	f851 cb04 	ldr.w	ip, [r1], #4
 800956c:	f847 cf04 	str.w	ip, [r7, #4]!
 8009570:	e7c2      	b.n	80094f8 <rshift+0x28>
 8009572:	4623      	mov	r3, r4
 8009574:	e7e0      	b.n	8009538 <rshift+0x68>

08009576 <__hexdig_fun>:
 8009576:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800957a:	2b09      	cmp	r3, #9
 800957c:	d802      	bhi.n	8009584 <__hexdig_fun+0xe>
 800957e:	3820      	subs	r0, #32
 8009580:	b2c0      	uxtb	r0, r0
 8009582:	4770      	bx	lr
 8009584:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009588:	2b05      	cmp	r3, #5
 800958a:	d801      	bhi.n	8009590 <__hexdig_fun+0x1a>
 800958c:	3847      	subs	r0, #71	@ 0x47
 800958e:	e7f7      	b.n	8009580 <__hexdig_fun+0xa>
 8009590:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009594:	2b05      	cmp	r3, #5
 8009596:	d801      	bhi.n	800959c <__hexdig_fun+0x26>
 8009598:	3827      	subs	r0, #39	@ 0x27
 800959a:	e7f1      	b.n	8009580 <__hexdig_fun+0xa>
 800959c:	2000      	movs	r0, #0
 800959e:	4770      	bx	lr

080095a0 <__gethex>:
 80095a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	468a      	mov	sl, r1
 80095a6:	4690      	mov	r8, r2
 80095a8:	b085      	sub	sp, #20
 80095aa:	9302      	str	r3, [sp, #8]
 80095ac:	680b      	ldr	r3, [r1, #0]
 80095ae:	9001      	str	r0, [sp, #4]
 80095b0:	1c9c      	adds	r4, r3, #2
 80095b2:	46a1      	mov	r9, r4
 80095b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80095b8:	2830      	cmp	r0, #48	@ 0x30
 80095ba:	d0fa      	beq.n	80095b2 <__gethex+0x12>
 80095bc:	eba9 0303 	sub.w	r3, r9, r3
 80095c0:	f1a3 0b02 	sub.w	fp, r3, #2
 80095c4:	f7ff ffd7 	bl	8009576 <__hexdig_fun>
 80095c8:	4605      	mov	r5, r0
 80095ca:	2800      	cmp	r0, #0
 80095cc:	d168      	bne.n	80096a0 <__gethex+0x100>
 80095ce:	2201      	movs	r2, #1
 80095d0:	4648      	mov	r0, r9
 80095d2:	499f      	ldr	r1, [pc, #636]	@ (8009850 <__gethex+0x2b0>)
 80095d4:	f7ff ff14 	bl	8009400 <strncmp>
 80095d8:	4607      	mov	r7, r0
 80095da:	2800      	cmp	r0, #0
 80095dc:	d167      	bne.n	80096ae <__gethex+0x10e>
 80095de:	f899 0001 	ldrb.w	r0, [r9, #1]
 80095e2:	4626      	mov	r6, r4
 80095e4:	f7ff ffc7 	bl	8009576 <__hexdig_fun>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	d062      	beq.n	80096b2 <__gethex+0x112>
 80095ec:	4623      	mov	r3, r4
 80095ee:	7818      	ldrb	r0, [r3, #0]
 80095f0:	4699      	mov	r9, r3
 80095f2:	2830      	cmp	r0, #48	@ 0x30
 80095f4:	f103 0301 	add.w	r3, r3, #1
 80095f8:	d0f9      	beq.n	80095ee <__gethex+0x4e>
 80095fa:	f7ff ffbc 	bl	8009576 <__hexdig_fun>
 80095fe:	fab0 f580 	clz	r5, r0
 8009602:	f04f 0b01 	mov.w	fp, #1
 8009606:	096d      	lsrs	r5, r5, #5
 8009608:	464a      	mov	r2, r9
 800960a:	4616      	mov	r6, r2
 800960c:	7830      	ldrb	r0, [r6, #0]
 800960e:	3201      	adds	r2, #1
 8009610:	f7ff ffb1 	bl	8009576 <__hexdig_fun>
 8009614:	2800      	cmp	r0, #0
 8009616:	d1f8      	bne.n	800960a <__gethex+0x6a>
 8009618:	2201      	movs	r2, #1
 800961a:	4630      	mov	r0, r6
 800961c:	498c      	ldr	r1, [pc, #560]	@ (8009850 <__gethex+0x2b0>)
 800961e:	f7ff feef 	bl	8009400 <strncmp>
 8009622:	2800      	cmp	r0, #0
 8009624:	d13f      	bne.n	80096a6 <__gethex+0x106>
 8009626:	b944      	cbnz	r4, 800963a <__gethex+0x9a>
 8009628:	1c74      	adds	r4, r6, #1
 800962a:	4622      	mov	r2, r4
 800962c:	4616      	mov	r6, r2
 800962e:	7830      	ldrb	r0, [r6, #0]
 8009630:	3201      	adds	r2, #1
 8009632:	f7ff ffa0 	bl	8009576 <__hexdig_fun>
 8009636:	2800      	cmp	r0, #0
 8009638:	d1f8      	bne.n	800962c <__gethex+0x8c>
 800963a:	1ba4      	subs	r4, r4, r6
 800963c:	00a7      	lsls	r7, r4, #2
 800963e:	7833      	ldrb	r3, [r6, #0]
 8009640:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009644:	2b50      	cmp	r3, #80	@ 0x50
 8009646:	d13e      	bne.n	80096c6 <__gethex+0x126>
 8009648:	7873      	ldrb	r3, [r6, #1]
 800964a:	2b2b      	cmp	r3, #43	@ 0x2b
 800964c:	d033      	beq.n	80096b6 <__gethex+0x116>
 800964e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009650:	d034      	beq.n	80096bc <__gethex+0x11c>
 8009652:	2400      	movs	r4, #0
 8009654:	1c71      	adds	r1, r6, #1
 8009656:	7808      	ldrb	r0, [r1, #0]
 8009658:	f7ff ff8d 	bl	8009576 <__hexdig_fun>
 800965c:	1e43      	subs	r3, r0, #1
 800965e:	b2db      	uxtb	r3, r3
 8009660:	2b18      	cmp	r3, #24
 8009662:	d830      	bhi.n	80096c6 <__gethex+0x126>
 8009664:	f1a0 0210 	sub.w	r2, r0, #16
 8009668:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800966c:	f7ff ff83 	bl	8009576 <__hexdig_fun>
 8009670:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8009674:	fa5f fc8c 	uxtb.w	ip, ip
 8009678:	f1bc 0f18 	cmp.w	ip, #24
 800967c:	f04f 030a 	mov.w	r3, #10
 8009680:	d91e      	bls.n	80096c0 <__gethex+0x120>
 8009682:	b104      	cbz	r4, 8009686 <__gethex+0xe6>
 8009684:	4252      	negs	r2, r2
 8009686:	4417      	add	r7, r2
 8009688:	f8ca 1000 	str.w	r1, [sl]
 800968c:	b1ed      	cbz	r5, 80096ca <__gethex+0x12a>
 800968e:	f1bb 0f00 	cmp.w	fp, #0
 8009692:	bf0c      	ite	eq
 8009694:	2506      	moveq	r5, #6
 8009696:	2500      	movne	r5, #0
 8009698:	4628      	mov	r0, r5
 800969a:	b005      	add	sp, #20
 800969c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a0:	2500      	movs	r5, #0
 80096a2:	462c      	mov	r4, r5
 80096a4:	e7b0      	b.n	8009608 <__gethex+0x68>
 80096a6:	2c00      	cmp	r4, #0
 80096a8:	d1c7      	bne.n	800963a <__gethex+0x9a>
 80096aa:	4627      	mov	r7, r4
 80096ac:	e7c7      	b.n	800963e <__gethex+0x9e>
 80096ae:	464e      	mov	r6, r9
 80096b0:	462f      	mov	r7, r5
 80096b2:	2501      	movs	r5, #1
 80096b4:	e7c3      	b.n	800963e <__gethex+0x9e>
 80096b6:	2400      	movs	r4, #0
 80096b8:	1cb1      	adds	r1, r6, #2
 80096ba:	e7cc      	b.n	8009656 <__gethex+0xb6>
 80096bc:	2401      	movs	r4, #1
 80096be:	e7fb      	b.n	80096b8 <__gethex+0x118>
 80096c0:	fb03 0002 	mla	r0, r3, r2, r0
 80096c4:	e7ce      	b.n	8009664 <__gethex+0xc4>
 80096c6:	4631      	mov	r1, r6
 80096c8:	e7de      	b.n	8009688 <__gethex+0xe8>
 80096ca:	4629      	mov	r1, r5
 80096cc:	eba6 0309 	sub.w	r3, r6, r9
 80096d0:	3b01      	subs	r3, #1
 80096d2:	2b07      	cmp	r3, #7
 80096d4:	dc0a      	bgt.n	80096ec <__gethex+0x14c>
 80096d6:	9801      	ldr	r0, [sp, #4]
 80096d8:	f7fe f954 	bl	8007984 <_Balloc>
 80096dc:	4604      	mov	r4, r0
 80096de:	b940      	cbnz	r0, 80096f2 <__gethex+0x152>
 80096e0:	4602      	mov	r2, r0
 80096e2:	21e4      	movs	r1, #228	@ 0xe4
 80096e4:	4b5b      	ldr	r3, [pc, #364]	@ (8009854 <__gethex+0x2b4>)
 80096e6:	485c      	ldr	r0, [pc, #368]	@ (8009858 <__gethex+0x2b8>)
 80096e8:	f7ff fec0 	bl	800946c <__assert_func>
 80096ec:	3101      	adds	r1, #1
 80096ee:	105b      	asrs	r3, r3, #1
 80096f0:	e7ef      	b.n	80096d2 <__gethex+0x132>
 80096f2:	2300      	movs	r3, #0
 80096f4:	f100 0a14 	add.w	sl, r0, #20
 80096f8:	4655      	mov	r5, sl
 80096fa:	469b      	mov	fp, r3
 80096fc:	45b1      	cmp	r9, r6
 80096fe:	d337      	bcc.n	8009770 <__gethex+0x1d0>
 8009700:	f845 bb04 	str.w	fp, [r5], #4
 8009704:	eba5 050a 	sub.w	r5, r5, sl
 8009708:	10ad      	asrs	r5, r5, #2
 800970a:	6125      	str	r5, [r4, #16]
 800970c:	4658      	mov	r0, fp
 800970e:	f7fe fa2b 	bl	8007b68 <__hi0bits>
 8009712:	016d      	lsls	r5, r5, #5
 8009714:	f8d8 6000 	ldr.w	r6, [r8]
 8009718:	1a2d      	subs	r5, r5, r0
 800971a:	42b5      	cmp	r5, r6
 800971c:	dd54      	ble.n	80097c8 <__gethex+0x228>
 800971e:	1bad      	subs	r5, r5, r6
 8009720:	4629      	mov	r1, r5
 8009722:	4620      	mov	r0, r4
 8009724:	f7fe fdb3 	bl	800828e <__any_on>
 8009728:	4681      	mov	r9, r0
 800972a:	b178      	cbz	r0, 800974c <__gethex+0x1ac>
 800972c:	f04f 0901 	mov.w	r9, #1
 8009730:	1e6b      	subs	r3, r5, #1
 8009732:	1159      	asrs	r1, r3, #5
 8009734:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009738:	f003 021f 	and.w	r2, r3, #31
 800973c:	fa09 f202 	lsl.w	r2, r9, r2
 8009740:	420a      	tst	r2, r1
 8009742:	d003      	beq.n	800974c <__gethex+0x1ac>
 8009744:	454b      	cmp	r3, r9
 8009746:	dc36      	bgt.n	80097b6 <__gethex+0x216>
 8009748:	f04f 0902 	mov.w	r9, #2
 800974c:	4629      	mov	r1, r5
 800974e:	4620      	mov	r0, r4
 8009750:	f7ff febe 	bl	80094d0 <rshift>
 8009754:	442f      	add	r7, r5
 8009756:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800975a:	42bb      	cmp	r3, r7
 800975c:	da42      	bge.n	80097e4 <__gethex+0x244>
 800975e:	4621      	mov	r1, r4
 8009760:	9801      	ldr	r0, [sp, #4]
 8009762:	f7fe f94f 	bl	8007a04 <_Bfree>
 8009766:	2300      	movs	r3, #0
 8009768:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800976a:	25a3      	movs	r5, #163	@ 0xa3
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	e793      	b.n	8009698 <__gethex+0xf8>
 8009770:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009774:	2a2e      	cmp	r2, #46	@ 0x2e
 8009776:	d012      	beq.n	800979e <__gethex+0x1fe>
 8009778:	2b20      	cmp	r3, #32
 800977a:	d104      	bne.n	8009786 <__gethex+0x1e6>
 800977c:	f845 bb04 	str.w	fp, [r5], #4
 8009780:	f04f 0b00 	mov.w	fp, #0
 8009784:	465b      	mov	r3, fp
 8009786:	7830      	ldrb	r0, [r6, #0]
 8009788:	9303      	str	r3, [sp, #12]
 800978a:	f7ff fef4 	bl	8009576 <__hexdig_fun>
 800978e:	9b03      	ldr	r3, [sp, #12]
 8009790:	f000 000f 	and.w	r0, r0, #15
 8009794:	4098      	lsls	r0, r3
 8009796:	ea4b 0b00 	orr.w	fp, fp, r0
 800979a:	3304      	adds	r3, #4
 800979c:	e7ae      	b.n	80096fc <__gethex+0x15c>
 800979e:	45b1      	cmp	r9, r6
 80097a0:	d8ea      	bhi.n	8009778 <__gethex+0x1d8>
 80097a2:	2201      	movs	r2, #1
 80097a4:	4630      	mov	r0, r6
 80097a6:	492a      	ldr	r1, [pc, #168]	@ (8009850 <__gethex+0x2b0>)
 80097a8:	9303      	str	r3, [sp, #12]
 80097aa:	f7ff fe29 	bl	8009400 <strncmp>
 80097ae:	9b03      	ldr	r3, [sp, #12]
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d1e1      	bne.n	8009778 <__gethex+0x1d8>
 80097b4:	e7a2      	b.n	80096fc <__gethex+0x15c>
 80097b6:	4620      	mov	r0, r4
 80097b8:	1ea9      	subs	r1, r5, #2
 80097ba:	f7fe fd68 	bl	800828e <__any_on>
 80097be:	2800      	cmp	r0, #0
 80097c0:	d0c2      	beq.n	8009748 <__gethex+0x1a8>
 80097c2:	f04f 0903 	mov.w	r9, #3
 80097c6:	e7c1      	b.n	800974c <__gethex+0x1ac>
 80097c8:	da09      	bge.n	80097de <__gethex+0x23e>
 80097ca:	1b75      	subs	r5, r6, r5
 80097cc:	4621      	mov	r1, r4
 80097ce:	462a      	mov	r2, r5
 80097d0:	9801      	ldr	r0, [sp, #4]
 80097d2:	f7fe fb2d 	bl	8007e30 <__lshift>
 80097d6:	4604      	mov	r4, r0
 80097d8:	1b7f      	subs	r7, r7, r5
 80097da:	f100 0a14 	add.w	sl, r0, #20
 80097de:	f04f 0900 	mov.w	r9, #0
 80097e2:	e7b8      	b.n	8009756 <__gethex+0x1b6>
 80097e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80097e8:	42bd      	cmp	r5, r7
 80097ea:	dd6f      	ble.n	80098cc <__gethex+0x32c>
 80097ec:	1bed      	subs	r5, r5, r7
 80097ee:	42ae      	cmp	r6, r5
 80097f0:	dc34      	bgt.n	800985c <__gethex+0x2bc>
 80097f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d022      	beq.n	8009840 <__gethex+0x2a0>
 80097fa:	2b03      	cmp	r3, #3
 80097fc:	d024      	beq.n	8009848 <__gethex+0x2a8>
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d115      	bne.n	800982e <__gethex+0x28e>
 8009802:	42ae      	cmp	r6, r5
 8009804:	d113      	bne.n	800982e <__gethex+0x28e>
 8009806:	2e01      	cmp	r6, #1
 8009808:	d10b      	bne.n	8009822 <__gethex+0x282>
 800980a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800980e:	9a02      	ldr	r2, [sp, #8]
 8009810:	2562      	movs	r5, #98	@ 0x62
 8009812:	6013      	str	r3, [r2, #0]
 8009814:	2301      	movs	r3, #1
 8009816:	6123      	str	r3, [r4, #16]
 8009818:	f8ca 3000 	str.w	r3, [sl]
 800981c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800981e:	601c      	str	r4, [r3, #0]
 8009820:	e73a      	b.n	8009698 <__gethex+0xf8>
 8009822:	4620      	mov	r0, r4
 8009824:	1e71      	subs	r1, r6, #1
 8009826:	f7fe fd32 	bl	800828e <__any_on>
 800982a:	2800      	cmp	r0, #0
 800982c:	d1ed      	bne.n	800980a <__gethex+0x26a>
 800982e:	4621      	mov	r1, r4
 8009830:	9801      	ldr	r0, [sp, #4]
 8009832:	f7fe f8e7 	bl	8007a04 <_Bfree>
 8009836:	2300      	movs	r3, #0
 8009838:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800983a:	2550      	movs	r5, #80	@ 0x50
 800983c:	6013      	str	r3, [r2, #0]
 800983e:	e72b      	b.n	8009698 <__gethex+0xf8>
 8009840:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1f3      	bne.n	800982e <__gethex+0x28e>
 8009846:	e7e0      	b.n	800980a <__gethex+0x26a>
 8009848:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1dd      	bne.n	800980a <__gethex+0x26a>
 800984e:	e7ee      	b.n	800982e <__gethex+0x28e>
 8009850:	0800b1e8 	.word	0x0800b1e8
 8009854:	0800b07c 	.word	0x0800b07c
 8009858:	0800b295 	.word	0x0800b295
 800985c:	1e6f      	subs	r7, r5, #1
 800985e:	f1b9 0f00 	cmp.w	r9, #0
 8009862:	d130      	bne.n	80098c6 <__gethex+0x326>
 8009864:	b127      	cbz	r7, 8009870 <__gethex+0x2d0>
 8009866:	4639      	mov	r1, r7
 8009868:	4620      	mov	r0, r4
 800986a:	f7fe fd10 	bl	800828e <__any_on>
 800986e:	4681      	mov	r9, r0
 8009870:	2301      	movs	r3, #1
 8009872:	4629      	mov	r1, r5
 8009874:	1b76      	subs	r6, r6, r5
 8009876:	2502      	movs	r5, #2
 8009878:	117a      	asrs	r2, r7, #5
 800987a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800987e:	f007 071f 	and.w	r7, r7, #31
 8009882:	40bb      	lsls	r3, r7
 8009884:	4213      	tst	r3, r2
 8009886:	4620      	mov	r0, r4
 8009888:	bf18      	it	ne
 800988a:	f049 0902 	orrne.w	r9, r9, #2
 800988e:	f7ff fe1f 	bl	80094d0 <rshift>
 8009892:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009896:	f1b9 0f00 	cmp.w	r9, #0
 800989a:	d047      	beq.n	800992c <__gethex+0x38c>
 800989c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d015      	beq.n	80098d0 <__gethex+0x330>
 80098a4:	2b03      	cmp	r3, #3
 80098a6:	d017      	beq.n	80098d8 <__gethex+0x338>
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d109      	bne.n	80098c0 <__gethex+0x320>
 80098ac:	f019 0f02 	tst.w	r9, #2
 80098b0:	d006      	beq.n	80098c0 <__gethex+0x320>
 80098b2:	f8da 3000 	ldr.w	r3, [sl]
 80098b6:	ea49 0903 	orr.w	r9, r9, r3
 80098ba:	f019 0f01 	tst.w	r9, #1
 80098be:	d10e      	bne.n	80098de <__gethex+0x33e>
 80098c0:	f045 0510 	orr.w	r5, r5, #16
 80098c4:	e032      	b.n	800992c <__gethex+0x38c>
 80098c6:	f04f 0901 	mov.w	r9, #1
 80098ca:	e7d1      	b.n	8009870 <__gethex+0x2d0>
 80098cc:	2501      	movs	r5, #1
 80098ce:	e7e2      	b.n	8009896 <__gethex+0x2f6>
 80098d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098d2:	f1c3 0301 	rsb	r3, r3, #1
 80098d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80098d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0f0      	beq.n	80098c0 <__gethex+0x320>
 80098de:	f04f 0c00 	mov.w	ip, #0
 80098e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80098e6:	f104 0314 	add.w	r3, r4, #20
 80098ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80098ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80098f2:	4618      	mov	r0, r3
 80098f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80098f8:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80098fc:	d01b      	beq.n	8009936 <__gethex+0x396>
 80098fe:	3201      	adds	r2, #1
 8009900:	6002      	str	r2, [r0, #0]
 8009902:	2d02      	cmp	r5, #2
 8009904:	f104 0314 	add.w	r3, r4, #20
 8009908:	d13c      	bne.n	8009984 <__gethex+0x3e4>
 800990a:	f8d8 2000 	ldr.w	r2, [r8]
 800990e:	3a01      	subs	r2, #1
 8009910:	42b2      	cmp	r2, r6
 8009912:	d109      	bne.n	8009928 <__gethex+0x388>
 8009914:	2201      	movs	r2, #1
 8009916:	1171      	asrs	r1, r6, #5
 8009918:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800991c:	f006 061f 	and.w	r6, r6, #31
 8009920:	fa02 f606 	lsl.w	r6, r2, r6
 8009924:	421e      	tst	r6, r3
 8009926:	d13a      	bne.n	800999e <__gethex+0x3fe>
 8009928:	f045 0520 	orr.w	r5, r5, #32
 800992c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800992e:	601c      	str	r4, [r3, #0]
 8009930:	9b02      	ldr	r3, [sp, #8]
 8009932:	601f      	str	r7, [r3, #0]
 8009934:	e6b0      	b.n	8009698 <__gethex+0xf8>
 8009936:	4299      	cmp	r1, r3
 8009938:	f843 cc04 	str.w	ip, [r3, #-4]
 800993c:	d8d9      	bhi.n	80098f2 <__gethex+0x352>
 800993e:	68a3      	ldr	r3, [r4, #8]
 8009940:	459b      	cmp	fp, r3
 8009942:	db17      	blt.n	8009974 <__gethex+0x3d4>
 8009944:	6861      	ldr	r1, [r4, #4]
 8009946:	9801      	ldr	r0, [sp, #4]
 8009948:	3101      	adds	r1, #1
 800994a:	f7fe f81b 	bl	8007984 <_Balloc>
 800994e:	4681      	mov	r9, r0
 8009950:	b918      	cbnz	r0, 800995a <__gethex+0x3ba>
 8009952:	4602      	mov	r2, r0
 8009954:	2184      	movs	r1, #132	@ 0x84
 8009956:	4b19      	ldr	r3, [pc, #100]	@ (80099bc <__gethex+0x41c>)
 8009958:	e6c5      	b.n	80096e6 <__gethex+0x146>
 800995a:	6922      	ldr	r2, [r4, #16]
 800995c:	f104 010c 	add.w	r1, r4, #12
 8009960:	3202      	adds	r2, #2
 8009962:	0092      	lsls	r2, r2, #2
 8009964:	300c      	adds	r0, #12
 8009966:	f7ff fd6d 	bl	8009444 <memcpy>
 800996a:	4621      	mov	r1, r4
 800996c:	9801      	ldr	r0, [sp, #4]
 800996e:	f7fe f849 	bl	8007a04 <_Bfree>
 8009972:	464c      	mov	r4, r9
 8009974:	6923      	ldr	r3, [r4, #16]
 8009976:	1c5a      	adds	r2, r3, #1
 8009978:	6122      	str	r2, [r4, #16]
 800997a:	2201      	movs	r2, #1
 800997c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009980:	615a      	str	r2, [r3, #20]
 8009982:	e7be      	b.n	8009902 <__gethex+0x362>
 8009984:	6922      	ldr	r2, [r4, #16]
 8009986:	455a      	cmp	r2, fp
 8009988:	dd0b      	ble.n	80099a2 <__gethex+0x402>
 800998a:	2101      	movs	r1, #1
 800998c:	4620      	mov	r0, r4
 800998e:	f7ff fd9f 	bl	80094d0 <rshift>
 8009992:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009996:	3701      	adds	r7, #1
 8009998:	42bb      	cmp	r3, r7
 800999a:	f6ff aee0 	blt.w	800975e <__gethex+0x1be>
 800999e:	2501      	movs	r5, #1
 80099a0:	e7c2      	b.n	8009928 <__gethex+0x388>
 80099a2:	f016 061f 	ands.w	r6, r6, #31
 80099a6:	d0fa      	beq.n	800999e <__gethex+0x3fe>
 80099a8:	4453      	add	r3, sl
 80099aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80099ae:	f7fe f8db 	bl	8007b68 <__hi0bits>
 80099b2:	f1c6 0620 	rsb	r6, r6, #32
 80099b6:	42b0      	cmp	r0, r6
 80099b8:	dbe7      	blt.n	800998a <__gethex+0x3ea>
 80099ba:	e7f0      	b.n	800999e <__gethex+0x3fe>
 80099bc:	0800b07c 	.word	0x0800b07c

080099c0 <L_shift>:
 80099c0:	f1c2 0208 	rsb	r2, r2, #8
 80099c4:	0092      	lsls	r2, r2, #2
 80099c6:	b570      	push	{r4, r5, r6, lr}
 80099c8:	f1c2 0620 	rsb	r6, r2, #32
 80099cc:	6843      	ldr	r3, [r0, #4]
 80099ce:	6804      	ldr	r4, [r0, #0]
 80099d0:	fa03 f506 	lsl.w	r5, r3, r6
 80099d4:	432c      	orrs	r4, r5
 80099d6:	40d3      	lsrs	r3, r2
 80099d8:	6004      	str	r4, [r0, #0]
 80099da:	f840 3f04 	str.w	r3, [r0, #4]!
 80099de:	4288      	cmp	r0, r1
 80099e0:	d3f4      	bcc.n	80099cc <L_shift+0xc>
 80099e2:	bd70      	pop	{r4, r5, r6, pc}

080099e4 <__match>:
 80099e4:	b530      	push	{r4, r5, lr}
 80099e6:	6803      	ldr	r3, [r0, #0]
 80099e8:	3301      	adds	r3, #1
 80099ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099ee:	b914      	cbnz	r4, 80099f6 <__match+0x12>
 80099f0:	6003      	str	r3, [r0, #0]
 80099f2:	2001      	movs	r0, #1
 80099f4:	bd30      	pop	{r4, r5, pc}
 80099f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099fa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80099fe:	2d19      	cmp	r5, #25
 8009a00:	bf98      	it	ls
 8009a02:	3220      	addls	r2, #32
 8009a04:	42a2      	cmp	r2, r4
 8009a06:	d0f0      	beq.n	80099ea <__match+0x6>
 8009a08:	2000      	movs	r0, #0
 8009a0a:	e7f3      	b.n	80099f4 <__match+0x10>

08009a0c <__hexnan>:
 8009a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a10:	2500      	movs	r5, #0
 8009a12:	680b      	ldr	r3, [r1, #0]
 8009a14:	4682      	mov	sl, r0
 8009a16:	115e      	asrs	r6, r3, #5
 8009a18:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009a1c:	f013 031f 	ands.w	r3, r3, #31
 8009a20:	bf18      	it	ne
 8009a22:	3604      	addne	r6, #4
 8009a24:	1f37      	subs	r7, r6, #4
 8009a26:	4690      	mov	r8, r2
 8009a28:	46b9      	mov	r9, r7
 8009a2a:	463c      	mov	r4, r7
 8009a2c:	46ab      	mov	fp, r5
 8009a2e:	b087      	sub	sp, #28
 8009a30:	6801      	ldr	r1, [r0, #0]
 8009a32:	9301      	str	r3, [sp, #4]
 8009a34:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a38:	9502      	str	r5, [sp, #8]
 8009a3a:	784a      	ldrb	r2, [r1, #1]
 8009a3c:	1c4b      	adds	r3, r1, #1
 8009a3e:	9303      	str	r3, [sp, #12]
 8009a40:	b342      	cbz	r2, 8009a94 <__hexnan+0x88>
 8009a42:	4610      	mov	r0, r2
 8009a44:	9105      	str	r1, [sp, #20]
 8009a46:	9204      	str	r2, [sp, #16]
 8009a48:	f7ff fd95 	bl	8009576 <__hexdig_fun>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	d151      	bne.n	8009af4 <__hexnan+0xe8>
 8009a50:	9a04      	ldr	r2, [sp, #16]
 8009a52:	9905      	ldr	r1, [sp, #20]
 8009a54:	2a20      	cmp	r2, #32
 8009a56:	d818      	bhi.n	8009a8a <__hexnan+0x7e>
 8009a58:	9b02      	ldr	r3, [sp, #8]
 8009a5a:	459b      	cmp	fp, r3
 8009a5c:	dd13      	ble.n	8009a86 <__hexnan+0x7a>
 8009a5e:	454c      	cmp	r4, r9
 8009a60:	d206      	bcs.n	8009a70 <__hexnan+0x64>
 8009a62:	2d07      	cmp	r5, #7
 8009a64:	dc04      	bgt.n	8009a70 <__hexnan+0x64>
 8009a66:	462a      	mov	r2, r5
 8009a68:	4649      	mov	r1, r9
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	f7ff ffa8 	bl	80099c0 <L_shift>
 8009a70:	4544      	cmp	r4, r8
 8009a72:	d952      	bls.n	8009b1a <__hexnan+0x10e>
 8009a74:	2300      	movs	r3, #0
 8009a76:	f1a4 0904 	sub.w	r9, r4, #4
 8009a7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a7e:	461d      	mov	r5, r3
 8009a80:	464c      	mov	r4, r9
 8009a82:	f8cd b008 	str.w	fp, [sp, #8]
 8009a86:	9903      	ldr	r1, [sp, #12]
 8009a88:	e7d7      	b.n	8009a3a <__hexnan+0x2e>
 8009a8a:	2a29      	cmp	r2, #41	@ 0x29
 8009a8c:	d157      	bne.n	8009b3e <__hexnan+0x132>
 8009a8e:	3102      	adds	r1, #2
 8009a90:	f8ca 1000 	str.w	r1, [sl]
 8009a94:	f1bb 0f00 	cmp.w	fp, #0
 8009a98:	d051      	beq.n	8009b3e <__hexnan+0x132>
 8009a9a:	454c      	cmp	r4, r9
 8009a9c:	d206      	bcs.n	8009aac <__hexnan+0xa0>
 8009a9e:	2d07      	cmp	r5, #7
 8009aa0:	dc04      	bgt.n	8009aac <__hexnan+0xa0>
 8009aa2:	462a      	mov	r2, r5
 8009aa4:	4649      	mov	r1, r9
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f7ff ff8a 	bl	80099c0 <L_shift>
 8009aac:	4544      	cmp	r4, r8
 8009aae:	d936      	bls.n	8009b1e <__hexnan+0x112>
 8009ab0:	4623      	mov	r3, r4
 8009ab2:	f1a8 0204 	sub.w	r2, r8, #4
 8009ab6:	f853 1b04 	ldr.w	r1, [r3], #4
 8009aba:	429f      	cmp	r7, r3
 8009abc:	f842 1f04 	str.w	r1, [r2, #4]!
 8009ac0:	d2f9      	bcs.n	8009ab6 <__hexnan+0xaa>
 8009ac2:	1b3b      	subs	r3, r7, r4
 8009ac4:	f023 0303 	bic.w	r3, r3, #3
 8009ac8:	3304      	adds	r3, #4
 8009aca:	3401      	adds	r4, #1
 8009acc:	3e03      	subs	r6, #3
 8009ace:	42b4      	cmp	r4, r6
 8009ad0:	bf88      	it	hi
 8009ad2:	2304      	movhi	r3, #4
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	4443      	add	r3, r8
 8009ad8:	f843 2b04 	str.w	r2, [r3], #4
 8009adc:	429f      	cmp	r7, r3
 8009ade:	d2fb      	bcs.n	8009ad8 <__hexnan+0xcc>
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	b91b      	cbnz	r3, 8009aec <__hexnan+0xe0>
 8009ae4:	4547      	cmp	r7, r8
 8009ae6:	d128      	bne.n	8009b3a <__hexnan+0x12e>
 8009ae8:	2301      	movs	r3, #1
 8009aea:	603b      	str	r3, [r7, #0]
 8009aec:	2005      	movs	r0, #5
 8009aee:	b007      	add	sp, #28
 8009af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af4:	3501      	adds	r5, #1
 8009af6:	2d08      	cmp	r5, #8
 8009af8:	f10b 0b01 	add.w	fp, fp, #1
 8009afc:	dd06      	ble.n	8009b0c <__hexnan+0x100>
 8009afe:	4544      	cmp	r4, r8
 8009b00:	d9c1      	bls.n	8009a86 <__hexnan+0x7a>
 8009b02:	2300      	movs	r3, #0
 8009b04:	2501      	movs	r5, #1
 8009b06:	f844 3c04 	str.w	r3, [r4, #-4]
 8009b0a:	3c04      	subs	r4, #4
 8009b0c:	6822      	ldr	r2, [r4, #0]
 8009b0e:	f000 000f 	and.w	r0, r0, #15
 8009b12:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009b16:	6020      	str	r0, [r4, #0]
 8009b18:	e7b5      	b.n	8009a86 <__hexnan+0x7a>
 8009b1a:	2508      	movs	r5, #8
 8009b1c:	e7b3      	b.n	8009a86 <__hexnan+0x7a>
 8009b1e:	9b01      	ldr	r3, [sp, #4]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d0dd      	beq.n	8009ae0 <__hexnan+0xd4>
 8009b24:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b28:	f1c3 0320 	rsb	r3, r3, #32
 8009b2c:	40da      	lsrs	r2, r3
 8009b2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009b32:	4013      	ands	r3, r2
 8009b34:	f846 3c04 	str.w	r3, [r6, #-4]
 8009b38:	e7d2      	b.n	8009ae0 <__hexnan+0xd4>
 8009b3a:	3f04      	subs	r7, #4
 8009b3c:	e7d0      	b.n	8009ae0 <__hexnan+0xd4>
 8009b3e:	2004      	movs	r0, #4
 8009b40:	e7d5      	b.n	8009aee <__hexnan+0xe2>

08009b42 <__ascii_mbtowc>:
 8009b42:	b082      	sub	sp, #8
 8009b44:	b901      	cbnz	r1, 8009b48 <__ascii_mbtowc+0x6>
 8009b46:	a901      	add	r1, sp, #4
 8009b48:	b142      	cbz	r2, 8009b5c <__ascii_mbtowc+0x1a>
 8009b4a:	b14b      	cbz	r3, 8009b60 <__ascii_mbtowc+0x1e>
 8009b4c:	7813      	ldrb	r3, [r2, #0]
 8009b4e:	600b      	str	r3, [r1, #0]
 8009b50:	7812      	ldrb	r2, [r2, #0]
 8009b52:	1e10      	subs	r0, r2, #0
 8009b54:	bf18      	it	ne
 8009b56:	2001      	movne	r0, #1
 8009b58:	b002      	add	sp, #8
 8009b5a:	4770      	bx	lr
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	e7fb      	b.n	8009b58 <__ascii_mbtowc+0x16>
 8009b60:	f06f 0001 	mvn.w	r0, #1
 8009b64:	e7f8      	b.n	8009b58 <__ascii_mbtowc+0x16>

08009b66 <_realloc_r>:
 8009b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4615      	mov	r5, r2
 8009b6e:	460c      	mov	r4, r1
 8009b70:	b921      	cbnz	r1, 8009b7c <_realloc_r+0x16>
 8009b72:	4611      	mov	r1, r2
 8009b74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b78:	f7fd be78 	b.w	800786c <_malloc_r>
 8009b7c:	b92a      	cbnz	r2, 8009b8a <_realloc_r+0x24>
 8009b7e:	f7fd fe03 	bl	8007788 <_free_r>
 8009b82:	2400      	movs	r4, #0
 8009b84:	4620      	mov	r0, r4
 8009b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b8a:	f000 f840 	bl	8009c0e <_malloc_usable_size_r>
 8009b8e:	4285      	cmp	r5, r0
 8009b90:	4606      	mov	r6, r0
 8009b92:	d802      	bhi.n	8009b9a <_realloc_r+0x34>
 8009b94:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b98:	d8f4      	bhi.n	8009b84 <_realloc_r+0x1e>
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	4640      	mov	r0, r8
 8009b9e:	f7fd fe65 	bl	800786c <_malloc_r>
 8009ba2:	4607      	mov	r7, r0
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d0ec      	beq.n	8009b82 <_realloc_r+0x1c>
 8009ba8:	42b5      	cmp	r5, r6
 8009baa:	462a      	mov	r2, r5
 8009bac:	4621      	mov	r1, r4
 8009bae:	bf28      	it	cs
 8009bb0:	4632      	movcs	r2, r6
 8009bb2:	f7ff fc47 	bl	8009444 <memcpy>
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	4640      	mov	r0, r8
 8009bba:	f7fd fde5 	bl	8007788 <_free_r>
 8009bbe:	463c      	mov	r4, r7
 8009bc0:	e7e0      	b.n	8009b84 <_realloc_r+0x1e>

08009bc2 <__ascii_wctomb>:
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	4608      	mov	r0, r1
 8009bc6:	b141      	cbz	r1, 8009bda <__ascii_wctomb+0x18>
 8009bc8:	2aff      	cmp	r2, #255	@ 0xff
 8009bca:	d904      	bls.n	8009bd6 <__ascii_wctomb+0x14>
 8009bcc:	228a      	movs	r2, #138	@ 0x8a
 8009bce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bd2:	601a      	str	r2, [r3, #0]
 8009bd4:	4770      	bx	lr
 8009bd6:	2001      	movs	r0, #1
 8009bd8:	700a      	strb	r2, [r1, #0]
 8009bda:	4770      	bx	lr

08009bdc <fiprintf>:
 8009bdc:	b40e      	push	{r1, r2, r3}
 8009bde:	b503      	push	{r0, r1, lr}
 8009be0:	4601      	mov	r1, r0
 8009be2:	ab03      	add	r3, sp, #12
 8009be4:	4805      	ldr	r0, [pc, #20]	@ (8009bfc <fiprintf+0x20>)
 8009be6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bea:	6800      	ldr	r0, [r0, #0]
 8009bec:	9301      	str	r3, [sp, #4]
 8009bee:	f000 f83d 	bl	8009c6c <_vfiprintf_r>
 8009bf2:	b002      	add	sp, #8
 8009bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bf8:	b003      	add	sp, #12
 8009bfa:	4770      	bx	lr
 8009bfc:	200000a8 	.word	0x200000a8

08009c00 <abort>:
 8009c00:	2006      	movs	r0, #6
 8009c02:	b508      	push	{r3, lr}
 8009c04:	f000 fa06 	bl	800a014 <raise>
 8009c08:	2001      	movs	r0, #1
 8009c0a:	f7f8 fd40 	bl	800268e <_exit>

08009c0e <_malloc_usable_size_r>:
 8009c0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c12:	1f18      	subs	r0, r3, #4
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	bfbc      	itt	lt
 8009c18:	580b      	ldrlt	r3, [r1, r0]
 8009c1a:	18c0      	addlt	r0, r0, r3
 8009c1c:	4770      	bx	lr

08009c1e <__sfputc_r>:
 8009c1e:	6893      	ldr	r3, [r2, #8]
 8009c20:	b410      	push	{r4}
 8009c22:	3b01      	subs	r3, #1
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	6093      	str	r3, [r2, #8]
 8009c28:	da07      	bge.n	8009c3a <__sfputc_r+0x1c>
 8009c2a:	6994      	ldr	r4, [r2, #24]
 8009c2c:	42a3      	cmp	r3, r4
 8009c2e:	db01      	blt.n	8009c34 <__sfputc_r+0x16>
 8009c30:	290a      	cmp	r1, #10
 8009c32:	d102      	bne.n	8009c3a <__sfputc_r+0x1c>
 8009c34:	bc10      	pop	{r4}
 8009c36:	f000 b931 	b.w	8009e9c <__swbuf_r>
 8009c3a:	6813      	ldr	r3, [r2, #0]
 8009c3c:	1c58      	adds	r0, r3, #1
 8009c3e:	6010      	str	r0, [r2, #0]
 8009c40:	7019      	strb	r1, [r3, #0]
 8009c42:	4608      	mov	r0, r1
 8009c44:	bc10      	pop	{r4}
 8009c46:	4770      	bx	lr

08009c48 <__sfputs_r>:
 8009c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c4a:	4606      	mov	r6, r0
 8009c4c:	460f      	mov	r7, r1
 8009c4e:	4614      	mov	r4, r2
 8009c50:	18d5      	adds	r5, r2, r3
 8009c52:	42ac      	cmp	r4, r5
 8009c54:	d101      	bne.n	8009c5a <__sfputs_r+0x12>
 8009c56:	2000      	movs	r0, #0
 8009c58:	e007      	b.n	8009c6a <__sfputs_r+0x22>
 8009c5a:	463a      	mov	r2, r7
 8009c5c:	4630      	mov	r0, r6
 8009c5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c62:	f7ff ffdc 	bl	8009c1e <__sfputc_r>
 8009c66:	1c43      	adds	r3, r0, #1
 8009c68:	d1f3      	bne.n	8009c52 <__sfputs_r+0xa>
 8009c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c6c <_vfiprintf_r>:
 8009c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c70:	460d      	mov	r5, r1
 8009c72:	4614      	mov	r4, r2
 8009c74:	4698      	mov	r8, r3
 8009c76:	4606      	mov	r6, r0
 8009c78:	b09d      	sub	sp, #116	@ 0x74
 8009c7a:	b118      	cbz	r0, 8009c84 <_vfiprintf_r+0x18>
 8009c7c:	6a03      	ldr	r3, [r0, #32]
 8009c7e:	b90b      	cbnz	r3, 8009c84 <_vfiprintf_r+0x18>
 8009c80:	f7fc fe06 	bl	8006890 <__sinit>
 8009c84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c86:	07d9      	lsls	r1, r3, #31
 8009c88:	d405      	bmi.n	8009c96 <_vfiprintf_r+0x2a>
 8009c8a:	89ab      	ldrh	r3, [r5, #12]
 8009c8c:	059a      	lsls	r2, r3, #22
 8009c8e:	d402      	bmi.n	8009c96 <_vfiprintf_r+0x2a>
 8009c90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c92:	f7fc ff14 	bl	8006abe <__retarget_lock_acquire_recursive>
 8009c96:	89ab      	ldrh	r3, [r5, #12]
 8009c98:	071b      	lsls	r3, r3, #28
 8009c9a:	d501      	bpl.n	8009ca0 <_vfiprintf_r+0x34>
 8009c9c:	692b      	ldr	r3, [r5, #16]
 8009c9e:	b99b      	cbnz	r3, 8009cc8 <_vfiprintf_r+0x5c>
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	f000 f938 	bl	8009f18 <__swsetup_r>
 8009ca8:	b170      	cbz	r0, 8009cc8 <_vfiprintf_r+0x5c>
 8009caa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cac:	07dc      	lsls	r4, r3, #31
 8009cae:	d504      	bpl.n	8009cba <_vfiprintf_r+0x4e>
 8009cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009cb4:	b01d      	add	sp, #116	@ 0x74
 8009cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cba:	89ab      	ldrh	r3, [r5, #12]
 8009cbc:	0598      	lsls	r0, r3, #22
 8009cbe:	d4f7      	bmi.n	8009cb0 <_vfiprintf_r+0x44>
 8009cc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cc2:	f7fc fefd 	bl	8006ac0 <__retarget_lock_release_recursive>
 8009cc6:	e7f3      	b.n	8009cb0 <_vfiprintf_r+0x44>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ccc:	2320      	movs	r3, #32
 8009cce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009cd2:	2330      	movs	r3, #48	@ 0x30
 8009cd4:	f04f 0901 	mov.w	r9, #1
 8009cd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cdc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009e88 <_vfiprintf_r+0x21c>
 8009ce0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ce4:	4623      	mov	r3, r4
 8009ce6:	469a      	mov	sl, r3
 8009ce8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cec:	b10a      	cbz	r2, 8009cf2 <_vfiprintf_r+0x86>
 8009cee:	2a25      	cmp	r2, #37	@ 0x25
 8009cf0:	d1f9      	bne.n	8009ce6 <_vfiprintf_r+0x7a>
 8009cf2:	ebba 0b04 	subs.w	fp, sl, r4
 8009cf6:	d00b      	beq.n	8009d10 <_vfiprintf_r+0xa4>
 8009cf8:	465b      	mov	r3, fp
 8009cfa:	4622      	mov	r2, r4
 8009cfc:	4629      	mov	r1, r5
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f7ff ffa2 	bl	8009c48 <__sfputs_r>
 8009d04:	3001      	adds	r0, #1
 8009d06:	f000 80a7 	beq.w	8009e58 <_vfiprintf_r+0x1ec>
 8009d0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d0c:	445a      	add	r2, fp
 8009d0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d10:	f89a 3000 	ldrb.w	r3, [sl]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 809f 	beq.w	8009e58 <_vfiprintf_r+0x1ec>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009d20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d24:	f10a 0a01 	add.w	sl, sl, #1
 8009d28:	9304      	str	r3, [sp, #16]
 8009d2a:	9307      	str	r3, [sp, #28]
 8009d2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d30:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d32:	4654      	mov	r4, sl
 8009d34:	2205      	movs	r2, #5
 8009d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d3a:	4853      	ldr	r0, [pc, #332]	@ (8009e88 <_vfiprintf_r+0x21c>)
 8009d3c:	f7fc fec1 	bl	8006ac2 <memchr>
 8009d40:	9a04      	ldr	r2, [sp, #16]
 8009d42:	b9d8      	cbnz	r0, 8009d7c <_vfiprintf_r+0x110>
 8009d44:	06d1      	lsls	r1, r2, #27
 8009d46:	bf44      	itt	mi
 8009d48:	2320      	movmi	r3, #32
 8009d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d4e:	0713      	lsls	r3, r2, #28
 8009d50:	bf44      	itt	mi
 8009d52:	232b      	movmi	r3, #43	@ 0x2b
 8009d54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d58:	f89a 3000 	ldrb.w	r3, [sl]
 8009d5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d5e:	d015      	beq.n	8009d8c <_vfiprintf_r+0x120>
 8009d60:	4654      	mov	r4, sl
 8009d62:	2000      	movs	r0, #0
 8009d64:	f04f 0c0a 	mov.w	ip, #10
 8009d68:	9a07      	ldr	r2, [sp, #28]
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d70:	3b30      	subs	r3, #48	@ 0x30
 8009d72:	2b09      	cmp	r3, #9
 8009d74:	d94b      	bls.n	8009e0e <_vfiprintf_r+0x1a2>
 8009d76:	b1b0      	cbz	r0, 8009da6 <_vfiprintf_r+0x13a>
 8009d78:	9207      	str	r2, [sp, #28]
 8009d7a:	e014      	b.n	8009da6 <_vfiprintf_r+0x13a>
 8009d7c:	eba0 0308 	sub.w	r3, r0, r8
 8009d80:	fa09 f303 	lsl.w	r3, r9, r3
 8009d84:	4313      	orrs	r3, r2
 8009d86:	46a2      	mov	sl, r4
 8009d88:	9304      	str	r3, [sp, #16]
 8009d8a:	e7d2      	b.n	8009d32 <_vfiprintf_r+0xc6>
 8009d8c:	9b03      	ldr	r3, [sp, #12]
 8009d8e:	1d19      	adds	r1, r3, #4
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	9103      	str	r1, [sp, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	bfbb      	ittet	lt
 8009d98:	425b      	neglt	r3, r3
 8009d9a:	f042 0202 	orrlt.w	r2, r2, #2
 8009d9e:	9307      	strge	r3, [sp, #28]
 8009da0:	9307      	strlt	r3, [sp, #28]
 8009da2:	bfb8      	it	lt
 8009da4:	9204      	strlt	r2, [sp, #16]
 8009da6:	7823      	ldrb	r3, [r4, #0]
 8009da8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009daa:	d10a      	bne.n	8009dc2 <_vfiprintf_r+0x156>
 8009dac:	7863      	ldrb	r3, [r4, #1]
 8009dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8009db0:	d132      	bne.n	8009e18 <_vfiprintf_r+0x1ac>
 8009db2:	9b03      	ldr	r3, [sp, #12]
 8009db4:	3402      	adds	r4, #2
 8009db6:	1d1a      	adds	r2, r3, #4
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	9203      	str	r2, [sp, #12]
 8009dbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dc0:	9305      	str	r3, [sp, #20]
 8009dc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009e8c <_vfiprintf_r+0x220>
 8009dc6:	2203      	movs	r2, #3
 8009dc8:	4650      	mov	r0, sl
 8009dca:	7821      	ldrb	r1, [r4, #0]
 8009dcc:	f7fc fe79 	bl	8006ac2 <memchr>
 8009dd0:	b138      	cbz	r0, 8009de2 <_vfiprintf_r+0x176>
 8009dd2:	2240      	movs	r2, #64	@ 0x40
 8009dd4:	9b04      	ldr	r3, [sp, #16]
 8009dd6:	eba0 000a 	sub.w	r0, r0, sl
 8009dda:	4082      	lsls	r2, r0
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	3401      	adds	r4, #1
 8009de0:	9304      	str	r3, [sp, #16]
 8009de2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de6:	2206      	movs	r2, #6
 8009de8:	4829      	ldr	r0, [pc, #164]	@ (8009e90 <_vfiprintf_r+0x224>)
 8009dea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dee:	f7fc fe68 	bl	8006ac2 <memchr>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d03f      	beq.n	8009e76 <_vfiprintf_r+0x20a>
 8009df6:	4b27      	ldr	r3, [pc, #156]	@ (8009e94 <_vfiprintf_r+0x228>)
 8009df8:	bb1b      	cbnz	r3, 8009e42 <_vfiprintf_r+0x1d6>
 8009dfa:	9b03      	ldr	r3, [sp, #12]
 8009dfc:	3307      	adds	r3, #7
 8009dfe:	f023 0307 	bic.w	r3, r3, #7
 8009e02:	3308      	adds	r3, #8
 8009e04:	9303      	str	r3, [sp, #12]
 8009e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e08:	443b      	add	r3, r7
 8009e0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e0c:	e76a      	b.n	8009ce4 <_vfiprintf_r+0x78>
 8009e0e:	460c      	mov	r4, r1
 8009e10:	2001      	movs	r0, #1
 8009e12:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e16:	e7a8      	b.n	8009d6a <_vfiprintf_r+0xfe>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f04f 0c0a 	mov.w	ip, #10
 8009e1e:	4619      	mov	r1, r3
 8009e20:	3401      	adds	r4, #1
 8009e22:	9305      	str	r3, [sp, #20]
 8009e24:	4620      	mov	r0, r4
 8009e26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2a:	3a30      	subs	r2, #48	@ 0x30
 8009e2c:	2a09      	cmp	r2, #9
 8009e2e:	d903      	bls.n	8009e38 <_vfiprintf_r+0x1cc>
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d0c6      	beq.n	8009dc2 <_vfiprintf_r+0x156>
 8009e34:	9105      	str	r1, [sp, #20]
 8009e36:	e7c4      	b.n	8009dc2 <_vfiprintf_r+0x156>
 8009e38:	4604      	mov	r4, r0
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e40:	e7f0      	b.n	8009e24 <_vfiprintf_r+0x1b8>
 8009e42:	ab03      	add	r3, sp, #12
 8009e44:	9300      	str	r3, [sp, #0]
 8009e46:	462a      	mov	r2, r5
 8009e48:	4630      	mov	r0, r6
 8009e4a:	4b13      	ldr	r3, [pc, #76]	@ (8009e98 <_vfiprintf_r+0x22c>)
 8009e4c:	a904      	add	r1, sp, #16
 8009e4e:	f7fb fec5 	bl	8005bdc <_printf_float>
 8009e52:	4607      	mov	r7, r0
 8009e54:	1c78      	adds	r0, r7, #1
 8009e56:	d1d6      	bne.n	8009e06 <_vfiprintf_r+0x19a>
 8009e58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e5a:	07d9      	lsls	r1, r3, #31
 8009e5c:	d405      	bmi.n	8009e6a <_vfiprintf_r+0x1fe>
 8009e5e:	89ab      	ldrh	r3, [r5, #12]
 8009e60:	059a      	lsls	r2, r3, #22
 8009e62:	d402      	bmi.n	8009e6a <_vfiprintf_r+0x1fe>
 8009e64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e66:	f7fc fe2b 	bl	8006ac0 <__retarget_lock_release_recursive>
 8009e6a:	89ab      	ldrh	r3, [r5, #12]
 8009e6c:	065b      	lsls	r3, r3, #25
 8009e6e:	f53f af1f 	bmi.w	8009cb0 <_vfiprintf_r+0x44>
 8009e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e74:	e71e      	b.n	8009cb4 <_vfiprintf_r+0x48>
 8009e76:	ab03      	add	r3, sp, #12
 8009e78:	9300      	str	r3, [sp, #0]
 8009e7a:	462a      	mov	r2, r5
 8009e7c:	4630      	mov	r0, r6
 8009e7e:	4b06      	ldr	r3, [pc, #24]	@ (8009e98 <_vfiprintf_r+0x22c>)
 8009e80:	a904      	add	r1, sp, #16
 8009e82:	f7fc f949 	bl	8006118 <_printf_i>
 8009e86:	e7e4      	b.n	8009e52 <_vfiprintf_r+0x1e6>
 8009e88:	0800b240 	.word	0x0800b240
 8009e8c:	0800b246 	.word	0x0800b246
 8009e90:	0800b24a 	.word	0x0800b24a
 8009e94:	08005bdd 	.word	0x08005bdd
 8009e98:	08009c49 	.word	0x08009c49

08009e9c <__swbuf_r>:
 8009e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e9e:	460e      	mov	r6, r1
 8009ea0:	4614      	mov	r4, r2
 8009ea2:	4605      	mov	r5, r0
 8009ea4:	b118      	cbz	r0, 8009eae <__swbuf_r+0x12>
 8009ea6:	6a03      	ldr	r3, [r0, #32]
 8009ea8:	b90b      	cbnz	r3, 8009eae <__swbuf_r+0x12>
 8009eaa:	f7fc fcf1 	bl	8006890 <__sinit>
 8009eae:	69a3      	ldr	r3, [r4, #24]
 8009eb0:	60a3      	str	r3, [r4, #8]
 8009eb2:	89a3      	ldrh	r3, [r4, #12]
 8009eb4:	071a      	lsls	r2, r3, #28
 8009eb6:	d501      	bpl.n	8009ebc <__swbuf_r+0x20>
 8009eb8:	6923      	ldr	r3, [r4, #16]
 8009eba:	b943      	cbnz	r3, 8009ece <__swbuf_r+0x32>
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	f000 f82a 	bl	8009f18 <__swsetup_r>
 8009ec4:	b118      	cbz	r0, 8009ece <__swbuf_r+0x32>
 8009ec6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009eca:	4638      	mov	r0, r7
 8009ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	6922      	ldr	r2, [r4, #16]
 8009ed2:	b2f6      	uxtb	r6, r6
 8009ed4:	1a98      	subs	r0, r3, r2
 8009ed6:	6963      	ldr	r3, [r4, #20]
 8009ed8:	4637      	mov	r7, r6
 8009eda:	4283      	cmp	r3, r0
 8009edc:	dc05      	bgt.n	8009eea <__swbuf_r+0x4e>
 8009ede:	4621      	mov	r1, r4
 8009ee0:	4628      	mov	r0, r5
 8009ee2:	f7ff fa4b 	bl	800937c <_fflush_r>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	d1ed      	bne.n	8009ec6 <__swbuf_r+0x2a>
 8009eea:	68a3      	ldr	r3, [r4, #8]
 8009eec:	3b01      	subs	r3, #1
 8009eee:	60a3      	str	r3, [r4, #8]
 8009ef0:	6823      	ldr	r3, [r4, #0]
 8009ef2:	1c5a      	adds	r2, r3, #1
 8009ef4:	6022      	str	r2, [r4, #0]
 8009ef6:	701e      	strb	r6, [r3, #0]
 8009ef8:	6962      	ldr	r2, [r4, #20]
 8009efa:	1c43      	adds	r3, r0, #1
 8009efc:	429a      	cmp	r2, r3
 8009efe:	d004      	beq.n	8009f0a <__swbuf_r+0x6e>
 8009f00:	89a3      	ldrh	r3, [r4, #12]
 8009f02:	07db      	lsls	r3, r3, #31
 8009f04:	d5e1      	bpl.n	8009eca <__swbuf_r+0x2e>
 8009f06:	2e0a      	cmp	r6, #10
 8009f08:	d1df      	bne.n	8009eca <__swbuf_r+0x2e>
 8009f0a:	4621      	mov	r1, r4
 8009f0c:	4628      	mov	r0, r5
 8009f0e:	f7ff fa35 	bl	800937c <_fflush_r>
 8009f12:	2800      	cmp	r0, #0
 8009f14:	d0d9      	beq.n	8009eca <__swbuf_r+0x2e>
 8009f16:	e7d6      	b.n	8009ec6 <__swbuf_r+0x2a>

08009f18 <__swsetup_r>:
 8009f18:	b538      	push	{r3, r4, r5, lr}
 8009f1a:	4b29      	ldr	r3, [pc, #164]	@ (8009fc0 <__swsetup_r+0xa8>)
 8009f1c:	4605      	mov	r5, r0
 8009f1e:	6818      	ldr	r0, [r3, #0]
 8009f20:	460c      	mov	r4, r1
 8009f22:	b118      	cbz	r0, 8009f2c <__swsetup_r+0x14>
 8009f24:	6a03      	ldr	r3, [r0, #32]
 8009f26:	b90b      	cbnz	r3, 8009f2c <__swsetup_r+0x14>
 8009f28:	f7fc fcb2 	bl	8006890 <__sinit>
 8009f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f30:	0719      	lsls	r1, r3, #28
 8009f32:	d422      	bmi.n	8009f7a <__swsetup_r+0x62>
 8009f34:	06da      	lsls	r2, r3, #27
 8009f36:	d407      	bmi.n	8009f48 <__swsetup_r+0x30>
 8009f38:	2209      	movs	r2, #9
 8009f3a:	602a      	str	r2, [r5, #0]
 8009f3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f44:	81a3      	strh	r3, [r4, #12]
 8009f46:	e033      	b.n	8009fb0 <__swsetup_r+0x98>
 8009f48:	0758      	lsls	r0, r3, #29
 8009f4a:	d512      	bpl.n	8009f72 <__swsetup_r+0x5a>
 8009f4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f4e:	b141      	cbz	r1, 8009f62 <__swsetup_r+0x4a>
 8009f50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f54:	4299      	cmp	r1, r3
 8009f56:	d002      	beq.n	8009f5e <__swsetup_r+0x46>
 8009f58:	4628      	mov	r0, r5
 8009f5a:	f7fd fc15 	bl	8007788 <_free_r>
 8009f5e:	2300      	movs	r3, #0
 8009f60:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f68:	81a3      	strh	r3, [r4, #12]
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	6063      	str	r3, [r4, #4]
 8009f6e:	6923      	ldr	r3, [r4, #16]
 8009f70:	6023      	str	r3, [r4, #0]
 8009f72:	89a3      	ldrh	r3, [r4, #12]
 8009f74:	f043 0308 	orr.w	r3, r3, #8
 8009f78:	81a3      	strh	r3, [r4, #12]
 8009f7a:	6923      	ldr	r3, [r4, #16]
 8009f7c:	b94b      	cbnz	r3, 8009f92 <__swsetup_r+0x7a>
 8009f7e:	89a3      	ldrh	r3, [r4, #12]
 8009f80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f88:	d003      	beq.n	8009f92 <__swsetup_r+0x7a>
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	f000 f882 	bl	800a096 <__smakebuf_r>
 8009f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f96:	f013 0201 	ands.w	r2, r3, #1
 8009f9a:	d00a      	beq.n	8009fb2 <__swsetup_r+0x9a>
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	60a2      	str	r2, [r4, #8]
 8009fa0:	6962      	ldr	r2, [r4, #20]
 8009fa2:	4252      	negs	r2, r2
 8009fa4:	61a2      	str	r2, [r4, #24]
 8009fa6:	6922      	ldr	r2, [r4, #16]
 8009fa8:	b942      	cbnz	r2, 8009fbc <__swsetup_r+0xa4>
 8009faa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009fae:	d1c5      	bne.n	8009f3c <__swsetup_r+0x24>
 8009fb0:	bd38      	pop	{r3, r4, r5, pc}
 8009fb2:	0799      	lsls	r1, r3, #30
 8009fb4:	bf58      	it	pl
 8009fb6:	6962      	ldrpl	r2, [r4, #20]
 8009fb8:	60a2      	str	r2, [r4, #8]
 8009fba:	e7f4      	b.n	8009fa6 <__swsetup_r+0x8e>
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	e7f7      	b.n	8009fb0 <__swsetup_r+0x98>
 8009fc0:	200000a8 	.word	0x200000a8

08009fc4 <_raise_r>:
 8009fc4:	291f      	cmp	r1, #31
 8009fc6:	b538      	push	{r3, r4, r5, lr}
 8009fc8:	4605      	mov	r5, r0
 8009fca:	460c      	mov	r4, r1
 8009fcc:	d904      	bls.n	8009fd8 <_raise_r+0x14>
 8009fce:	2316      	movs	r3, #22
 8009fd0:	6003      	str	r3, [r0, #0]
 8009fd2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fd6:	bd38      	pop	{r3, r4, r5, pc}
 8009fd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009fda:	b112      	cbz	r2, 8009fe2 <_raise_r+0x1e>
 8009fdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fe0:	b94b      	cbnz	r3, 8009ff6 <_raise_r+0x32>
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	f000 f830 	bl	800a048 <_getpid_r>
 8009fe8:	4622      	mov	r2, r4
 8009fea:	4601      	mov	r1, r0
 8009fec:	4628      	mov	r0, r5
 8009fee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ff2:	f000 b817 	b.w	800a024 <_kill_r>
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d00a      	beq.n	800a010 <_raise_r+0x4c>
 8009ffa:	1c59      	adds	r1, r3, #1
 8009ffc:	d103      	bne.n	800a006 <_raise_r+0x42>
 8009ffe:	2316      	movs	r3, #22
 800a000:	6003      	str	r3, [r0, #0]
 800a002:	2001      	movs	r0, #1
 800a004:	e7e7      	b.n	8009fd6 <_raise_r+0x12>
 800a006:	2100      	movs	r1, #0
 800a008:	4620      	mov	r0, r4
 800a00a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a00e:	4798      	blx	r3
 800a010:	2000      	movs	r0, #0
 800a012:	e7e0      	b.n	8009fd6 <_raise_r+0x12>

0800a014 <raise>:
 800a014:	4b02      	ldr	r3, [pc, #8]	@ (800a020 <raise+0xc>)
 800a016:	4601      	mov	r1, r0
 800a018:	6818      	ldr	r0, [r3, #0]
 800a01a:	f7ff bfd3 	b.w	8009fc4 <_raise_r>
 800a01e:	bf00      	nop
 800a020:	200000a8 	.word	0x200000a8

0800a024 <_kill_r>:
 800a024:	b538      	push	{r3, r4, r5, lr}
 800a026:	2300      	movs	r3, #0
 800a028:	4d06      	ldr	r5, [pc, #24]	@ (800a044 <_kill_r+0x20>)
 800a02a:	4604      	mov	r4, r0
 800a02c:	4608      	mov	r0, r1
 800a02e:	4611      	mov	r1, r2
 800a030:	602b      	str	r3, [r5, #0]
 800a032:	f7f8 fb1c 	bl	800266e <_kill>
 800a036:	1c43      	adds	r3, r0, #1
 800a038:	d102      	bne.n	800a040 <_kill_r+0x1c>
 800a03a:	682b      	ldr	r3, [r5, #0]
 800a03c:	b103      	cbz	r3, 800a040 <_kill_r+0x1c>
 800a03e:	6023      	str	r3, [r4, #0]
 800a040:	bd38      	pop	{r3, r4, r5, pc}
 800a042:	bf00      	nop
 800a044:	20000a14 	.word	0x20000a14

0800a048 <_getpid_r>:
 800a048:	f7f8 bb0a 	b.w	8002660 <_getpid>

0800a04c <__swhatbuf_r>:
 800a04c:	b570      	push	{r4, r5, r6, lr}
 800a04e:	460c      	mov	r4, r1
 800a050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a054:	4615      	mov	r5, r2
 800a056:	2900      	cmp	r1, #0
 800a058:	461e      	mov	r6, r3
 800a05a:	b096      	sub	sp, #88	@ 0x58
 800a05c:	da0c      	bge.n	800a078 <__swhatbuf_r+0x2c>
 800a05e:	89a3      	ldrh	r3, [r4, #12]
 800a060:	2100      	movs	r1, #0
 800a062:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a066:	bf14      	ite	ne
 800a068:	2340      	movne	r3, #64	@ 0x40
 800a06a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a06e:	2000      	movs	r0, #0
 800a070:	6031      	str	r1, [r6, #0]
 800a072:	602b      	str	r3, [r5, #0]
 800a074:	b016      	add	sp, #88	@ 0x58
 800a076:	bd70      	pop	{r4, r5, r6, pc}
 800a078:	466a      	mov	r2, sp
 800a07a:	f000 f849 	bl	800a110 <_fstat_r>
 800a07e:	2800      	cmp	r0, #0
 800a080:	dbed      	blt.n	800a05e <__swhatbuf_r+0x12>
 800a082:	9901      	ldr	r1, [sp, #4]
 800a084:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a088:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a08c:	4259      	negs	r1, r3
 800a08e:	4159      	adcs	r1, r3
 800a090:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a094:	e7eb      	b.n	800a06e <__swhatbuf_r+0x22>

0800a096 <__smakebuf_r>:
 800a096:	898b      	ldrh	r3, [r1, #12]
 800a098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a09a:	079d      	lsls	r5, r3, #30
 800a09c:	4606      	mov	r6, r0
 800a09e:	460c      	mov	r4, r1
 800a0a0:	d507      	bpl.n	800a0b2 <__smakebuf_r+0x1c>
 800a0a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	6123      	str	r3, [r4, #16]
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	6163      	str	r3, [r4, #20]
 800a0ae:	b003      	add	sp, #12
 800a0b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0b2:	466a      	mov	r2, sp
 800a0b4:	ab01      	add	r3, sp, #4
 800a0b6:	f7ff ffc9 	bl	800a04c <__swhatbuf_r>
 800a0ba:	9f00      	ldr	r7, [sp, #0]
 800a0bc:	4605      	mov	r5, r0
 800a0be:	4639      	mov	r1, r7
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f7fd fbd3 	bl	800786c <_malloc_r>
 800a0c6:	b948      	cbnz	r0, 800a0dc <__smakebuf_r+0x46>
 800a0c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0cc:	059a      	lsls	r2, r3, #22
 800a0ce:	d4ee      	bmi.n	800a0ae <__smakebuf_r+0x18>
 800a0d0:	f023 0303 	bic.w	r3, r3, #3
 800a0d4:	f043 0302 	orr.w	r3, r3, #2
 800a0d8:	81a3      	strh	r3, [r4, #12]
 800a0da:	e7e2      	b.n	800a0a2 <__smakebuf_r+0xc>
 800a0dc:	89a3      	ldrh	r3, [r4, #12]
 800a0de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a0e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e6:	81a3      	strh	r3, [r4, #12]
 800a0e8:	9b01      	ldr	r3, [sp, #4]
 800a0ea:	6020      	str	r0, [r4, #0]
 800a0ec:	b15b      	cbz	r3, 800a106 <__smakebuf_r+0x70>
 800a0ee:	4630      	mov	r0, r6
 800a0f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0f4:	f000 f81e 	bl	800a134 <_isatty_r>
 800a0f8:	b128      	cbz	r0, 800a106 <__smakebuf_r+0x70>
 800a0fa:	89a3      	ldrh	r3, [r4, #12]
 800a0fc:	f023 0303 	bic.w	r3, r3, #3
 800a100:	f043 0301 	orr.w	r3, r3, #1
 800a104:	81a3      	strh	r3, [r4, #12]
 800a106:	89a3      	ldrh	r3, [r4, #12]
 800a108:	431d      	orrs	r5, r3
 800a10a:	81a5      	strh	r5, [r4, #12]
 800a10c:	e7cf      	b.n	800a0ae <__smakebuf_r+0x18>
	...

0800a110 <_fstat_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	2300      	movs	r3, #0
 800a114:	4d06      	ldr	r5, [pc, #24]	@ (800a130 <_fstat_r+0x20>)
 800a116:	4604      	mov	r4, r0
 800a118:	4608      	mov	r0, r1
 800a11a:	4611      	mov	r1, r2
 800a11c:	602b      	str	r3, [r5, #0]
 800a11e:	f7f8 fb05 	bl	800272c <_fstat>
 800a122:	1c43      	adds	r3, r0, #1
 800a124:	d102      	bne.n	800a12c <_fstat_r+0x1c>
 800a126:	682b      	ldr	r3, [r5, #0]
 800a128:	b103      	cbz	r3, 800a12c <_fstat_r+0x1c>
 800a12a:	6023      	str	r3, [r4, #0]
 800a12c:	bd38      	pop	{r3, r4, r5, pc}
 800a12e:	bf00      	nop
 800a130:	20000a14 	.word	0x20000a14

0800a134 <_isatty_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	2300      	movs	r3, #0
 800a138:	4d05      	ldr	r5, [pc, #20]	@ (800a150 <_isatty_r+0x1c>)
 800a13a:	4604      	mov	r4, r0
 800a13c:	4608      	mov	r0, r1
 800a13e:	602b      	str	r3, [r5, #0]
 800a140:	f7f8 fb03 	bl	800274a <_isatty>
 800a144:	1c43      	adds	r3, r0, #1
 800a146:	d102      	bne.n	800a14e <_isatty_r+0x1a>
 800a148:	682b      	ldr	r3, [r5, #0]
 800a14a:	b103      	cbz	r3, 800a14e <_isatty_r+0x1a>
 800a14c:	6023      	str	r3, [r4, #0]
 800a14e:	bd38      	pop	{r3, r4, r5, pc}
 800a150:	20000a14 	.word	0x20000a14

0800a154 <atan2>:
 800a154:	f000 ba90 	b.w	800a678 <__ieee754_atan2>

0800a158 <sqrt>:
 800a158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a15a:	4606      	mov	r6, r0
 800a15c:	460f      	mov	r7, r1
 800a15e:	f000 f9b3 	bl	800a4c8 <__ieee754_sqrt>
 800a162:	4632      	mov	r2, r6
 800a164:	4604      	mov	r4, r0
 800a166:	460d      	mov	r5, r1
 800a168:	463b      	mov	r3, r7
 800a16a:	4630      	mov	r0, r6
 800a16c:	4639      	mov	r1, r7
 800a16e:	f7f6 fc4d 	bl	8000a0c <__aeabi_dcmpun>
 800a172:	b990      	cbnz	r0, 800a19a <sqrt+0x42>
 800a174:	2200      	movs	r2, #0
 800a176:	2300      	movs	r3, #0
 800a178:	4630      	mov	r0, r6
 800a17a:	4639      	mov	r1, r7
 800a17c:	f7f6 fc1e 	bl	80009bc <__aeabi_dcmplt>
 800a180:	b158      	cbz	r0, 800a19a <sqrt+0x42>
 800a182:	f7fc fc71 	bl	8006a68 <__errno>
 800a186:	2321      	movs	r3, #33	@ 0x21
 800a188:	2200      	movs	r2, #0
 800a18a:	6003      	str	r3, [r0, #0]
 800a18c:	2300      	movs	r3, #0
 800a18e:	4610      	mov	r0, r2
 800a190:	4619      	mov	r1, r3
 800a192:	f7f6 facb 	bl	800072c <__aeabi_ddiv>
 800a196:	4604      	mov	r4, r0
 800a198:	460d      	mov	r5, r1
 800a19a:	4620      	mov	r0, r4
 800a19c:	4629      	mov	r1, r5
 800a19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1a0 <atan>:
 800a1a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1a4:	4bbc      	ldr	r3, [pc, #752]	@ (800a498 <atan+0x2f8>)
 800a1a6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 800a1aa:	429e      	cmp	r6, r3
 800a1ac:	4604      	mov	r4, r0
 800a1ae:	460d      	mov	r5, r1
 800a1b0:	468b      	mov	fp, r1
 800a1b2:	d918      	bls.n	800a1e6 <atan+0x46>
 800a1b4:	4bb9      	ldr	r3, [pc, #740]	@ (800a49c <atan+0x2fc>)
 800a1b6:	429e      	cmp	r6, r3
 800a1b8:	d801      	bhi.n	800a1be <atan+0x1e>
 800a1ba:	d109      	bne.n	800a1d0 <atan+0x30>
 800a1bc:	b140      	cbz	r0, 800a1d0 <atan+0x30>
 800a1be:	4622      	mov	r2, r4
 800a1c0:	462b      	mov	r3, r5
 800a1c2:	4620      	mov	r0, r4
 800a1c4:	4629      	mov	r1, r5
 800a1c6:	f7f5 ffd1 	bl	800016c <__adddf3>
 800a1ca:	4604      	mov	r4, r0
 800a1cc:	460d      	mov	r5, r1
 800a1ce:	e006      	b.n	800a1de <atan+0x3e>
 800a1d0:	f1bb 0f00 	cmp.w	fp, #0
 800a1d4:	f340 8123 	ble.w	800a41e <atan+0x27e>
 800a1d8:	a593      	add	r5, pc, #588	@ (adr r5, 800a428 <atan+0x288>)
 800a1da:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a1de:	4620      	mov	r0, r4
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e6:	4bae      	ldr	r3, [pc, #696]	@ (800a4a0 <atan+0x300>)
 800a1e8:	429e      	cmp	r6, r3
 800a1ea:	d811      	bhi.n	800a210 <atan+0x70>
 800a1ec:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a1f0:	429e      	cmp	r6, r3
 800a1f2:	d80a      	bhi.n	800a20a <atan+0x6a>
 800a1f4:	a38e      	add	r3, pc, #568	@ (adr r3, 800a430 <atan+0x290>)
 800a1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fa:	f7f5 ffb7 	bl	800016c <__adddf3>
 800a1fe:	2200      	movs	r2, #0
 800a200:	4ba8      	ldr	r3, [pc, #672]	@ (800a4a4 <atan+0x304>)
 800a202:	f7f6 fbf9 	bl	80009f8 <__aeabi_dcmpgt>
 800a206:	2800      	cmp	r0, #0
 800a208:	d1e9      	bne.n	800a1de <atan+0x3e>
 800a20a:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a20e:	e027      	b.n	800a260 <atan+0xc0>
 800a210:	f000 f956 	bl	800a4c0 <fabs>
 800a214:	4ba4      	ldr	r3, [pc, #656]	@ (800a4a8 <atan+0x308>)
 800a216:	4604      	mov	r4, r0
 800a218:	429e      	cmp	r6, r3
 800a21a:	460d      	mov	r5, r1
 800a21c:	f200 80b8 	bhi.w	800a390 <atan+0x1f0>
 800a220:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a224:	429e      	cmp	r6, r3
 800a226:	f200 809c 	bhi.w	800a362 <atan+0x1c2>
 800a22a:	4602      	mov	r2, r0
 800a22c:	460b      	mov	r3, r1
 800a22e:	f7f5 ff9d 	bl	800016c <__adddf3>
 800a232:	2200      	movs	r2, #0
 800a234:	4b9b      	ldr	r3, [pc, #620]	@ (800a4a4 <atan+0x304>)
 800a236:	f7f5 ff97 	bl	8000168 <__aeabi_dsub>
 800a23a:	2200      	movs	r2, #0
 800a23c:	4606      	mov	r6, r0
 800a23e:	460f      	mov	r7, r1
 800a240:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a244:	4620      	mov	r0, r4
 800a246:	4629      	mov	r1, r5
 800a248:	f7f5 ff90 	bl	800016c <__adddf3>
 800a24c:	4602      	mov	r2, r0
 800a24e:	460b      	mov	r3, r1
 800a250:	4630      	mov	r0, r6
 800a252:	4639      	mov	r1, r7
 800a254:	f7f6 fa6a 	bl	800072c <__aeabi_ddiv>
 800a258:	f04f 0a00 	mov.w	sl, #0
 800a25c:	4604      	mov	r4, r0
 800a25e:	460d      	mov	r5, r1
 800a260:	4622      	mov	r2, r4
 800a262:	462b      	mov	r3, r5
 800a264:	4620      	mov	r0, r4
 800a266:	4629      	mov	r1, r5
 800a268:	f7f6 f936 	bl	80004d8 <__aeabi_dmul>
 800a26c:	4602      	mov	r2, r0
 800a26e:	460b      	mov	r3, r1
 800a270:	4680      	mov	r8, r0
 800a272:	4689      	mov	r9, r1
 800a274:	f7f6 f930 	bl	80004d8 <__aeabi_dmul>
 800a278:	a36f      	add	r3, pc, #444	@ (adr r3, 800a438 <atan+0x298>)
 800a27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a27e:	4606      	mov	r6, r0
 800a280:	460f      	mov	r7, r1
 800a282:	f7f6 f929 	bl	80004d8 <__aeabi_dmul>
 800a286:	a36e      	add	r3, pc, #440	@ (adr r3, 800a440 <atan+0x2a0>)
 800a288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28c:	f7f5 ff6e 	bl	800016c <__adddf3>
 800a290:	4632      	mov	r2, r6
 800a292:	463b      	mov	r3, r7
 800a294:	f7f6 f920 	bl	80004d8 <__aeabi_dmul>
 800a298:	a36b      	add	r3, pc, #428	@ (adr r3, 800a448 <atan+0x2a8>)
 800a29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a29e:	f7f5 ff65 	bl	800016c <__adddf3>
 800a2a2:	4632      	mov	r2, r6
 800a2a4:	463b      	mov	r3, r7
 800a2a6:	f7f6 f917 	bl	80004d8 <__aeabi_dmul>
 800a2aa:	a369      	add	r3, pc, #420	@ (adr r3, 800a450 <atan+0x2b0>)
 800a2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b0:	f7f5 ff5c 	bl	800016c <__adddf3>
 800a2b4:	4632      	mov	r2, r6
 800a2b6:	463b      	mov	r3, r7
 800a2b8:	f7f6 f90e 	bl	80004d8 <__aeabi_dmul>
 800a2bc:	a366      	add	r3, pc, #408	@ (adr r3, 800a458 <atan+0x2b8>)
 800a2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c2:	f7f5 ff53 	bl	800016c <__adddf3>
 800a2c6:	4632      	mov	r2, r6
 800a2c8:	463b      	mov	r3, r7
 800a2ca:	f7f6 f905 	bl	80004d8 <__aeabi_dmul>
 800a2ce:	a364      	add	r3, pc, #400	@ (adr r3, 800a460 <atan+0x2c0>)
 800a2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d4:	f7f5 ff4a 	bl	800016c <__adddf3>
 800a2d8:	4642      	mov	r2, r8
 800a2da:	464b      	mov	r3, r9
 800a2dc:	f7f6 f8fc 	bl	80004d8 <__aeabi_dmul>
 800a2e0:	a361      	add	r3, pc, #388	@ (adr r3, 800a468 <atan+0x2c8>)
 800a2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e6:	4680      	mov	r8, r0
 800a2e8:	4689      	mov	r9, r1
 800a2ea:	4630      	mov	r0, r6
 800a2ec:	4639      	mov	r1, r7
 800a2ee:	f7f6 f8f3 	bl	80004d8 <__aeabi_dmul>
 800a2f2:	a35f      	add	r3, pc, #380	@ (adr r3, 800a470 <atan+0x2d0>)
 800a2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f8:	f7f5 ff36 	bl	8000168 <__aeabi_dsub>
 800a2fc:	4632      	mov	r2, r6
 800a2fe:	463b      	mov	r3, r7
 800a300:	f7f6 f8ea 	bl	80004d8 <__aeabi_dmul>
 800a304:	a35c      	add	r3, pc, #368	@ (adr r3, 800a478 <atan+0x2d8>)
 800a306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a30a:	f7f5 ff2d 	bl	8000168 <__aeabi_dsub>
 800a30e:	4632      	mov	r2, r6
 800a310:	463b      	mov	r3, r7
 800a312:	f7f6 f8e1 	bl	80004d8 <__aeabi_dmul>
 800a316:	a35a      	add	r3, pc, #360	@ (adr r3, 800a480 <atan+0x2e0>)
 800a318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31c:	f7f5 ff24 	bl	8000168 <__aeabi_dsub>
 800a320:	4632      	mov	r2, r6
 800a322:	463b      	mov	r3, r7
 800a324:	f7f6 f8d8 	bl	80004d8 <__aeabi_dmul>
 800a328:	a357      	add	r3, pc, #348	@ (adr r3, 800a488 <atan+0x2e8>)
 800a32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32e:	f7f5 ff1b 	bl	8000168 <__aeabi_dsub>
 800a332:	4632      	mov	r2, r6
 800a334:	463b      	mov	r3, r7
 800a336:	f7f6 f8cf 	bl	80004d8 <__aeabi_dmul>
 800a33a:	4602      	mov	r2, r0
 800a33c:	460b      	mov	r3, r1
 800a33e:	4640      	mov	r0, r8
 800a340:	4649      	mov	r1, r9
 800a342:	f7f5 ff13 	bl	800016c <__adddf3>
 800a346:	4622      	mov	r2, r4
 800a348:	462b      	mov	r3, r5
 800a34a:	f7f6 f8c5 	bl	80004d8 <__aeabi_dmul>
 800a34e:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 800a352:	4602      	mov	r2, r0
 800a354:	460b      	mov	r3, r1
 800a356:	d144      	bne.n	800a3e2 <atan+0x242>
 800a358:	4620      	mov	r0, r4
 800a35a:	4629      	mov	r1, r5
 800a35c:	f7f5 ff04 	bl	8000168 <__aeabi_dsub>
 800a360:	e733      	b.n	800a1ca <atan+0x2a>
 800a362:	2200      	movs	r2, #0
 800a364:	4b4f      	ldr	r3, [pc, #316]	@ (800a4a4 <atan+0x304>)
 800a366:	f7f5 feff 	bl	8000168 <__aeabi_dsub>
 800a36a:	2200      	movs	r2, #0
 800a36c:	4606      	mov	r6, r0
 800a36e:	460f      	mov	r7, r1
 800a370:	4620      	mov	r0, r4
 800a372:	4629      	mov	r1, r5
 800a374:	4b4b      	ldr	r3, [pc, #300]	@ (800a4a4 <atan+0x304>)
 800a376:	f7f5 fef9 	bl	800016c <__adddf3>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	4630      	mov	r0, r6
 800a380:	4639      	mov	r1, r7
 800a382:	f7f6 f9d3 	bl	800072c <__aeabi_ddiv>
 800a386:	f04f 0a01 	mov.w	sl, #1
 800a38a:	4604      	mov	r4, r0
 800a38c:	460d      	mov	r5, r1
 800a38e:	e767      	b.n	800a260 <atan+0xc0>
 800a390:	4b46      	ldr	r3, [pc, #280]	@ (800a4ac <atan+0x30c>)
 800a392:	429e      	cmp	r6, r3
 800a394:	d21a      	bcs.n	800a3cc <atan+0x22c>
 800a396:	2200      	movs	r2, #0
 800a398:	4b45      	ldr	r3, [pc, #276]	@ (800a4b0 <atan+0x310>)
 800a39a:	f7f5 fee5 	bl	8000168 <__aeabi_dsub>
 800a39e:	2200      	movs	r2, #0
 800a3a0:	4606      	mov	r6, r0
 800a3a2:	460f      	mov	r7, r1
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	4b41      	ldr	r3, [pc, #260]	@ (800a4b0 <atan+0x310>)
 800a3aa:	f7f6 f895 	bl	80004d8 <__aeabi_dmul>
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	4b3c      	ldr	r3, [pc, #240]	@ (800a4a4 <atan+0x304>)
 800a3b2:	f7f5 fedb 	bl	800016c <__adddf3>
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	4639      	mov	r1, r7
 800a3be:	f7f6 f9b5 	bl	800072c <__aeabi_ddiv>
 800a3c2:	f04f 0a02 	mov.w	sl, #2
 800a3c6:	4604      	mov	r4, r0
 800a3c8:	460d      	mov	r5, r1
 800a3ca:	e749      	b.n	800a260 <atan+0xc0>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	4938      	ldr	r1, [pc, #224]	@ (800a4b4 <atan+0x314>)
 800a3d4:	f7f6 f9aa 	bl	800072c <__aeabi_ddiv>
 800a3d8:	f04f 0a03 	mov.w	sl, #3
 800a3dc:	4604      	mov	r4, r0
 800a3de:	460d      	mov	r5, r1
 800a3e0:	e73e      	b.n	800a260 <atan+0xc0>
 800a3e2:	4b35      	ldr	r3, [pc, #212]	@ (800a4b8 <atan+0x318>)
 800a3e4:	4e35      	ldr	r6, [pc, #212]	@ (800a4bc <atan+0x31c>)
 800a3e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ee:	f7f5 febb 	bl	8000168 <__aeabi_dsub>
 800a3f2:	4622      	mov	r2, r4
 800a3f4:	462b      	mov	r3, r5
 800a3f6:	f7f5 feb7 	bl	8000168 <__aeabi_dsub>
 800a3fa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a406:	f7f5 feaf 	bl	8000168 <__aeabi_dsub>
 800a40a:	f1bb 0f00 	cmp.w	fp, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	460d      	mov	r5, r1
 800a412:	f6bf aee4 	bge.w	800a1de <atan+0x3e>
 800a416:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a41a:	461d      	mov	r5, r3
 800a41c:	e6df      	b.n	800a1de <atan+0x3e>
 800a41e:	a51c      	add	r5, pc, #112	@ (adr r5, 800a490 <atan+0x2f0>)
 800a420:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a424:	e6db      	b.n	800a1de <atan+0x3e>
 800a426:	bf00      	nop
 800a428:	54442d18 	.word	0x54442d18
 800a42c:	3ff921fb 	.word	0x3ff921fb
 800a430:	8800759c 	.word	0x8800759c
 800a434:	7e37e43c 	.word	0x7e37e43c
 800a438:	e322da11 	.word	0xe322da11
 800a43c:	3f90ad3a 	.word	0x3f90ad3a
 800a440:	24760deb 	.word	0x24760deb
 800a444:	3fa97b4b 	.word	0x3fa97b4b
 800a448:	a0d03d51 	.word	0xa0d03d51
 800a44c:	3fb10d66 	.word	0x3fb10d66
 800a450:	c54c206e 	.word	0xc54c206e
 800a454:	3fb745cd 	.word	0x3fb745cd
 800a458:	920083ff 	.word	0x920083ff
 800a45c:	3fc24924 	.word	0x3fc24924
 800a460:	5555550d 	.word	0x5555550d
 800a464:	3fd55555 	.word	0x3fd55555
 800a468:	2c6a6c2f 	.word	0x2c6a6c2f
 800a46c:	bfa2b444 	.word	0xbfa2b444
 800a470:	52defd9a 	.word	0x52defd9a
 800a474:	3fadde2d 	.word	0x3fadde2d
 800a478:	af749a6d 	.word	0xaf749a6d
 800a47c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a480:	fe231671 	.word	0xfe231671
 800a484:	3fbc71c6 	.word	0x3fbc71c6
 800a488:	9998ebc4 	.word	0x9998ebc4
 800a48c:	3fc99999 	.word	0x3fc99999
 800a490:	54442d18 	.word	0x54442d18
 800a494:	bff921fb 	.word	0xbff921fb
 800a498:	440fffff 	.word	0x440fffff
 800a49c:	7ff00000 	.word	0x7ff00000
 800a4a0:	3fdbffff 	.word	0x3fdbffff
 800a4a4:	3ff00000 	.word	0x3ff00000
 800a4a8:	3ff2ffff 	.word	0x3ff2ffff
 800a4ac:	40038000 	.word	0x40038000
 800a4b0:	3ff80000 	.word	0x3ff80000
 800a4b4:	bff00000 	.word	0xbff00000
 800a4b8:	0800b2f8 	.word	0x0800b2f8
 800a4bc:	0800b318 	.word	0x0800b318

0800a4c0 <fabs>:
 800a4c0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	4770      	bx	lr

0800a4c8 <__ieee754_sqrt>:
 800a4c8:	4a67      	ldr	r2, [pc, #412]	@ (800a668 <__ieee754_sqrt+0x1a0>)
 800a4ca:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4ce:	438a      	bics	r2, r1
 800a4d0:	4606      	mov	r6, r0
 800a4d2:	460f      	mov	r7, r1
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	d10e      	bne.n	800a4f8 <__ieee754_sqrt+0x30>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	f7f5 fffc 	bl	80004d8 <__aeabi_dmul>
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	460b      	mov	r3, r1
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	4639      	mov	r1, r7
 800a4e8:	f7f5 fe40 	bl	800016c <__adddf3>
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	460f      	mov	r7, r1
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	4639      	mov	r1, r7
 800a4f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f8:	2900      	cmp	r1, #0
 800a4fa:	dc0c      	bgt.n	800a516 <__ieee754_sqrt+0x4e>
 800a4fc:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800a500:	4302      	orrs	r2, r0
 800a502:	d0f5      	beq.n	800a4f0 <__ieee754_sqrt+0x28>
 800a504:	b189      	cbz	r1, 800a52a <__ieee754_sqrt+0x62>
 800a506:	4602      	mov	r2, r0
 800a508:	f7f5 fe2e 	bl	8000168 <__aeabi_dsub>
 800a50c:	4602      	mov	r2, r0
 800a50e:	460b      	mov	r3, r1
 800a510:	f7f6 f90c 	bl	800072c <__aeabi_ddiv>
 800a514:	e7ea      	b.n	800a4ec <__ieee754_sqrt+0x24>
 800a516:	150a      	asrs	r2, r1, #20
 800a518:	d115      	bne.n	800a546 <__ieee754_sqrt+0x7e>
 800a51a:	2100      	movs	r1, #0
 800a51c:	e009      	b.n	800a532 <__ieee754_sqrt+0x6a>
 800a51e:	0ae3      	lsrs	r3, r4, #11
 800a520:	3a15      	subs	r2, #21
 800a522:	0564      	lsls	r4, r4, #21
 800a524:	2b00      	cmp	r3, #0
 800a526:	d0fa      	beq.n	800a51e <__ieee754_sqrt+0x56>
 800a528:	e7f7      	b.n	800a51a <__ieee754_sqrt+0x52>
 800a52a:	460a      	mov	r2, r1
 800a52c:	e7fa      	b.n	800a524 <__ieee754_sqrt+0x5c>
 800a52e:	005b      	lsls	r3, r3, #1
 800a530:	3101      	adds	r1, #1
 800a532:	02d8      	lsls	r0, r3, #11
 800a534:	d5fb      	bpl.n	800a52e <__ieee754_sqrt+0x66>
 800a536:	1e48      	subs	r0, r1, #1
 800a538:	1a12      	subs	r2, r2, r0
 800a53a:	f1c1 0020 	rsb	r0, r1, #32
 800a53e:	fa24 f000 	lsr.w	r0, r4, r0
 800a542:	4303      	orrs	r3, r0
 800a544:	408c      	lsls	r4, r1
 800a546:	2600      	movs	r6, #0
 800a548:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800a54c:	2116      	movs	r1, #22
 800a54e:	07d2      	lsls	r2, r2, #31
 800a550:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800a554:	4632      	mov	r2, r6
 800a556:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a55a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a55e:	bf5c      	itt	pl
 800a560:	005b      	lslpl	r3, r3, #1
 800a562:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a566:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a56a:	bf58      	it	pl
 800a56c:	0064      	lslpl	r4, r4, #1
 800a56e:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a572:	107f      	asrs	r7, r7, #1
 800a574:	0064      	lsls	r4, r4, #1
 800a576:	1815      	adds	r5, r2, r0
 800a578:	429d      	cmp	r5, r3
 800a57a:	bfde      	ittt	le
 800a57c:	182a      	addle	r2, r5, r0
 800a57e:	1b5b      	suble	r3, r3, r5
 800a580:	1836      	addle	r6, r6, r0
 800a582:	0fe5      	lsrs	r5, r4, #31
 800a584:	3901      	subs	r1, #1
 800a586:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800a58a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a58e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a592:	d1f0      	bne.n	800a576 <__ieee754_sqrt+0xae>
 800a594:	460d      	mov	r5, r1
 800a596:	f04f 0a20 	mov.w	sl, #32
 800a59a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	eb01 0c00 	add.w	ip, r1, r0
 800a5a4:	db02      	blt.n	800a5ac <__ieee754_sqrt+0xe4>
 800a5a6:	d113      	bne.n	800a5d0 <__ieee754_sqrt+0x108>
 800a5a8:	45a4      	cmp	ip, r4
 800a5aa:	d811      	bhi.n	800a5d0 <__ieee754_sqrt+0x108>
 800a5ac:	f1bc 0f00 	cmp.w	ip, #0
 800a5b0:	eb0c 0100 	add.w	r1, ip, r0
 800a5b4:	da42      	bge.n	800a63c <__ieee754_sqrt+0x174>
 800a5b6:	2900      	cmp	r1, #0
 800a5b8:	db40      	blt.n	800a63c <__ieee754_sqrt+0x174>
 800a5ba:	f102 0e01 	add.w	lr, r2, #1
 800a5be:	1a9b      	subs	r3, r3, r2
 800a5c0:	4672      	mov	r2, lr
 800a5c2:	45a4      	cmp	ip, r4
 800a5c4:	bf88      	it	hi
 800a5c6:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800a5ca:	eba4 040c 	sub.w	r4, r4, ip
 800a5ce:	4405      	add	r5, r0
 800a5d0:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800a5d4:	f1ba 0a01 	subs.w	sl, sl, #1
 800a5d8:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800a5dc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800a5e0:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a5e4:	d1db      	bne.n	800a59e <__ieee754_sqrt+0xd6>
 800a5e6:	431c      	orrs	r4, r3
 800a5e8:	d01a      	beq.n	800a620 <__ieee754_sqrt+0x158>
 800a5ea:	4c20      	ldr	r4, [pc, #128]	@ (800a66c <__ieee754_sqrt+0x1a4>)
 800a5ec:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800a670 <__ieee754_sqrt+0x1a8>
 800a5f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a5f4:	e9db 2300 	ldrd	r2, r3, [fp]
 800a5f8:	f7f5 fdb6 	bl	8000168 <__aeabi_dsub>
 800a5fc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a600:	4602      	mov	r2, r0
 800a602:	460b      	mov	r3, r1
 800a604:	4640      	mov	r0, r8
 800a606:	4649      	mov	r1, r9
 800a608:	f7f6 f9e2 	bl	80009d0 <__aeabi_dcmple>
 800a60c:	b140      	cbz	r0, 800a620 <__ieee754_sqrt+0x158>
 800a60e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a612:	e9db 2300 	ldrd	r2, r3, [fp]
 800a616:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800a61a:	d111      	bne.n	800a640 <__ieee754_sqrt+0x178>
 800a61c:	4655      	mov	r5, sl
 800a61e:	3601      	adds	r6, #1
 800a620:	1072      	asrs	r2, r6, #1
 800a622:	086b      	lsrs	r3, r5, #1
 800a624:	07f1      	lsls	r1, r6, #31
 800a626:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a62a:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a62e:	bf48      	it	mi
 800a630:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a634:	4618      	mov	r0, r3
 800a636:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800a63a:	e757      	b.n	800a4ec <__ieee754_sqrt+0x24>
 800a63c:	4696      	mov	lr, r2
 800a63e:	e7be      	b.n	800a5be <__ieee754_sqrt+0xf6>
 800a640:	f7f5 fd94 	bl	800016c <__adddf3>
 800a644:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4640      	mov	r0, r8
 800a64e:	4649      	mov	r1, r9
 800a650:	f7f6 f9b4 	bl	80009bc <__aeabi_dcmplt>
 800a654:	b120      	cbz	r0, 800a660 <__ieee754_sqrt+0x198>
 800a656:	1ca8      	adds	r0, r5, #2
 800a658:	bf08      	it	eq
 800a65a:	3601      	addeq	r6, #1
 800a65c:	3502      	adds	r5, #2
 800a65e:	e7df      	b.n	800a620 <__ieee754_sqrt+0x158>
 800a660:	1c6b      	adds	r3, r5, #1
 800a662:	f023 0501 	bic.w	r5, r3, #1
 800a666:	e7db      	b.n	800a620 <__ieee754_sqrt+0x158>
 800a668:	7ff00000 	.word	0x7ff00000
 800a66c:	20000270 	.word	0x20000270
 800a670:	20000268 	.word	0x20000268
 800a674:	00000000 	.word	0x00000000

0800a678 <__ieee754_atan2>:
 800a678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a67c:	4617      	mov	r7, r2
 800a67e:	4690      	mov	r8, r2
 800a680:	4699      	mov	r9, r3
 800a682:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a686:	427b      	negs	r3, r7
 800a688:	f8df a184 	ldr.w	sl, [pc, #388]	@ 800a810 <__ieee754_atan2+0x198>
 800a68c:	433b      	orrs	r3, r7
 800a68e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a692:	4553      	cmp	r3, sl
 800a694:	4604      	mov	r4, r0
 800a696:	460d      	mov	r5, r1
 800a698:	d809      	bhi.n	800a6ae <__ieee754_atan2+0x36>
 800a69a:	4246      	negs	r6, r0
 800a69c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a6a0:	4306      	orrs	r6, r0
 800a6a2:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800a6a6:	4556      	cmp	r6, sl
 800a6a8:	468e      	mov	lr, r1
 800a6aa:	4683      	mov	fp, r0
 800a6ac:	d908      	bls.n	800a6c0 <__ieee754_atan2+0x48>
 800a6ae:	4642      	mov	r2, r8
 800a6b0:	464b      	mov	r3, r9
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	4629      	mov	r1, r5
 800a6b6:	f7f5 fd59 	bl	800016c <__adddf3>
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	460d      	mov	r5, r1
 800a6be:	e016      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a6c0:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800a6c4:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800a6c8:	433e      	orrs	r6, r7
 800a6ca:	d103      	bne.n	800a6d4 <__ieee754_atan2+0x5c>
 800a6cc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d0:	f7ff bd66 	b.w	800a1a0 <atan>
 800a6d4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800a6d8:	f006 0602 	and.w	r6, r6, #2
 800a6dc:	ea53 0b0b 	orrs.w	fp, r3, fp
 800a6e0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800a6e4:	d107      	bne.n	800a6f6 <__ieee754_atan2+0x7e>
 800a6e6:	2e02      	cmp	r6, #2
 800a6e8:	d064      	beq.n	800a7b4 <__ieee754_atan2+0x13c>
 800a6ea:	2e03      	cmp	r6, #3
 800a6ec:	d066      	beq.n	800a7bc <__ieee754_atan2+0x144>
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6f6:	4317      	orrs	r7, r2
 800a6f8:	d106      	bne.n	800a708 <__ieee754_atan2+0x90>
 800a6fa:	f1be 0f00 	cmp.w	lr, #0
 800a6fe:	da68      	bge.n	800a7d2 <__ieee754_atan2+0x15a>
 800a700:	a537      	add	r5, pc, #220	@ (adr r5, 800a7e0 <__ieee754_atan2+0x168>)
 800a702:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a706:	e7f2      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a708:	4552      	cmp	r2, sl
 800a70a:	d10f      	bne.n	800a72c <__ieee754_atan2+0xb4>
 800a70c:	4293      	cmp	r3, r2
 800a70e:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800a712:	d107      	bne.n	800a724 <__ieee754_atan2+0xac>
 800a714:	2e02      	cmp	r6, #2
 800a716:	d855      	bhi.n	800a7c4 <__ieee754_atan2+0x14c>
 800a718:	4b3e      	ldr	r3, [pc, #248]	@ (800a814 <__ieee754_atan2+0x19c>)
 800a71a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a71e:	e9d3 4500 	ldrd	r4, r5, [r3]
 800a722:	e7e4      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a724:	2e02      	cmp	r6, #2
 800a726:	d851      	bhi.n	800a7cc <__ieee754_atan2+0x154>
 800a728:	4b3b      	ldr	r3, [pc, #236]	@ (800a818 <__ieee754_atan2+0x1a0>)
 800a72a:	e7f6      	b.n	800a71a <__ieee754_atan2+0xa2>
 800a72c:	4553      	cmp	r3, sl
 800a72e:	d0e4      	beq.n	800a6fa <__ieee754_atan2+0x82>
 800a730:	1a9b      	subs	r3, r3, r2
 800a732:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800a736:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a73a:	da21      	bge.n	800a780 <__ieee754_atan2+0x108>
 800a73c:	f1b9 0f00 	cmp.w	r9, #0
 800a740:	da01      	bge.n	800a746 <__ieee754_atan2+0xce>
 800a742:	323c      	adds	r2, #60	@ 0x3c
 800a744:	db20      	blt.n	800a788 <__ieee754_atan2+0x110>
 800a746:	4642      	mov	r2, r8
 800a748:	464b      	mov	r3, r9
 800a74a:	4620      	mov	r0, r4
 800a74c:	4629      	mov	r1, r5
 800a74e:	f7f5 ffed 	bl	800072c <__aeabi_ddiv>
 800a752:	f7ff feb5 	bl	800a4c0 <fabs>
 800a756:	f7ff fd23 	bl	800a1a0 <atan>
 800a75a:	4604      	mov	r4, r0
 800a75c:	460d      	mov	r5, r1
 800a75e:	2e01      	cmp	r6, #1
 800a760:	d015      	beq.n	800a78e <__ieee754_atan2+0x116>
 800a762:	2e02      	cmp	r6, #2
 800a764:	d017      	beq.n	800a796 <__ieee754_atan2+0x11e>
 800a766:	2e00      	cmp	r6, #0
 800a768:	d0c1      	beq.n	800a6ee <__ieee754_atan2+0x76>
 800a76a:	a31f      	add	r3, pc, #124	@ (adr r3, 800a7e8 <__ieee754_atan2+0x170>)
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	4620      	mov	r0, r4
 800a772:	4629      	mov	r1, r5
 800a774:	f7f5 fcf8 	bl	8000168 <__aeabi_dsub>
 800a778:	a31d      	add	r3, pc, #116	@ (adr r3, 800a7f0 <__ieee754_atan2+0x178>)
 800a77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77e:	e016      	b.n	800a7ae <__ieee754_atan2+0x136>
 800a780:	a51d      	add	r5, pc, #116	@ (adr r5, 800a7f8 <__ieee754_atan2+0x180>)
 800a782:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a786:	e7ea      	b.n	800a75e <__ieee754_atan2+0xe6>
 800a788:	2400      	movs	r4, #0
 800a78a:	2500      	movs	r5, #0
 800a78c:	e7e7      	b.n	800a75e <__ieee754_atan2+0xe6>
 800a78e:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800a792:	461d      	mov	r5, r3
 800a794:	e7ab      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a796:	a314      	add	r3, pc, #80	@ (adr r3, 800a7e8 <__ieee754_atan2+0x170>)
 800a798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a79c:	4620      	mov	r0, r4
 800a79e:	4629      	mov	r1, r5
 800a7a0:	f7f5 fce2 	bl	8000168 <__aeabi_dsub>
 800a7a4:	4602      	mov	r2, r0
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	a111      	add	r1, pc, #68	@ (adr r1, 800a7f0 <__ieee754_atan2+0x178>)
 800a7aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7ae:	f7f5 fcdb 	bl	8000168 <__aeabi_dsub>
 800a7b2:	e782      	b.n	800a6ba <__ieee754_atan2+0x42>
 800a7b4:	a50e      	add	r5, pc, #56	@ (adr r5, 800a7f0 <__ieee754_atan2+0x178>)
 800a7b6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a7ba:	e798      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a7bc:	a510      	add	r5, pc, #64	@ (adr r5, 800a800 <__ieee754_atan2+0x188>)
 800a7be:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a7c2:	e794      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a7c4:	a510      	add	r5, pc, #64	@ (adr r5, 800a808 <__ieee754_atan2+0x190>)
 800a7c6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a7ca:	e790      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a7cc:	2400      	movs	r4, #0
 800a7ce:	2500      	movs	r5, #0
 800a7d0:	e78d      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a7d2:	a509      	add	r5, pc, #36	@ (adr r5, 800a7f8 <__ieee754_atan2+0x180>)
 800a7d4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a7d8:	e789      	b.n	800a6ee <__ieee754_atan2+0x76>
 800a7da:	bf00      	nop
 800a7dc:	f3af 8000 	nop.w
 800a7e0:	54442d18 	.word	0x54442d18
 800a7e4:	bff921fb 	.word	0xbff921fb
 800a7e8:	33145c07 	.word	0x33145c07
 800a7ec:	3ca1a626 	.word	0x3ca1a626
 800a7f0:	54442d18 	.word	0x54442d18
 800a7f4:	400921fb 	.word	0x400921fb
 800a7f8:	54442d18 	.word	0x54442d18
 800a7fc:	3ff921fb 	.word	0x3ff921fb
 800a800:	54442d18 	.word	0x54442d18
 800a804:	c00921fb 	.word	0xc00921fb
 800a808:	54442d18 	.word	0x54442d18
 800a80c:	3fe921fb 	.word	0x3fe921fb
 800a810:	7ff00000 	.word	0x7ff00000
 800a814:	0800b350 	.word	0x0800b350
 800a818:	0800b338 	.word	0x0800b338

0800a81c <_init>:
 800a81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a81e:	bf00      	nop
 800a820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a822:	bc08      	pop	{r3}
 800a824:	469e      	mov	lr, r3
 800a826:	4770      	bx	lr

0800a828 <_fini>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	bf00      	nop
 800a82c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a82e:	bc08      	pop	{r3}
 800a830:	469e      	mov	lr, r3
 800a832:	4770      	bx	lr
