#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x11cbc20 .scope module, "testALU" "testALU" 2 13;
 .timescale -9 -12;
v0x12830f0_0 .var/s "a", 31 0;
v0x12831d0_0 .var/s "b", 31 0;
v0x1283270_0 .var "cmd", 2 0;
v0x1283360_0 .net "cout", 0 0, L_0x129ed20;  1 drivers
v0x1283400_0 .net "ovf", 0 0, L_0x12becb0;  1 drivers
v0x12834f0_0 .var "passed", 0 0;
v0x1283590_0 .net/s "res", 31 0, L_0x12be390;  1 drivers
v0x1283630_0 .net "zero", 0 0, L_0x12bef60;  1 drivers
S_0x11ac030 .scope task, "add_test" "add_test" 2 51, 2 51 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.add_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %add;
    %vpi_call 2 54 "$display", "Adder fault with a=%d and b=%d. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_0.0 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1182bf0 .scope task, "and_test" "and_test" 2 101, 2 101 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.and_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %and;
    %vpi_call 2 104 "$display", "AND Logic fault with a=%b and b=%b. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_1.2 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1201320 .scope module, "dut" "ALU" 2 24, 3 106 0, S_0x11cbc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x12bcc00 .functor NOT 1, L_0x12a0ae0, C4<0>, C4<0>, C4<0>;
L_0x12a0b80 .functor NOT 1, L_0x12a0bf0, C4<0>, C4<0>, C4<0>;
L_0x12be620 .functor NOT 1, L_0x12be690, C4<0>, C4<0>, C4<0>;
L_0x12be730 .functor AND 1, L_0x12be620, L_0x12a0b80, L_0x12bcc00, C4<1>;
L_0x12befe0 .functor AND 1, L_0x12be620, L_0x12bf050, C4<1>, C4<1>;
L_0x12bf0f0 .functor OR 1, L_0x12be730, L_0x12befe0, C4<0>, C4<0>;
L_0x12bf200 .functor XOR 1, L_0x129ed20, L_0x12bf270, C4<0>, C4<0>;
L_0x12becb0 .functor AND 1, L_0x12bf200, L_0x12bf0f0, C4<1>, C4<1>;
L_0x12bee60 .functor XOR 1, L_0x12becb0, L_0x12ba820, C4<0>, C4<0>;
L_0x12bef60/0/0 .functor OR 1, L_0x12bf810, L_0x12bf8b0, L_0x12bf360, L_0x12bf400;
L_0x12bef60/0/4 .functor OR 1, L_0x12bf4f0, L_0x12bf5e0, L_0x12bf9a0, L_0x12bfa90;
L_0x12bef60/0/8 .functor OR 1, L_0x12bfb80, L_0x12bfc70, L_0x12c0280, L_0x12c0370;
L_0x12bef60/0/12 .functor OR 1, L_0x12bfef0, L_0x12bffe0, L_0x12bfde0, L_0x12c00d0;
L_0x12bef60/0/16 .functor OR 1, L_0x12c01c0, L_0x12c04b0, L_0x12c05a0, L_0x12c0690;
L_0x12bef60/0/20 .functor OR 1, L_0x12c0df0, L_0x12c0e90, L_0x12c0a10, L_0x12c0b00;
L_0x12bef60/0/24 .functor OR 1, L_0x12c0bf0, L_0x12c0ce0, L_0x12c1390, L_0x12c1480;
L_0x12bef60/0/28 .functor OR 1, L_0x12c0f80, L_0x12c1070, L_0x12c1160, L_0x12c1250;
L_0x12bef60/1/0 .functor OR 1, L_0x12bef60/0/0, L_0x12bef60/0/4, L_0x12bef60/0/8, L_0x12bef60/0/12;
L_0x12bef60/1/4 .functor OR 1, L_0x12bef60/0/16, L_0x12bef60/0/20, L_0x12bef60/0/24, L_0x12bef60/0/28;
L_0x12bef60 .functor NOR 1, L_0x12bef60/1/0, L_0x12bef60/1/4, C4<0>, C4<0>;
v0x127ed20_0 .net "Cout", 30 0, L_0x12bc330;  1 drivers
v0x127ee20_0 .net *"_s231", 0 0, L_0x12a0ae0;  1 drivers
v0x127ef00_0 .net *"_s233", 0 0, L_0x12a0bf0;  1 drivers
v0x127eff0_0 .net *"_s235", 0 0, L_0x12be690;  1 drivers
v0x127f0d0_0 .net *"_s237", 0 0, L_0x12bf050;  1 drivers
v0x127f1b0_0 .net *"_s239", 0 0, L_0x12bf270;  1 drivers
v0x127f290_0 .net *"_s241", 0 0, L_0x12bf810;  1 drivers
v0x127f370_0 .net *"_s243", 0 0, L_0x12bf8b0;  1 drivers
v0x127f450_0 .net *"_s245", 0 0, L_0x12bf360;  1 drivers
v0x127f5c0_0 .net *"_s247", 0 0, L_0x12bf400;  1 drivers
v0x127f6a0_0 .net *"_s249", 0 0, L_0x12bf4f0;  1 drivers
v0x127f780_0 .net *"_s251", 0 0, L_0x12bf5e0;  1 drivers
v0x127f860_0 .net *"_s253", 0 0, L_0x12bf9a0;  1 drivers
v0x127f940_0 .net *"_s255", 0 0, L_0x12bfa90;  1 drivers
v0x127fa20_0 .net *"_s257", 0 0, L_0x12bfb80;  1 drivers
v0x127fb00_0 .net *"_s259", 0 0, L_0x12bfc70;  1 drivers
v0x127fbe0_0 .net *"_s261", 0 0, L_0x12c0280;  1 drivers
v0x127fd90_0 .net *"_s263", 0 0, L_0x12c0370;  1 drivers
v0x127fe30_0 .net *"_s265", 0 0, L_0x12bfef0;  1 drivers
v0x127ff10_0 .net *"_s267", 0 0, L_0x12bffe0;  1 drivers
v0x127fff0_0 .net *"_s269", 0 0, L_0x12bfde0;  1 drivers
v0x12800d0_0 .net *"_s271", 0 0, L_0x12c00d0;  1 drivers
v0x12801b0_0 .net *"_s273", 0 0, L_0x12c01c0;  1 drivers
v0x1280290_0 .net *"_s275", 0 0, L_0x12c04b0;  1 drivers
v0x1280370_0 .net *"_s277", 0 0, L_0x12c05a0;  1 drivers
v0x1280450_0 .net *"_s279", 0 0, L_0x12c0690;  1 drivers
v0x1280530_0 .net *"_s281", 0 0, L_0x12c0df0;  1 drivers
v0x1280610_0 .net *"_s283", 0 0, L_0x12c0e90;  1 drivers
v0x12806f0_0 .net *"_s285", 0 0, L_0x12c0a10;  1 drivers
v0x12807d0_0 .net *"_s287", 0 0, L_0x12c0b00;  1 drivers
v0x12808b0_0 .net *"_s289", 0 0, L_0x12c0bf0;  1 drivers
v0x1280990_0 .net *"_s291", 0 0, L_0x12c0ce0;  1 drivers
v0x1280a70_0 .net *"_s293", 0 0, L_0x12c1390;  1 drivers
v0x127fcc0_0 .net *"_s295", 0 0, L_0x12c1480;  1 drivers
v0x1280d40_0 .net *"_s297", 0 0, L_0x12c0f80;  1 drivers
v0x1280e20_0 .net *"_s299", 0 0, L_0x12c1070;  1 drivers
v0x1280f00_0 .net *"_s301", 0 0, L_0x12c1160;  1 drivers
v0x1280fe0_0 .net *"_s303", 0 0, L_0x12c1250;  1 drivers
v0x12810c0_0 .net "addMode", 0 0, L_0x12be730;  1 drivers
v0x1281180_0 .net "carryout", 0 0, L_0x129ed20;  alias, 1 drivers
v0x1281220_0 .net "command", 2 0, v0x1283270_0;  1 drivers
v0x12812e0_0 .net "invertB", 0 0, v0x11c1c10_0;  1 drivers
v0x1281380_0 .net "invertOut", 0 0, v0x11c1cd0_0;  1 drivers
v0x1281420_0 .net "muxindex", 2 0, v0x12052f0_0;  1 drivers
v0x12814c0_0 .net "ncmd0", 0 0, L_0x12bcc00;  1 drivers
v0x1281580_0 .net "ncmd1", 0 0, L_0x12a0b80;  1 drivers
v0x1281640_0 .net "ncmd2", 0 0, L_0x12be620;  1 drivers
v0x1281700_0 .net "opOvf", 0 0, L_0x12bf0f0;  1 drivers
v0x12817c0_0 .net "operandA", 31 0, v0x12830f0_0;  1 drivers
v0x12818a0_0 .net "operandB", 31 0, v0x12831d0_0;  1 drivers
v0x1281980_0 .net "overflow", 0 0, L_0x12becb0;  alias, 1 drivers
v0x1281a40_0 .net "ovf_internal", 0 0, L_0x12bf200;  1 drivers
v0x1281b00_0 .net "result", 31 0, L_0x12be390;  alias, 1 drivers
v0x1281be0_0 .net "set_in", 0 0, L_0x12bee60;  1 drivers
v0x1281cd0_0 .net "set_out", 0 0, L_0x12ba820;  1 drivers
v0x1281d70_0 .net "subSltMode", 0 0, L_0x12befe0;  1 drivers
v0x1281e30_0 .net "zero", 0 0, L_0x12bef60;  alias, 1 drivers
L_0x1285270 .part v0x12830f0_0, 1, 1;
L_0x1285360 .part v0x12831d0_0, 1, 1;
L_0x1285450 .part L_0x12bc330, 0, 1;
L_0x1286e70 .part v0x12830f0_0, 2, 1;
L_0x1286f10 .part v0x12831d0_0, 2, 1;
L_0x1286fb0 .part L_0x12bc330, 1, 1;
L_0x1288bc0 .part v0x12830f0_0, 3, 1;
L_0x1288cf0 .part v0x12831d0_0, 3, 1;
L_0x1288e20 .part L_0x12bc330, 2, 1;
L_0x128a8c0 .part v0x12830f0_0, 4, 1;
L_0x128a960 .part v0x12831d0_0, 4, 1;
L_0x128aa00 .part L_0x12bc330, 3, 1;
L_0x128c590 .part v0x12830f0_0, 5, 1;
L_0x128c630 .part v0x12831d0_0, 5, 1;
L_0x128c750 .part L_0x12bc330, 4, 1;
L_0x128e220 .part v0x12830f0_0, 6, 1;
L_0x128e350 .part v0x12831d0_0, 6, 1;
L_0x128e3f0 .part L_0x12bc330, 5, 1;
L_0x128ff50 .part v0x12830f0_0, 7, 1;
L_0x1290100 .part v0x12831d0_0, 7, 1;
L_0x128e520 .part L_0x12bc330, 6, 1;
L_0x127e8d0 .part v0x12830f0_0, 8, 1;
L_0x12902b0 .part v0x12831d0_0, 8, 1;
L_0x127ea30 .part L_0x12bc330, 7, 1;
L_0x1293d80 .part v0x12830f0_0, 9, 1;
L_0x1293e20 .part v0x12831d0_0, 9, 1;
L_0x1292470 .part L_0x12bc330, 8, 1;
L_0x1295ac0 .part v0x12830f0_0, 10, 1;
L_0x1293ec0 .part v0x12831d0_0, 10, 1;
L_0x1295c50 .part L_0x12bc330, 9, 1;
L_0x1297760 .part v0x12830f0_0, 11, 1;
L_0x1297800 .part v0x12831d0_0, 11, 1;
L_0x1295d80 .part L_0x12bc330, 10, 1;
L_0x1299400 .part v0x12830f0_0, 12, 1;
L_0x12978a0 .part v0x12831d0_0, 12, 1;
L_0x12995c0 .part L_0x12bc330, 11, 1;
L_0x129b0a0 .part v0x12830f0_0, 13, 1;
L_0x129b140 .part v0x12831d0_0, 13, 1;
L_0x12996f0 .part L_0x12bc330, 12, 1;
L_0x129cd30 .part v0x12830f0_0, 14, 1;
L_0x129b1e0 .part v0x12831d0_0, 14, 1;
L_0x129b280 .part L_0x12bc330, 13, 1;
L_0x129e9a0 .part v0x12830f0_0, 15, 1;
L_0x128fff0 .part v0x12831d0_0, 15, 1;
L_0x12901a0 .part L_0x12bc330, 14, 1;
L_0x12a0830 .part v0x12830f0_0, 16, 1;
L_0x129ee60 .part v0x12831d0_0, 16, 1;
L_0x129ef00 .part L_0x12bc330, 15, 1;
L_0x12a2610 .part v0x12830f0_0, 17, 1;
L_0x12a26b0 .part v0x12831d0_0, 17, 1;
L_0x12a0cf0 .part L_0x12bc330, 16, 1;
L_0x12a4390 .part v0x12830f0_0, 18, 1;
L_0x12a2750 .part v0x12831d0_0, 18, 1;
L_0x12a27f0 .part L_0x12bc330, 17, 1;
L_0x12a6040 .part v0x12830f0_0, 19, 1;
L_0x12a60e0 .part v0x12831d0_0, 19, 1;
L_0x12a4670 .part L_0x12bc330, 18, 1;
L_0x12a7d30 .part v0x12830f0_0, 20, 1;
L_0x12a6180 .part v0x12831d0_0, 20, 1;
L_0x12a6220 .part L_0x12bc330, 19, 1;
L_0x12a99c0 .part v0x12830f0_0, 21, 1;
L_0x12a9a60 .part v0x12831d0_0, 21, 1;
L_0x12a7dd0 .part L_0x12bc330, 20, 1;
L_0x12ab640 .part v0x12830f0_0, 22, 1;
L_0x12a9b00 .part v0x12831d0_0, 22, 1;
L_0x12a9ba0 .part L_0x12bc330, 21, 1;
L_0x12ad300 .part v0x12830f0_0, 23, 1;
L_0x12ad3a0 .part v0x12831d0_0, 23, 1;
L_0x12ab6e0 .part L_0x12bc330, 22, 1;
L_0x12917a0 .part v0x12830f0_0, 24, 1;
L_0x12ad440 .part v0x12831d0_0, 24, 1;
L_0x12ad4e0 .part L_0x12bc330, 23, 1;
L_0x12b16a0 .part v0x12830f0_0, 25, 1;
L_0x12b1740 .part v0x12831d0_0, 25, 1;
L_0x1291840 .part L_0x12bc330, 24, 1;
L_0x12b33d0 .part v0x12830f0_0, 26, 1;
L_0x12b17e0 .part v0x12831d0_0, 26, 1;
L_0x12b1880 .part L_0x12bc330, 25, 1;
L_0x12b5080 .part v0x12830f0_0, 27, 1;
L_0x12b5120 .part v0x12831d0_0, 27, 1;
L_0x12b3470 .part L_0x12bc330, 26, 1;
L_0x12b6ca0 .part v0x12830f0_0, 28, 1;
L_0x12b51c0 .part v0x12831d0_0, 28, 1;
L_0x12b5260 .part L_0x12bc330, 27, 1;
L_0x12b8b30 .part v0x12830f0_0, 29, 1;
L_0x12b8bd0 .part v0x12831d0_0, 29, 1;
L_0x12b6d40 .part L_0x12bc330, 28, 1;
L_0x12ba730 .part v0x12830f0_0, 30, 1;
L_0x12b8c70 .part v0x12831d0_0, 30, 1;
L_0x12b8d10 .part L_0x12bc330, 29, 1;
LS_0x12bc330_0_0 .concat8 [ 1 1 1 1], L_0x12bac70, L_0x1283ac0, L_0x1285760, L_0x1287470;
LS_0x12bc330_0_4 .concat8 [ 1 1 1 1], L_0x12891f0, L_0x128ae80, L_0x128cb50, L_0x128e840;
LS_0x12bc330_0_8 .concat8 [ 1 1 1 1], L_0x1222bb0, L_0x12926b0, L_0x12943b0, L_0x1296090;
LS_0x12bc330_0_12 .concat8 [ 1 1 1 1], L_0x1297ce0, L_0x1299990, L_0x129b660, L_0x129d2d0;
LS_0x12bc330_0_16 .concat8 [ 1 1 1 1], L_0x129f120, L_0x12a0f40, L_0x12a2c30, L_0x12a4930;
LS_0x12bc330_0_20 .concat8 [ 1 1 1 1], L_0x12a6620, L_0x12a82b0, L_0x12a9f30, L_0x12abbf0;
LS_0x12bc330_0_24 .concat8 [ 1 1 1 1], L_0x12ad880, L_0x12ad580, L_0x12b1c70, L_0x12b3970;
LS_0x12bc330_0_28 .concat8 [ 1 1 1 0], L_0x12b5610, L_0x1277720, L_0x12b90a0;
LS_0x12bc330_1_0 .concat8 [ 4 4 4 4], LS_0x12bc330_0_0, LS_0x12bc330_0_4, LS_0x12bc330_0_8, LS_0x12bc330_0_12;
LS_0x12bc330_1_4 .concat8 [ 4 4 4 3], LS_0x12bc330_0_16, LS_0x12bc330_0_20, LS_0x12bc330_0_24, LS_0x12bc330_0_28;
L_0x12bc330 .concat8 [ 16 15 0 0], LS_0x12bc330_1_0, LS_0x12bc330_1_4;
L_0x12bc4e0 .part v0x12830f0_0, 0, 1;
L_0x129ea40 .part v0x12831d0_0, 0, 1;
LS_0x12be390_0_0 .concat8 [ 1 1 1 1], L_0x12bc0e0, L_0x1285020, L_0x1286c20, L_0x1288970;
LS_0x12be390_0_4 .concat8 [ 1 1 1 1], L_0x128a670, L_0x128c340, L_0x128dfd0, L_0x128fd00;
LS_0x12be390_0_8 .concat8 [ 1 1 1 1], L_0x127e680, L_0x1293b30, L_0x1295870, L_0x1297510;
LS_0x12be390_0_12 .concat8 [ 1 1 1 1], L_0x12991b0, L_0x129ae50, L_0x129cae0, L_0x129e750;
LS_0x12be390_0_16 .concat8 [ 1 1 1 1], L_0x12a05e0, L_0x12a23c0, L_0x12a4140, L_0x12a5df0;
LS_0x12be390_0_20 .concat8 [ 1 1 1 1], L_0x12a7ae0, L_0x12a9770, L_0x12ab3f0, L_0x12ad0b0;
LS_0x12be390_0_24 .concat8 [ 1 1 1 1], L_0x1291550, L_0x12b1450, L_0x12b3180, L_0x12b4e30;
LS_0x12be390_0_28 .concat8 [ 1 1 1 1], L_0x12b6a50, L_0x12b88e0, L_0x12ba4e0, L_0x12be140;
LS_0x12be390_1_0 .concat8 [ 4 4 4 4], LS_0x12be390_0_0, LS_0x12be390_0_4, LS_0x12be390_0_8, LS_0x12be390_0_12;
LS_0x12be390_1_4 .concat8 [ 4 4 4 4], LS_0x12be390_0_16, LS_0x12be390_0_20, LS_0x12be390_0_24, LS_0x12be390_0_28;
L_0x12be390 .concat8 [ 16 16 0 0], LS_0x12be390_1_0, LS_0x12be390_1_4;
L_0x12bc990 .part v0x12830f0_0, 31, 1;
L_0x12bca30 .part v0x12831d0_0, 31, 1;
L_0x12bcad0 .part L_0x12bc330, 30, 1;
L_0x12a0ae0 .part v0x1283270_0, 0, 1;
L_0x12a0bf0 .part v0x1283270_0, 1, 1;
L_0x12be690 .part v0x1283270_0, 2, 1;
L_0x12bf050 .part v0x1283270_0, 0, 1;
L_0x12bf270 .part L_0x12bc330, 30, 1;
L_0x12bf810 .part L_0x12be390, 0, 1;
L_0x12bf8b0 .part L_0x12be390, 1, 1;
L_0x12bf360 .part L_0x12be390, 2, 1;
L_0x12bf400 .part L_0x12be390, 3, 1;
L_0x12bf4f0 .part L_0x12be390, 4, 1;
L_0x12bf5e0 .part L_0x12be390, 5, 1;
L_0x12bf9a0 .part L_0x12be390, 6, 1;
L_0x12bfa90 .part L_0x12be390, 7, 1;
L_0x12bfb80 .part L_0x12be390, 8, 1;
L_0x12bfc70 .part L_0x12be390, 9, 1;
L_0x12c0280 .part L_0x12be390, 10, 1;
L_0x12c0370 .part L_0x12be390, 11, 1;
L_0x12bfef0 .part L_0x12be390, 12, 1;
L_0x12bffe0 .part L_0x12be390, 13, 1;
L_0x12bfde0 .part L_0x12be390, 14, 1;
L_0x12c00d0 .part L_0x12be390, 15, 1;
L_0x12c01c0 .part L_0x12be390, 16, 1;
L_0x12c04b0 .part L_0x12be390, 17, 1;
L_0x12c05a0 .part L_0x12be390, 18, 1;
L_0x12c0690 .part L_0x12be390, 19, 1;
L_0x12c0df0 .part L_0x12be390, 20, 1;
L_0x12c0e90 .part L_0x12be390, 21, 1;
L_0x12c0a10 .part L_0x12be390, 22, 1;
L_0x12c0b00 .part L_0x12be390, 23, 1;
L_0x12c0bf0 .part L_0x12be390, 24, 1;
L_0x12c0ce0 .part L_0x12be390, 25, 1;
L_0x12c1390 .part L_0x12be390, 26, 1;
L_0x12c1480 .part L_0x12be390, 27, 1;
L_0x12c0f80 .part L_0x12be390, 28, 1;
L_0x12c1070 .part L_0x12be390, 29, 1;
L_0x12c1160 .part L_0x12be390, 30, 1;
L_0x12c1250 .part L_0x12be390, 31, 1;
S_0x11e04c0 .scope module, "aluOneBit0" "ALU_slice" 3 122, 3 26 0, S_0x1201320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12b8e40 .functor XOR 1, L_0x129ea40, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12bae40 .functor NOR 1, L_0x12bc4e0, L_0x129ea40, C4<0>, C4<0>;
L_0x12baf40 .functor XOR 1, L_0x12bc4e0, L_0x129ea40, C4<0>, C4<0>;
L_0x12bb000 .functor NAND 1, L_0x12bc4e0, L_0x129ea40, C4<1>, C4<1>;
L_0x12bb100 .functor XOR 1, v0x11c1cd0_0, L_0x12bae40, C4<0>, C4<0>;
L_0x12bb1c0 .functor XOR 1, v0x11c1cd0_0, L_0x12bb000, C4<0>, C4<0>;
v0x11d65d0_0 .net "a", 0 0, L_0x12bc4e0;  1 drivers
v0x11d66c0_0 .net "addSubtract", 0 0, L_0x12badd0;  1 drivers
v0x11d6760_0 .net "b", 0 0, L_0x129ea40;  1 drivers
v0x11db8e0_0 .net "bOut", 0 0, L_0x12b8e40;  1 drivers
v0x11db9b0_0 .net "carryin", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x11dba50_0 .net "carryout", 0 0, L_0x12bac70;  1 drivers
v0x11f0420_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x11f0510_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x11f05b0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x11f5720_0 .net "nandOut", 0 0, L_0x12bb1c0;  1 drivers
v0x11f57f0_0 .net "nandgate", 0 0, L_0x12bb000;  1 drivers
v0x11f5890_0 .net "norOut", 0 0, L_0x12bb100;  1 drivers
v0x11faa20_0 .net "norgate", 0 0, L_0x12bae40;  1 drivers
v0x11faac0_0 .net "result", 0 0, L_0x12bc0e0;  1 drivers
v0x11fab90_0 .net "slt", 0 0, L_0x12bee60;  alias, 1 drivers
v0x1201b40_0 .net "xorgate", 0 0, L_0x12baf40;  1 drivers
S_0x10b3910 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x11e04c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b8eb0 .functor AND 1, L_0x12bc4e0, L_0x12b8e40, C4<1>, C4<1>;
L_0x12bab00 .functor XOR 1, L_0x12bc4e0, L_0x12b8e40, C4<0>, C4<0>;
L_0x12bac00 .functor AND 1, L_0x12bab00, v0x11c1c10_0, C4<1>, C4<1>;
L_0x12bac70 .functor OR 1, L_0x12bac00, L_0x12b8eb0, C4<0>, C4<0>;
L_0x12badd0 .functor XOR 1, L_0x12bab00, v0x11c1c10_0, C4<0>, C4<0>;
v0x1188050_0 .net "G", 0 0, L_0x12b8eb0;  1 drivers
v0x1173b10_0 .net "P", 0 0, L_0x12bab00;  1 drivers
v0x1173bd0_0 .net "PandCin", 0 0, L_0x12bac00;  1 drivers
v0x11a6f80_0 .net "a", 0 0, L_0x12bc4e0;  alias, 1 drivers
v0x11a7040_0 .net "b", 0 0, L_0x12b8e40;  alias, 1 drivers
v0x117de50_0 .net "carryin", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x117df10_0 .net "carryout", 0 0, L_0x12bac70;  alias, 1 drivers
v0x11bc360_0 .net "sum", 0 0, L_0x12badd0;  alias, 1 drivers
S_0x11a74b0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x11e04c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12bb2d0 .functor NOT 1, L_0x12bb340, C4<0>, C4<0>, C4<0>;
L_0x12bb430 .functor NOT 1, L_0x12bb4a0, C4<0>, C4<0>, C4<0>;
L_0x12bb590 .functor NOT 1, L_0x12bb600, C4<0>, C4<0>, C4<0>;
L_0x12bb6f0 .functor AND 1, L_0x12bb590, L_0x12bb430, L_0x12bb2d0, L_0x12badd0;
L_0x12bb8e0 .functor AND 1, L_0x12bb590, L_0x12bb430, L_0x12bb950, L_0x12baf40;
L_0x12bb9f0 .functor AND 1, L_0x12bb590, L_0x12bbb30, L_0x12bb2d0, L_0x12bee60;
L_0x12bbbd0 .functor AND 1, L_0x12bb590, L_0x12bbc40, L_0x12bbd70, L_0x12bb1c0;
L_0x12bbe60 .functor AND 1, L_0x12bbff0, L_0x12bb430, L_0x12bb2d0, L_0x12bb100;
L_0x12bc0e0/0/0 .functor OR 1, L_0x12bb6f0, L_0x12bb8e0, L_0x12bb9f0, L_0x12bbbd0;
L_0x12bc0e0/0/4 .functor OR 1, L_0x12bbe60, C4<0>, C4<0>, C4<0>;
L_0x12bc0e0 .functor OR 1, L_0x12bc0e0/0/0, L_0x12bc0e0/0/4, C4<0>, C4<0>;
v0x11a21f0_0 .net *"_s1", 0 0, L_0x12bb340;  1 drivers
v0x11a22d0_0 .net *"_s11", 0 0, L_0x12bbc40;  1 drivers
v0x1188390_0 .net *"_s13", 0 0, L_0x12bbd70;  1 drivers
v0x1188450_0 .net *"_s15", 0 0, L_0x12bbff0;  1 drivers
v0x11830d0_0 .net *"_s3", 0 0, L_0x12bb4a0;  1 drivers
v0x1183200_0 .net *"_s5", 0 0, L_0x12bb600;  1 drivers
v0x11692a0_0 .net *"_s7", 0 0, L_0x12bb950;  1 drivers
v0x1169380_0 .net *"_s9", 0 0, L_0x12bbb30;  1 drivers
v0x11930c0_0 .net "a0", 0 0, L_0x12badd0;  alias, 1 drivers
v0x11931f0_0 .net "a1", 0 0, L_0x12baf40;  alias, 1 drivers
v0x11983b0_0 .net "a2", 0 0, L_0x12bee60;  alias, 1 drivers
v0x1198470_0 .net "a3", 0 0, L_0x12bb1c0;  alias, 1 drivers
v0x1198530_0 .net "a4", 0 0, L_0x12bb100;  alias, 1 drivers
v0x11b21b0_0 .net "addWire", 0 0, L_0x12bb6f0;  1 drivers
v0x11b2270_0 .net "nandWire", 0 0, L_0x12bbbd0;  1 drivers
v0x11b2330_0 .net "norWire", 0 0, L_0x12bbe60;  1 drivers
v0x11b74b0_0 .net "ns0", 0 0, L_0x12bb2d0;  1 drivers
v0x11bc7b0_0 .net "ns1", 0 0, L_0x12bb430;  1 drivers
v0x11bc870_0 .net "ns2", 0 0, L_0x12bb590;  1 drivers
v0x11bc930_0 .net "out", 0 0, L_0x12bc0e0;  alias, 1 drivers
v0x11d12d0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x11d13b0_0 .net "sltWire", 0 0, L_0x12bb9f0;  1 drivers
v0x11d1470_0 .net "xorWire", 0 0, L_0x12bb8e0;  1 drivers
L_0x12bb340 .part v0x12052f0_0, 0, 1;
L_0x12bb4a0 .part v0x12052f0_0, 1, 1;
L_0x12bb600 .part v0x12052f0_0, 2, 1;
L_0x12bb950 .part v0x12052f0_0, 0, 1;
L_0x12bbb30 .part v0x12052f0_0, 1, 1;
L_0x12bbc40 .part v0x12052f0_0, 1, 1;
L_0x12bbd70 .part v0x12052f0_0, 0, 1;
L_0x12bbff0 .part v0x12052f0_0, 2, 1;
S_0x1204b60 .scope module, "aluOneBit31" "ALU_slice_MSB" 3 133, 3 54 0, S_0x1201320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "set"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 1 "slt"
    .port_info 7 /INPUT 1 "invertB"
    .port_info 8 /INPUT 1 "invertOut"
    .port_info 9 /INPUT 3 "muxindex"
L_0x127cde0 .functor XOR 1, L_0x12bca30, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12ba920 .functor NOR 1, L_0x12bc990, L_0x12bca30, C4<0>, C4<0>;
L_0x12baa20 .functor XOR 1, L_0x12bc990, L_0x12bca30, C4<0>, C4<0>;
L_0x12bd090 .functor NAND 1, L_0x12bc990, L_0x12bca30, C4<1>, C4<1>;
L_0x12bd190 .functor XOR 1, v0x11c1cd0_0, L_0x12ba920, C4<0>, C4<0>;
L_0x12bd250 .functor XOR 1, v0x11c1cd0_0, L_0x12bd090, C4<0>, C4<0>;
v0x11eb1b0_0 .net "a", 0 0, L_0x12bc990;  1 drivers
v0x11eb250_0 .net "b", 0 0, L_0x12bca30;  1 drivers
v0x11eb2f0_0 .net "bOut", 0 0, L_0x127cde0;  1 drivers
v0x11eb3f0_0 .net "carryin", 0 0, L_0x12bcad0;  1 drivers
v0x11e5f00_0 .net "carryout", 0 0, L_0x129ed20;  alias, 1 drivers
v0x11e5ff0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x11e6090_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x11e6130_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x11e0c50_0 .net "nandOut", 0 0, L_0x12bd250;  1 drivers
v0x11e0cf0_0 .net "nandgate", 0 0, L_0x12bd090;  1 drivers
v0x11e0d90_0 .net "norOut", 0 0, L_0x12bd190;  1 drivers
v0x11e0e60_0 .net "norgate", 0 0, L_0x12ba920;  1 drivers
v0x11cc070_0 .net "result", 0 0, L_0x12be140;  1 drivers
v0x11cc140_0 .net "set", 0 0, L_0x12ba820;  alias, 1 drivers
L_0x7f303fcea888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11cc1e0_0 .net "slt", 0 0, L_0x7f303fcea888;  1 drivers
v0x11cc280_0 .net "xorgate", 0 0, L_0x12baa20;  1 drivers
S_0x11ace90 .scope module, "adder" "structuralFullAdder" 3 71, 4 8 0, S_0x1204b60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x129eb30 .functor AND 1, L_0x12bc990, L_0x127cde0, C4<1>, C4<1>;
L_0x129ebf0 .functor XOR 1, L_0x12bc990, L_0x127cde0, C4<0>, C4<0>;
L_0x129ec60 .functor AND 1, L_0x129ebf0, L_0x12bcad0, C4<1>, C4<1>;
L_0x129ed20 .functor OR 1, L_0x129ec60, L_0x129eb30, C4<0>, C4<0>;
L_0x12ba820 .functor XOR 1, L_0x129ebf0, L_0x12bcad0, C4<0>, C4<0>;
v0x118dd90_0 .net "G", 0 0, L_0x129eb30;  1 drivers
v0x118de70_0 .net "P", 0 0, L_0x129ebf0;  1 drivers
v0x118df30_0 .net "PandCin", 0 0, L_0x129ec60;  1 drivers
v0x1179270_0 .net "a", 0 0, L_0x12bc990;  alias, 1 drivers
v0x1179330_0 .net "b", 0 0, L_0x127cde0;  alias, 1 drivers
v0x1179440_0 .net "carryin", 0 0, L_0x12bcad0;  alias, 1 drivers
v0x1173f70_0 .net "carryout", 0 0, L_0x129ed20;  alias, 1 drivers
v0x1174030_0 .net "sum", 0 0, L_0x12ba820;  alias, 1 drivers
S_0x116ec40 .scope module, "mux" "multiplexer" 3 79, 3 154 0, S_0x1204b60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12bd360 .functor NOT 1, L_0x12bd3d0, C4<0>, C4<0>, C4<0>;
L_0x12bd4c0 .functor NOT 1, L_0x12bd530, C4<0>, C4<0>, C4<0>;
L_0x12bd620 .functor NOT 1, L_0x12bd690, C4<0>, C4<0>, C4<0>;
L_0x12bd780 .functor AND 1, L_0x12bd620, L_0x12bd4c0, L_0x12bd360, L_0x12ba820;
L_0x12bd8e0 .functor AND 1, L_0x12bd620, L_0x12bd4c0, L_0x12bd950, L_0x12baa20;
L_0x12bda40 .functor AND 1, L_0x12bd620, L_0x12bdb40, L_0x12bd360, L_0x7f303fcea888;
L_0x12bdc30 .functor AND 1, L_0x12bd620, L_0x12bdca0, L_0x12bddd0, L_0x12bd250;
L_0x12bdec0 .functor AND 1, L_0x12be050, L_0x12bd4c0, L_0x12bd360, L_0x12bd190;
L_0x12be140/0/0 .functor OR 1, L_0x12bd780, L_0x12bd8e0, L_0x12bda40, L_0x12bdc30;
L_0x12be140/0/4 .functor OR 1, L_0x12bdec0, C4<0>, C4<0>, C4<0>;
L_0x12be140 .functor OR 1, L_0x12be140/0/0, L_0x12be140/0/4, C4<0>, C4<0>;
v0x11a7c20_0 .net *"_s1", 0 0, L_0x12bd3d0;  1 drivers
v0x11a7d00_0 .net *"_s11", 0 0, L_0x12bdca0;  1 drivers
v0x11a7de0_0 .net *"_s13", 0 0, L_0x12bddd0;  1 drivers
v0x11a2960_0 .net *"_s15", 0 0, L_0x12be050;  1 drivers
v0x11a2a40_0 .net *"_s3", 0 0, L_0x12bd530;  1 drivers
v0x119d6a0_0 .net *"_s5", 0 0, L_0x12bd690;  1 drivers
v0x119d780_0 .net *"_s7", 0 0, L_0x12bd950;  1 drivers
v0x119d860_0 .net *"_s9", 0 0, L_0x12bdb40;  1 drivers
v0x1188b00_0 .net "a0", 0 0, L_0x12ba820;  alias, 1 drivers
v0x1188ba0_0 .net "a1", 0 0, L_0x12baa20;  alias, 1 drivers
v0x1188c40_0 .net "a2", 0 0, L_0x7f303fcea888;  alias, 1 drivers
v0x1188ce0_0 .net "a3", 0 0, L_0x12bd250;  alias, 1 drivers
v0x1183840_0 .net "a4", 0 0, L_0x12bd190;  alias, 1 drivers
v0x1183900_0 .net "addWire", 0 0, L_0x12bd780;  1 drivers
v0x11839c0_0 .net "nandWire", 0 0, L_0x12bdc30;  1 drivers
v0x117e580_0 .net "norWire", 0 0, L_0x12bdec0;  1 drivers
v0x117e640_0 .net "ns0", 0 0, L_0x12bd360;  1 drivers
v0x1169a10_0 .net "ns1", 0 0, L_0x12bd4c0;  1 drivers
v0x1169ad0_0 .net "ns2", 0 0, L_0x12bd620;  1 drivers
v0x1169b90_0 .net "out", 0 0, L_0x12be140;  alias, 1 drivers
v0x1164660_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1164720_0 .net "sltWire", 0 0, L_0x12bda40;  1 drivers
v0x11647e0_0 .net "xorWire", 0 0, L_0x12bd8e0;  1 drivers
L_0x12bd3d0 .part v0x12052f0_0, 0, 1;
L_0x12bd530 .part v0x12052f0_0, 1, 1;
L_0x12bd690 .part v0x12052f0_0, 2, 1;
L_0x12bd950 .part v0x12052f0_0, 0, 1;
L_0x12bdb40 .part v0x12052f0_0, 1, 1;
L_0x12bdca0 .part v0x12052f0_0, 1, 1;
L_0x12bddd0 .part v0x12052f0_0, 0, 1;
L_0x12be050 .part v0x12052f0_0, 2, 1;
S_0x11c6dc0 .scope module, "control" "ALUcontrolLUT" 3 120, 3 83 0, S_0x1201320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "muxindex"
    .port_info 1 /OUTPUT 1 "invertB"
    .port_info 2 /OUTPUT 1 "invertOut"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x11c1b10_0 .net "ALUcommand", 2 0, v0x1283270_0;  alias, 1 drivers
v0x11c1c10_0 .var "invertB", 0 0;
v0x11c1cd0_0 .var "invertOut", 0 0;
v0x12052f0_0 .var "muxindex", 2 0;
E_0x118dfd0 .event edge, v0x11c1b10_0;
S_0x12053f0 .scope generate, "genALUs[1]" "genALUs[1]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12055b0 .param/l "bit" 0 3 127, +C4<01>;
S_0x1055430 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x12053f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1283700 .functor XOR 1, L_0x1285360, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1283c90 .functor NOR 1, L_0x1285270, L_0x1285360, C4<0>, C4<0>;
L_0x1283db0 .functor XOR 1, L_0x1285270, L_0x1285360, C4<0>, C4<0>;
L_0x1283e70 .functor NAND 1, L_0x1285270, L_0x1285360, C4<1>, C4<1>;
L_0x1283f90 .functor XOR 1, v0x11c1cd0_0, L_0x1283c90, C4<0>, C4<0>;
L_0x1284050 .functor XOR 1, v0x11c1cd0_0, L_0x1283e70, C4<0>, C4<0>;
v0x1220550_0 .net "a", 0 0, L_0x1285270;  1 drivers
v0x12205f0_0 .net "addSubtract", 0 0, L_0x1283c20;  1 drivers
v0x1220690_0 .net "b", 0 0, L_0x1285360;  1 drivers
v0x1220730_0 .net "bOut", 0 0, L_0x1283700;  1 drivers
v0x1220800_0 .net "carryin", 0 0, L_0x1285450;  1 drivers
v0x12208f0_0 .net "carryout", 0 0, L_0x1283ac0;  1 drivers
v0x12209c0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1220a60_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1220b00_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1220c30_0 .net "nandOut", 0 0, L_0x1284050;  1 drivers
v0x1220d00_0 .net "nandgate", 0 0, L_0x1283e70;  1 drivers
v0x1220da0_0 .net "norOut", 0 0, L_0x1283f90;  1 drivers
v0x1220e70_0 .net "norgate", 0 0, L_0x1283c90;  1 drivers
v0x1220f10_0 .net "result", 0 0, L_0x1285020;  1 drivers
L_0x7f303fcea018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1220fe0_0 .net "slt", 0 0, L_0x7f303fcea018;  1 drivers
v0x12210b0_0 .net "xorgate", 0 0, L_0x1283db0;  1 drivers
S_0x1059390 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1055430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12837c0 .functor AND 1, L_0x1285270, L_0x1283700, C4<1>, C4<1>;
L_0x12838b0 .functor XOR 1, L_0x1285270, L_0x1283700, C4<0>, C4<0>;
L_0x12839d0 .functor AND 1, L_0x12838b0, L_0x1285450, C4<1>, C4<1>;
L_0x1283ac0 .functor OR 1, L_0x12839d0, L_0x12837c0, C4<0>, C4<0>;
L_0x1283c20 .functor XOR 1, L_0x12838b0, L_0x1285450, C4<0>, C4<0>;
v0x1059580_0 .net "G", 0 0, L_0x12837c0;  1 drivers
v0x1059660_0 .net "P", 0 0, L_0x12838b0;  1 drivers
v0x10556e0_0 .net "PandCin", 0 0, L_0x12839d0;  1 drivers
v0x10557b0_0 .net "a", 0 0, L_0x1285270;  alias, 1 drivers
v0x105d3e0_0 .net "b", 0 0, L_0x1283700;  alias, 1 drivers
v0x105d4f0_0 .net "carryin", 0 0, L_0x1285450;  alias, 1 drivers
v0x105d5b0_0 .net "carryout", 0 0, L_0x1283ac0;  alias, 1 drivers
v0x105d670_0 .net "sum", 0 0, L_0x1283c20;  alias, 1 drivers
S_0x106d720 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1055430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1284160 .functor NOT 1, L_0x12841f0, C4<0>, C4<0>, C4<0>;
L_0x1284300 .functor NOT 1, L_0x1284390, C4<0>, C4<0>, C4<0>;
L_0x1284480 .functor NOT 1, L_0x12844f0, C4<0>, C4<0>, C4<0>;
L_0x12845e0 .functor AND 1, L_0x1284480, L_0x1284300, L_0x1284160, L_0x1283c20;
L_0x12847d0 .functor AND 1, L_0x1284480, L_0x1284300, L_0x1284840, L_0x1283db0;
L_0x12848e0 .functor AND 1, L_0x1284480, L_0x1284a20, L_0x1284160, L_0x7f303fcea018;
L_0x1284b10 .functor AND 1, L_0x1284480, L_0x1284b80, L_0x1284cb0, L_0x1284050;
L_0x1284da0 .functor AND 1, L_0x1284f30, L_0x1284300, L_0x1284160, L_0x1283f90;
L_0x1285020/0/0 .functor OR 1, L_0x12845e0, L_0x12847d0, L_0x12848e0, L_0x1284b10;
L_0x1285020/0/4 .functor OR 1, L_0x1284da0, C4<0>, C4<0>, C4<0>;
L_0x1285020 .functor OR 1, L_0x1285020/0/0, L_0x1285020/0/4, C4<0>, C4<0>;
v0x106da00_0 .net *"_s1", 0 0, L_0x12841f0;  1 drivers
v0x101ecf0_0 .net *"_s11", 0 0, L_0x1284b80;  1 drivers
v0x101edd0_0 .net *"_s13", 0 0, L_0x1284cb0;  1 drivers
v0x101ee90_0 .net *"_s15", 0 0, L_0x1284f30;  1 drivers
v0x101ef70_0 .net *"_s3", 0 0, L_0x1284390;  1 drivers
v0x1071ad0_0 .net *"_s5", 0 0, L_0x12844f0;  1 drivers
v0x1071bb0_0 .net *"_s7", 0 0, L_0x1284840;  1 drivers
v0x1071c90_0 .net *"_s9", 0 0, L_0x1284a20;  1 drivers
v0x1071d70_0 .net "a0", 0 0, L_0x1283c20;  alias, 1 drivers
v0x1062b00_0 .net "a1", 0 0, L_0x1283db0;  alias, 1 drivers
v0x1062ba0_0 .net "a2", 0 0, L_0x7f303fcea018;  alias, 1 drivers
v0x1062c60_0 .net "a3", 0 0, L_0x1284050;  alias, 1 drivers
v0x1062d20_0 .net "a4", 0 0, L_0x1283f90;  alias, 1 drivers
v0x1062de0_0 .net "addWire", 0 0, L_0x12845e0;  1 drivers
v0x121fea0_0 .net "nandWire", 0 0, L_0x1284b10;  1 drivers
v0x121ff40_0 .net "norWire", 0 0, L_0x1284da0;  1 drivers
v0x121ffe0_0 .net "ns0", 0 0, L_0x1284160;  1 drivers
v0x1220190_0 .net "ns1", 0 0, L_0x1284300;  1 drivers
v0x1220230_0 .net "ns2", 0 0, L_0x1284480;  1 drivers
v0x12202d0_0 .net "out", 0 0, L_0x1285020;  alias, 1 drivers
v0x1220370_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1220410_0 .net "sltWire", 0 0, L_0x12848e0;  1 drivers
v0x12204b0_0 .net "xorWire", 0 0, L_0x12847d0;  1 drivers
L_0x12841f0 .part v0x12052f0_0, 0, 1;
L_0x1284390 .part v0x12052f0_0, 1, 1;
L_0x12844f0 .part v0x12052f0_0, 2, 1;
L_0x1284840 .part v0x12052f0_0, 0, 1;
L_0x1284a20 .part v0x12052f0_0, 1, 1;
L_0x1284b80 .part v0x12052f0_0, 1, 1;
L_0x1284cb0 .part v0x12052f0_0, 0, 1;
L_0x1284f30 .part v0x12052f0_0, 2, 1;
S_0x12211e0 .scope generate, "genALUs[2]" "genALUs[2]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12213f0 .param/l "bit" 0 3 127, +C4<010>;
S_0x12214b0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x12211e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1283a40 .functor XOR 1, L_0x1286f10, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1285930 .functor NOR 1, L_0x1286e70, L_0x1286f10, C4<0>, C4<0>;
L_0x1285a30 .functor XOR 1, L_0x1286e70, L_0x1286f10, C4<0>, C4<0>;
L_0x1285af0 .functor NAND 1, L_0x1286e70, L_0x1286f10, C4<1>, C4<1>;
L_0x1285bf0 .functor XOR 1, v0x11c1cd0_0, L_0x1285930, C4<0>, C4<0>;
L_0x1285cb0 .functor XOR 1, v0x11c1cd0_0, L_0x1285af0, C4<0>, C4<0>;
v0x1223850_0 .net "a", 0 0, L_0x1286e70;  1 drivers
v0x1223940_0 .net "addSubtract", 0 0, L_0x12858c0;  1 drivers
v0x12239e0_0 .net "b", 0 0, L_0x1286f10;  1 drivers
v0x1223a80_0 .net "bOut", 0 0, L_0x1283a40;  1 drivers
v0x1223b50_0 .net "carryin", 0 0, L_0x1286fb0;  1 drivers
v0x1223c40_0 .net "carryout", 0 0, L_0x1285760;  1 drivers
v0x1223d10_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1223db0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1223ee0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1224120_0 .net "nandOut", 0 0, L_0x1285cb0;  1 drivers
v0x12241c0_0 .net "nandgate", 0 0, L_0x1285af0;  1 drivers
v0x1224260_0 .net "norOut", 0 0, L_0x1285bf0;  1 drivers
v0x1224300_0 .net "norgate", 0 0, L_0x1285930;  1 drivers
v0x12243a0_0 .net "result", 0 0, L_0x1286c20;  1 drivers
L_0x7f303fcea060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1224440_0 .net "slt", 0 0, L_0x7f303fcea060;  1 drivers
v0x12244e0_0 .net "xorgate", 0 0, L_0x1285a30;  1 drivers
S_0x12217b0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x12214b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1285580 .functor AND 1, L_0x1286e70, L_0x1283a40, C4<1>, C4<1>;
L_0x12855f0 .functor XOR 1, L_0x1286e70, L_0x1283a40, C4<0>, C4<0>;
L_0x12856f0 .functor AND 1, L_0x12855f0, L_0x1286fb0, C4<1>, C4<1>;
L_0x1285760 .functor OR 1, L_0x12856f0, L_0x1285580, C4<0>, C4<0>;
L_0x12858c0 .functor XOR 1, L_0x12855f0, L_0x1286fb0, C4<0>, C4<0>;
v0x1221a20_0 .net "G", 0 0, L_0x1285580;  1 drivers
v0x1221b00_0 .net "P", 0 0, L_0x12855f0;  1 drivers
v0x1221bc0_0 .net "PandCin", 0 0, L_0x12856f0;  1 drivers
v0x1221c90_0 .net "a", 0 0, L_0x1286e70;  alias, 1 drivers
v0x1221d50_0 .net "b", 0 0, L_0x1283a40;  alias, 1 drivers
v0x1221e60_0 .net "carryin", 0 0, L_0x1286fb0;  alias, 1 drivers
v0x1221f20_0 .net "carryout", 0 0, L_0x1285760;  alias, 1 drivers
v0x1221fe0_0 .net "sum", 0 0, L_0x12858c0;  alias, 1 drivers
S_0x1222140 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x12214b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1285dc0 .functor NOT 1, L_0x1285e30, C4<0>, C4<0>, C4<0>;
L_0x1285f20 .functor NOT 1, L_0x1285f90, C4<0>, C4<0>, C4<0>;
L_0x1286080 .functor NOT 1, L_0x12860f0, C4<0>, C4<0>, C4<0>;
L_0x12861e0 .functor AND 1, L_0x1286080, L_0x1285f20, L_0x1285dc0, L_0x12858c0;
L_0x12863d0 .functor AND 1, L_0x1286080, L_0x1285f20, L_0x1286440, L_0x1285a30;
L_0x12864e0 .functor AND 1, L_0x1286080, L_0x1286620, L_0x1285dc0, L_0x7f303fcea060;
L_0x1286710 .functor AND 1, L_0x1286080, L_0x1286780, L_0x12868b0, L_0x1285cb0;
L_0x12869a0 .functor AND 1, L_0x1286b30, L_0x1285f20, L_0x1285dc0, L_0x1285bf0;
L_0x1286c20/0/0 .functor OR 1, L_0x12861e0, L_0x12863d0, L_0x12864e0, L_0x1286710;
L_0x1286c20/0/4 .functor OR 1, L_0x12869a0, C4<0>, C4<0>, C4<0>;
L_0x1286c20 .functor OR 1, L_0x1286c20/0/0, L_0x1286c20/0/4, C4<0>, C4<0>;
v0x12223e0_0 .net *"_s1", 0 0, L_0x1285e30;  1 drivers
v0x12224c0_0 .net *"_s11", 0 0, L_0x1286780;  1 drivers
v0x12225a0_0 .net *"_s13", 0 0, L_0x12868b0;  1 drivers
v0x1222660_0 .net *"_s15", 0 0, L_0x1286b30;  1 drivers
v0x1222740_0 .net *"_s3", 0 0, L_0x1285f90;  1 drivers
v0x1222870_0 .net *"_s5", 0 0, L_0x12860f0;  1 drivers
v0x1222950_0 .net *"_s7", 0 0, L_0x1286440;  1 drivers
v0x1222a30_0 .net *"_s9", 0 0, L_0x1286620;  1 drivers
v0x1222b10_0 .net "a0", 0 0, L_0x12858c0;  alias, 1 drivers
v0x1222c40_0 .net "a1", 0 0, L_0x1285a30;  alias, 1 drivers
v0x1222ce0_0 .net "a2", 0 0, L_0x7f303fcea060;  alias, 1 drivers
v0x1222da0_0 .net "a3", 0 0, L_0x1285cb0;  alias, 1 drivers
v0x1222e60_0 .net "a4", 0 0, L_0x1285bf0;  alias, 1 drivers
v0x1222f20_0 .net "addWire", 0 0, L_0x12861e0;  1 drivers
v0x1222fe0_0 .net "nandWire", 0 0, L_0x1286710;  1 drivers
v0x12230a0_0 .net "norWire", 0 0, L_0x12869a0;  1 drivers
v0x1223160_0 .net "ns0", 0 0, L_0x1285dc0;  1 drivers
v0x1223310_0 .net "ns1", 0 0, L_0x1285f20;  1 drivers
v0x12233b0_0 .net "ns2", 0 0, L_0x1286080;  1 drivers
v0x1223450_0 .net "out", 0 0, L_0x1286c20;  alias, 1 drivers
v0x12234f0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12235b0_0 .net "sltWire", 0 0, L_0x12864e0;  1 drivers
v0x1223670_0 .net "xorWire", 0 0, L_0x12863d0;  1 drivers
L_0x1285e30 .part v0x12052f0_0, 0, 1;
L_0x1285f90 .part v0x12052f0_0, 1, 1;
L_0x12860f0 .part v0x12052f0_0, 2, 1;
L_0x1286440 .part v0x12052f0_0, 0, 1;
L_0x1286620 .part v0x12052f0_0, 1, 1;
L_0x1286780 .part v0x12052f0_0, 1, 1;
L_0x12868b0 .part v0x12052f0_0, 0, 1;
L_0x1286b30 .part v0x12052f0_0, 2, 1;
S_0x1224630 .scope generate, "genALUs[3]" "genALUs[3]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x11f04c0 .param/l "bit" 0 3 127, +C4<011>;
S_0x1224860 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1224630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1287130 .functor XOR 1, L_0x1288cf0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1287640 .functor NOR 1, L_0x1288bc0, L_0x1288cf0, C4<0>, C4<0>;
L_0x1287740 .functor XOR 1, L_0x1288bc0, L_0x1288cf0, C4<0>, C4<0>;
L_0x1287800 .functor NAND 1, L_0x1288bc0, L_0x1288cf0, C4<1>, C4<1>;
L_0x1287900 .functor XOR 1, v0x11c1cd0_0, L_0x1287640, C4<0>, C4<0>;
L_0x12879c0 .functor XOR 1, v0x11c1cd0_0, L_0x1287800, C4<0>, C4<0>;
v0x1226c30_0 .net "a", 0 0, L_0x1288bc0;  1 drivers
v0x1226d20_0 .net "addSubtract", 0 0, L_0x12875d0;  1 drivers
v0x1226dc0_0 .net "b", 0 0, L_0x1288cf0;  1 drivers
v0x1226e60_0 .net "bOut", 0 0, L_0x1287130;  1 drivers
v0x1226f30_0 .net "carryin", 0 0, L_0x1288e20;  1 drivers
v0x1227020_0 .net "carryout", 0 0, L_0x1287470;  1 drivers
v0x12270f0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1227190_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1227230_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1227360_0 .net "nandOut", 0 0, L_0x12879c0;  1 drivers
v0x1227430_0 .net "nandgate", 0 0, L_0x1287800;  1 drivers
v0x12274d0_0 .net "norOut", 0 0, L_0x1287900;  1 drivers
v0x12275a0_0 .net "norgate", 0 0, L_0x1287640;  1 drivers
v0x1227640_0 .net "result", 0 0, L_0x1288970;  1 drivers
L_0x7f303fcea0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1227710_0 .net "slt", 0 0, L_0x7f303fcea0a8;  1 drivers
v0x12277b0_0 .net "xorgate", 0 0, L_0x1287740;  1 drivers
S_0x1224b60 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1224860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12871f0 .functor AND 1, L_0x1288bc0, L_0x1287130, C4<1>, C4<1>;
L_0x12872b0 .functor XOR 1, L_0x1288bc0, L_0x1287130, C4<0>, C4<0>;
L_0x12873b0 .functor AND 1, L_0x12872b0, L_0x1288e20, C4<1>, C4<1>;
L_0x1287470 .functor OR 1, L_0x12873b0, L_0x12871f0, C4<0>, C4<0>;
L_0x12875d0 .functor XOR 1, L_0x12872b0, L_0x1288e20, C4<0>, C4<0>;
v0x1224e00_0 .net "G", 0 0, L_0x12871f0;  1 drivers
v0x1224ee0_0 .net "P", 0 0, L_0x12872b0;  1 drivers
v0x1224fa0_0 .net "PandCin", 0 0, L_0x12873b0;  1 drivers
v0x1225070_0 .net "a", 0 0, L_0x1288bc0;  alias, 1 drivers
v0x1225130_0 .net "b", 0 0, L_0x1287130;  alias, 1 drivers
v0x1225240_0 .net "carryin", 0 0, L_0x1288e20;  alias, 1 drivers
v0x1225300_0 .net "carryout", 0 0, L_0x1287470;  alias, 1 drivers
v0x12253c0_0 .net "sum", 0 0, L_0x12875d0;  alias, 1 drivers
S_0x1225520 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1224860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1287b10 .functor NOT 1, L_0x1287b80, C4<0>, C4<0>, C4<0>;
L_0x1287c70 .functor NOT 1, L_0x1287ce0, C4<0>, C4<0>, C4<0>;
L_0x1287dd0 .functor NOT 1, L_0x1287e40, C4<0>, C4<0>, C4<0>;
L_0x1287f30 .functor AND 1, L_0x1287dd0, L_0x1287c70, L_0x1287b10, L_0x12875d0;
L_0x1288120 .functor AND 1, L_0x1287dd0, L_0x1287c70, L_0x1288190, L_0x1287740;
L_0x1288230 .functor AND 1, L_0x1287dd0, L_0x1288370, L_0x1287b10, L_0x7f303fcea0a8;
L_0x1288460 .functor AND 1, L_0x1287dd0, L_0x12884d0, L_0x1288600, L_0x12879c0;
L_0x12886f0 .functor AND 1, L_0x1288880, L_0x1287c70, L_0x1287b10, L_0x1287900;
L_0x1288970/0/0 .functor OR 1, L_0x1287f30, L_0x1288120, L_0x1288230, L_0x1288460;
L_0x1288970/0/4 .functor OR 1, L_0x12886f0, C4<0>, C4<0>, C4<0>;
L_0x1288970 .functor OR 1, L_0x1288970/0/0, L_0x1288970/0/4, C4<0>, C4<0>;
v0x12257c0_0 .net *"_s1", 0 0, L_0x1287b80;  1 drivers
v0x12258a0_0 .net *"_s11", 0 0, L_0x12884d0;  1 drivers
v0x1225980_0 .net *"_s13", 0 0, L_0x1288600;  1 drivers
v0x1225a40_0 .net *"_s15", 0 0, L_0x1288880;  1 drivers
v0x1225b20_0 .net *"_s3", 0 0, L_0x1287ce0;  1 drivers
v0x1225c50_0 .net *"_s5", 0 0, L_0x1287e40;  1 drivers
v0x1225d30_0 .net *"_s7", 0 0, L_0x1288190;  1 drivers
v0x1225e10_0 .net *"_s9", 0 0, L_0x1288370;  1 drivers
v0x1225ef0_0 .net "a0", 0 0, L_0x12875d0;  alias, 1 drivers
v0x1226020_0 .net "a1", 0 0, L_0x1287740;  alias, 1 drivers
v0x12260c0_0 .net "a2", 0 0, L_0x7f303fcea0a8;  alias, 1 drivers
v0x1226180_0 .net "a3", 0 0, L_0x12879c0;  alias, 1 drivers
v0x1226240_0 .net "a4", 0 0, L_0x1287900;  alias, 1 drivers
v0x1226300_0 .net "addWire", 0 0, L_0x1287f30;  1 drivers
v0x12263c0_0 .net "nandWire", 0 0, L_0x1288460;  1 drivers
v0x1226480_0 .net "norWire", 0 0, L_0x12886f0;  1 drivers
v0x1226540_0 .net "ns0", 0 0, L_0x1287b10;  1 drivers
v0x12266f0_0 .net "ns1", 0 0, L_0x1287c70;  1 drivers
v0x1226790_0 .net "ns2", 0 0, L_0x1287dd0;  1 drivers
v0x1226830_0 .net "out", 0 0, L_0x1288970;  alias, 1 drivers
v0x12268d0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1226990_0 .net "sltWire", 0 0, L_0x1288230;  1 drivers
v0x1226a50_0 .net "xorWire", 0 0, L_0x1288120;  1 drivers
L_0x1287b80 .part v0x12052f0_0, 0, 1;
L_0x1287ce0 .part v0x12052f0_0, 1, 1;
L_0x1287e40 .part v0x12052f0_0, 2, 1;
L_0x1288190 .part v0x12052f0_0, 0, 1;
L_0x1288370 .part v0x12052f0_0, 1, 1;
L_0x12884d0 .part v0x12052f0_0, 1, 1;
L_0x1288600 .part v0x12052f0_0, 0, 1;
L_0x1288880 .part v0x12052f0_0, 2, 1;
S_0x1227900 .scope generate, "genALUs[4]" "genALUs[4]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1227ac0 .param/l "bit" 0 3 127, +C4<0100>;
S_0x1227b80 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1227900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1288f50 .functor XOR 1, L_0x128a960, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12893c0 .functor NOR 1, L_0x128a8c0, L_0x128a960, C4<0>, C4<0>;
L_0x12894c0 .functor XOR 1, L_0x128a8c0, L_0x128a960, C4<0>, C4<0>;
L_0x1289580 .functor NAND 1, L_0x128a8c0, L_0x128a960, C4<1>, C4<1>;
L_0x1289680 .functor XOR 1, v0x11c1cd0_0, L_0x12893c0, C4<0>, C4<0>;
L_0x1289740 .functor XOR 1, v0x11c1cd0_0, L_0x1289580, C4<0>, C4<0>;
v0x1229f50_0 .net "a", 0 0, L_0x128a8c0;  1 drivers
v0x122a040_0 .net "addSubtract", 0 0, L_0x1289350;  1 drivers
v0x122a0e0_0 .net "b", 0 0, L_0x128a960;  1 drivers
v0x122a180_0 .net "bOut", 0 0, L_0x1288f50;  1 drivers
v0x122a250_0 .net "carryin", 0 0, L_0x128aa00;  1 drivers
v0x122a340_0 .net "carryout", 0 0, L_0x12891f0;  1 drivers
v0x122a410_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x122a5c0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x122a660_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x122a700_0 .net "nandOut", 0 0, L_0x1289740;  1 drivers
v0x122a7d0_0 .net "nandgate", 0 0, L_0x1289580;  1 drivers
v0x122a870_0 .net "norOut", 0 0, L_0x1289680;  1 drivers
v0x122a940_0 .net "norgate", 0 0, L_0x12893c0;  1 drivers
v0x122a9e0_0 .net "result", 0 0, L_0x128a670;  1 drivers
L_0x7f303fcea0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122aab0_0 .net "slt", 0 0, L_0x7f303fcea0f0;  1 drivers
v0x122ab50_0 .net "xorgate", 0 0, L_0x12894c0;  1 drivers
S_0x1227e80 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1227b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1288fc0 .functor AND 1, L_0x128a8c0, L_0x1288f50, C4<1>, C4<1>;
L_0x1289030 .functor XOR 1, L_0x128a8c0, L_0x1288f50, C4<0>, C4<0>;
L_0x1289130 .functor AND 1, L_0x1289030, L_0x128aa00, C4<1>, C4<1>;
L_0x12891f0 .functor OR 1, L_0x1289130, L_0x1288fc0, C4<0>, C4<0>;
L_0x1289350 .functor XOR 1, L_0x1289030, L_0x128aa00, C4<0>, C4<0>;
v0x1228120_0 .net "G", 0 0, L_0x1288fc0;  1 drivers
v0x1228200_0 .net "P", 0 0, L_0x1289030;  1 drivers
v0x12282c0_0 .net "PandCin", 0 0, L_0x1289130;  1 drivers
v0x1228390_0 .net "a", 0 0, L_0x128a8c0;  alias, 1 drivers
v0x1228450_0 .net "b", 0 0, L_0x1288f50;  alias, 1 drivers
v0x1228560_0 .net "carryin", 0 0, L_0x128aa00;  alias, 1 drivers
v0x1228620_0 .net "carryout", 0 0, L_0x12891f0;  alias, 1 drivers
v0x12286e0_0 .net "sum", 0 0, L_0x1289350;  alias, 1 drivers
S_0x1228840 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1227b80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1289850 .functor NOT 1, L_0x12898c0, C4<0>, C4<0>, C4<0>;
L_0x12899b0 .functor NOT 1, L_0x1289a20, C4<0>, C4<0>, C4<0>;
L_0x1289b10 .functor NOT 1, L_0x1289b80, C4<0>, C4<0>, C4<0>;
L_0x1289c70 .functor AND 1, L_0x1289b10, L_0x12899b0, L_0x1289850, L_0x1289350;
L_0x1289e60 .functor AND 1, L_0x1289b10, L_0x12899b0, L_0x1289ed0, L_0x12894c0;
L_0x1289f70 .functor AND 1, L_0x1289b10, L_0x128a070, L_0x1289850, L_0x7f303fcea0f0;
L_0x128a160 .functor AND 1, L_0x1289b10, L_0x128a1d0, L_0x128a300, L_0x1289740;
L_0x128a3f0 .functor AND 1, L_0x128a580, L_0x12899b0, L_0x1289850, L_0x1289680;
L_0x128a670/0/0 .functor OR 1, L_0x1289c70, L_0x1289e60, L_0x1289f70, L_0x128a160;
L_0x128a670/0/4 .functor OR 1, L_0x128a3f0, C4<0>, C4<0>, C4<0>;
L_0x128a670 .functor OR 1, L_0x128a670/0/0, L_0x128a670/0/4, C4<0>, C4<0>;
v0x1228ae0_0 .net *"_s1", 0 0, L_0x12898c0;  1 drivers
v0x1228bc0_0 .net *"_s11", 0 0, L_0x128a1d0;  1 drivers
v0x1228ca0_0 .net *"_s13", 0 0, L_0x128a300;  1 drivers
v0x1228d60_0 .net *"_s15", 0 0, L_0x128a580;  1 drivers
v0x1228e40_0 .net *"_s3", 0 0, L_0x1289a20;  1 drivers
v0x1228f70_0 .net *"_s5", 0 0, L_0x1289b80;  1 drivers
v0x1229050_0 .net *"_s7", 0 0, L_0x1289ed0;  1 drivers
v0x1229130_0 .net *"_s9", 0 0, L_0x128a070;  1 drivers
v0x1229210_0 .net "a0", 0 0, L_0x1289350;  alias, 1 drivers
v0x1229340_0 .net "a1", 0 0, L_0x12894c0;  alias, 1 drivers
v0x12293e0_0 .net "a2", 0 0, L_0x7f303fcea0f0;  alias, 1 drivers
v0x12294a0_0 .net "a3", 0 0, L_0x1289740;  alias, 1 drivers
v0x1229560_0 .net "a4", 0 0, L_0x1289680;  alias, 1 drivers
v0x1229620_0 .net "addWire", 0 0, L_0x1289c70;  1 drivers
v0x12296e0_0 .net "nandWire", 0 0, L_0x128a160;  1 drivers
v0x12297a0_0 .net "norWire", 0 0, L_0x128a3f0;  1 drivers
v0x1229860_0 .net "ns0", 0 0, L_0x1289850;  1 drivers
v0x1229a10_0 .net "ns1", 0 0, L_0x12899b0;  1 drivers
v0x1229ab0_0 .net "ns2", 0 0, L_0x1289b10;  1 drivers
v0x1229b50_0 .net "out", 0 0, L_0x128a670;  alias, 1 drivers
v0x1229bf0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1229cb0_0 .net "sltWire", 0 0, L_0x1289f70;  1 drivers
v0x1229d70_0 .net "xorWire", 0 0, L_0x1289e60;  1 drivers
L_0x12898c0 .part v0x12052f0_0, 0, 1;
L_0x1289a20 .part v0x12052f0_0, 1, 1;
L_0x1289b80 .part v0x12052f0_0, 2, 1;
L_0x1289ed0 .part v0x12052f0_0, 0, 1;
L_0x128a070 .part v0x12052f0_0, 1, 1;
L_0x128a1d0 .part v0x12052f0_0, 1, 1;
L_0x128a300 .part v0x12052f0_0, 0, 1;
L_0x128a580 .part v0x12052f0_0, 2, 1;
S_0x122aca0 .scope generate, "genALUs[5]" "genALUs[5]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x122ae60 .param/l "bit" 0 3 127, +C4<0101>;
S_0x122af20 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x122aca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x128ac30 .functor XOR 1, L_0x128c630, v0x11c1c10_0, C4<0>, C4<0>;
L_0x128b050 .functor NOR 1, L_0x128c590, L_0x128c630, C4<0>, C4<0>;
L_0x128b150 .functor XOR 1, L_0x128c590, L_0x128c630, C4<0>, C4<0>;
L_0x128b210 .functor NAND 1, L_0x128c590, L_0x128c630, C4<1>, C4<1>;
L_0x128b310 .functor XOR 1, v0x11c1cd0_0, L_0x128b050, C4<0>, C4<0>;
L_0x128b3d0 .functor XOR 1, v0x11c1cd0_0, L_0x128b210, C4<0>, C4<0>;
v0x122d250_0 .net "a", 0 0, L_0x128c590;  1 drivers
v0x122d340_0 .net "addSubtract", 0 0, L_0x128afe0;  1 drivers
v0x122d430_0 .net "b", 0 0, L_0x128c630;  1 drivers
v0x122d4d0_0 .net "bOut", 0 0, L_0x128ac30;  1 drivers
v0x122d5a0_0 .net "carryin", 0 0, L_0x128c750;  1 drivers
v0x122d690_0 .net "carryout", 0 0, L_0x128ae80;  1 drivers
v0x122d760_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x122d800_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x122d8a0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x122d9d0_0 .net "nandOut", 0 0, L_0x128b3d0;  1 drivers
v0x122daa0_0 .net "nandgate", 0 0, L_0x128b210;  1 drivers
v0x122db40_0 .net "norOut", 0 0, L_0x128b310;  1 drivers
v0x122dc10_0 .net "norgate", 0 0, L_0x128b050;  1 drivers
v0x122dcb0_0 .net "result", 0 0, L_0x128c340;  1 drivers
L_0x7f303fcea138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x122dd80_0 .net "slt", 0 0, L_0x7f303fcea138;  1 drivers
v0x122de20_0 .net "xorgate", 0 0, L_0x128b150;  1 drivers
S_0x122b220 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x122af20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128aca0 .functor AND 1, L_0x128c590, L_0x128ac30, C4<1>, C4<1>;
L_0x128ad10 .functor XOR 1, L_0x128c590, L_0x128ac30, C4<0>, C4<0>;
L_0x128ae10 .functor AND 1, L_0x128ad10, L_0x128c750, C4<1>, C4<1>;
L_0x128ae80 .functor OR 1, L_0x128ae10, L_0x128aca0, C4<0>, C4<0>;
L_0x128afe0 .functor XOR 1, L_0x128ad10, L_0x128c750, C4<0>, C4<0>;
v0x122b4c0_0 .net "G", 0 0, L_0x128aca0;  1 drivers
v0x122b5a0_0 .net "P", 0 0, L_0x128ad10;  1 drivers
v0x122b660_0 .net "PandCin", 0 0, L_0x128ae10;  1 drivers
v0x122b730_0 .net "a", 0 0, L_0x128c590;  alias, 1 drivers
v0x122b7f0_0 .net "b", 0 0, L_0x128ac30;  alias, 1 drivers
v0x122b900_0 .net "carryin", 0 0, L_0x128c750;  alias, 1 drivers
v0x122b9c0_0 .net "carryout", 0 0, L_0x128ae80;  alias, 1 drivers
v0x122ba80_0 .net "sum", 0 0, L_0x128afe0;  alias, 1 drivers
S_0x122bbe0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x122af20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x128b4e0 .functor NOT 1, L_0x128b550, C4<0>, C4<0>, C4<0>;
L_0x128b640 .functor NOT 1, L_0x128b6b0, C4<0>, C4<0>, C4<0>;
L_0x128b7a0 .functor NOT 1, L_0x128b810, C4<0>, C4<0>, C4<0>;
L_0x128b900 .functor AND 1, L_0x128b7a0, L_0x128b640, L_0x128b4e0, L_0x128afe0;
L_0x128baf0 .functor AND 1, L_0x128b7a0, L_0x128b640, L_0x128bb60, L_0x128b150;
L_0x128bc00 .functor AND 1, L_0x128b7a0, L_0x128bd40, L_0x128b4e0, L_0x7f303fcea138;
L_0x128be30 .functor AND 1, L_0x128b7a0, L_0x128bea0, L_0x128bfd0, L_0x128b3d0;
L_0x128c0c0 .functor AND 1, L_0x128c250, L_0x128b640, L_0x128b4e0, L_0x128b310;
L_0x128c340/0/0 .functor OR 1, L_0x128b900, L_0x128baf0, L_0x128bc00, L_0x128be30;
L_0x128c340/0/4 .functor OR 1, L_0x128c0c0, C4<0>, C4<0>, C4<0>;
L_0x128c340 .functor OR 1, L_0x128c340/0/0, L_0x128c340/0/4, C4<0>, C4<0>;
v0x122be80_0 .net *"_s1", 0 0, L_0x128b550;  1 drivers
v0x122bf60_0 .net *"_s11", 0 0, L_0x128bea0;  1 drivers
v0x122c040_0 .net *"_s13", 0 0, L_0x128bfd0;  1 drivers
v0x122c100_0 .net *"_s15", 0 0, L_0x128c250;  1 drivers
v0x122c1e0_0 .net *"_s3", 0 0, L_0x128b6b0;  1 drivers
v0x122c310_0 .net *"_s5", 0 0, L_0x128b810;  1 drivers
v0x122c3f0_0 .net *"_s7", 0 0, L_0x128bb60;  1 drivers
v0x122c4d0_0 .net *"_s9", 0 0, L_0x128bd40;  1 drivers
v0x122c5b0_0 .net "a0", 0 0, L_0x128afe0;  alias, 1 drivers
v0x122c6e0_0 .net "a1", 0 0, L_0x128b150;  alias, 1 drivers
v0x122c780_0 .net "a2", 0 0, L_0x7f303fcea138;  alias, 1 drivers
v0x122c840_0 .net "a3", 0 0, L_0x128b3d0;  alias, 1 drivers
v0x122c900_0 .net "a4", 0 0, L_0x128b310;  alias, 1 drivers
v0x122c9c0_0 .net "addWire", 0 0, L_0x128b900;  1 drivers
v0x122ca80_0 .net "nandWire", 0 0, L_0x128be30;  1 drivers
v0x122cb40_0 .net "norWire", 0 0, L_0x128c0c0;  1 drivers
v0x122cc00_0 .net "ns0", 0 0, L_0x128b4e0;  1 drivers
v0x122cdb0_0 .net "ns1", 0 0, L_0x128b640;  1 drivers
v0x122ce50_0 .net "ns2", 0 0, L_0x128b7a0;  1 drivers
v0x122cef0_0 .net "out", 0 0, L_0x128c340;  alias, 1 drivers
v0x122cf90_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x122d030_0 .net "sltWire", 0 0, L_0x128bc00;  1 drivers
v0x122d0d0_0 .net "xorWire", 0 0, L_0x128baf0;  1 drivers
L_0x128b550 .part v0x12052f0_0, 0, 1;
L_0x128b6b0 .part v0x12052f0_0, 1, 1;
L_0x128b810 .part v0x12052f0_0, 2, 1;
L_0x128bb60 .part v0x12052f0_0, 0, 1;
L_0x128bd40 .part v0x12052f0_0, 1, 1;
L_0x128bea0 .part v0x12052f0_0, 1, 1;
L_0x128bfd0 .part v0x12052f0_0, 0, 1;
L_0x128c250 .part v0x12052f0_0, 2, 1;
S_0x122df70 .scope generate, "genALUs[6]" "genALUs[6]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12213a0 .param/l "bit" 0 3 127, +C4<0110>;
S_0x122e230 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x122df70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x128abc0 .functor XOR 1, L_0x128e350, v0x11c1c10_0, C4<0>, C4<0>;
L_0x128cd20 .functor NOR 1, L_0x128e220, L_0x128e350, C4<0>, C4<0>;
L_0x128ce20 .functor XOR 1, L_0x128e220, L_0x128e350, C4<0>, C4<0>;
L_0x128cee0 .functor NAND 1, L_0x128e220, L_0x128e350, C4<1>, C4<1>;
L_0x128cfe0 .functor XOR 1, v0x11c1cd0_0, L_0x128cd20, C4<0>, C4<0>;
L_0x128d0a0 .functor XOR 1, v0x11c1cd0_0, L_0x128cee0, C4<0>, C4<0>;
v0x1230600_0 .net "a", 0 0, L_0x128e220;  1 drivers
v0x12306f0_0 .net "addSubtract", 0 0, L_0x128ccb0;  1 drivers
v0x1230790_0 .net "b", 0 0, L_0x128e350;  1 drivers
v0x1230830_0 .net "bOut", 0 0, L_0x128abc0;  1 drivers
v0x1230900_0 .net "carryin", 0 0, L_0x128e3f0;  1 drivers
v0x12309f0_0 .net "carryout", 0 0, L_0x128cb50;  1 drivers
v0x1230ac0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1230b60_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1230d10_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1224010_0 .net "nandOut", 0 0, L_0x128d0a0;  1 drivers
v0x1230fc0_0 .net "nandgate", 0 0, L_0x128cee0;  1 drivers
v0x1231060_0 .net "norOut", 0 0, L_0x128cfe0;  1 drivers
v0x1231100_0 .net "norgate", 0 0, L_0x128cd20;  1 drivers
v0x12311a0_0 .net "result", 0 0, L_0x128dfd0;  1 drivers
L_0x7f303fcea180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1231270_0 .net "slt", 0 0, L_0x7f303fcea180;  1 drivers
v0x1231310_0 .net "xorgate", 0 0, L_0x128ce20;  1 drivers
S_0x122e530 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x122e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128c8d0 .functor AND 1, L_0x128e220, L_0x128abc0, C4<1>, C4<1>;
L_0x128c990 .functor XOR 1, L_0x128e220, L_0x128abc0, C4<0>, C4<0>;
L_0x128ca90 .functor AND 1, L_0x128c990, L_0x128e3f0, C4<1>, C4<1>;
L_0x128cb50 .functor OR 1, L_0x128ca90, L_0x128c8d0, C4<0>, C4<0>;
L_0x128ccb0 .functor XOR 1, L_0x128c990, L_0x128e3f0, C4<0>, C4<0>;
v0x122e7d0_0 .net "G", 0 0, L_0x128c8d0;  1 drivers
v0x122e8b0_0 .net "P", 0 0, L_0x128c990;  1 drivers
v0x122e970_0 .net "PandCin", 0 0, L_0x128ca90;  1 drivers
v0x122ea40_0 .net "a", 0 0, L_0x128e220;  alias, 1 drivers
v0x122eb00_0 .net "b", 0 0, L_0x128abc0;  alias, 1 drivers
v0x122ec10_0 .net "carryin", 0 0, L_0x128e3f0;  alias, 1 drivers
v0x122ecd0_0 .net "carryout", 0 0, L_0x128cb50;  alias, 1 drivers
v0x122ed90_0 .net "sum", 0 0, L_0x128ccb0;  alias, 1 drivers
S_0x122eef0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x122e230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x128d1b0 .functor NOT 1, L_0x128d220, C4<0>, C4<0>, C4<0>;
L_0x128d310 .functor NOT 1, L_0x128d380, C4<0>, C4<0>, C4<0>;
L_0x128d470 .functor NOT 1, L_0x128d4e0, C4<0>, C4<0>, C4<0>;
L_0x128d5d0 .functor AND 1, L_0x128d470, L_0x128d310, L_0x128d1b0, L_0x128ccb0;
L_0x128d7c0 .functor AND 1, L_0x128d470, L_0x128d310, L_0x128d830, L_0x128ce20;
L_0x128d8d0 .functor AND 1, L_0x128d470, L_0x128d9d0, L_0x128d1b0, L_0x7f303fcea180;
L_0x128dac0 .functor AND 1, L_0x128d470, L_0x128db30, L_0x128dc60, L_0x128d0a0;
L_0x128dd50 .functor AND 1, L_0x128dee0, L_0x128d310, L_0x128d1b0, L_0x128cfe0;
L_0x128dfd0/0/0 .functor OR 1, L_0x128d5d0, L_0x128d7c0, L_0x128d8d0, L_0x128dac0;
L_0x128dfd0/0/4 .functor OR 1, L_0x128dd50, C4<0>, C4<0>, C4<0>;
L_0x128dfd0 .functor OR 1, L_0x128dfd0/0/0, L_0x128dfd0/0/4, C4<0>, C4<0>;
v0x122f190_0 .net *"_s1", 0 0, L_0x128d220;  1 drivers
v0x122f270_0 .net *"_s11", 0 0, L_0x128db30;  1 drivers
v0x122f350_0 .net *"_s13", 0 0, L_0x128dc60;  1 drivers
v0x122f410_0 .net *"_s15", 0 0, L_0x128dee0;  1 drivers
v0x122f4f0_0 .net *"_s3", 0 0, L_0x128d380;  1 drivers
v0x122f620_0 .net *"_s5", 0 0, L_0x128d4e0;  1 drivers
v0x122f700_0 .net *"_s7", 0 0, L_0x128d830;  1 drivers
v0x122f7e0_0 .net *"_s9", 0 0, L_0x128d9d0;  1 drivers
v0x122f8c0_0 .net "a0", 0 0, L_0x128ccb0;  alias, 1 drivers
v0x122f9f0_0 .net "a1", 0 0, L_0x128ce20;  alias, 1 drivers
v0x122fa90_0 .net "a2", 0 0, L_0x7f303fcea180;  alias, 1 drivers
v0x122fb50_0 .net "a3", 0 0, L_0x128d0a0;  alias, 1 drivers
v0x122fc10_0 .net "a4", 0 0, L_0x128cfe0;  alias, 1 drivers
v0x122fcd0_0 .net "addWire", 0 0, L_0x128d5d0;  1 drivers
v0x122fd90_0 .net "nandWire", 0 0, L_0x128dac0;  1 drivers
v0x122fe50_0 .net "norWire", 0 0, L_0x128dd50;  1 drivers
v0x122ff10_0 .net "ns0", 0 0, L_0x128d1b0;  1 drivers
v0x12300c0_0 .net "ns1", 0 0, L_0x128d310;  1 drivers
v0x1230160_0 .net "ns2", 0 0, L_0x128d470;  1 drivers
v0x1230200_0 .net "out", 0 0, L_0x128dfd0;  alias, 1 drivers
v0x12302a0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1230360_0 .net "sltWire", 0 0, L_0x128d8d0;  1 drivers
v0x1230420_0 .net "xorWire", 0 0, L_0x128d7c0;  1 drivers
L_0x128d220 .part v0x12052f0_0, 0, 1;
L_0x128d380 .part v0x12052f0_0, 1, 1;
L_0x128d4e0 .part v0x12052f0_0, 2, 1;
L_0x128d830 .part v0x12052f0_0, 0, 1;
L_0x128d9d0 .part v0x12052f0_0, 1, 1;
L_0x128db30 .part v0x12052f0_0, 1, 1;
L_0x128dc60 .part v0x12052f0_0, 0, 1;
L_0x128dee0 .part v0x12052f0_0, 2, 1;
S_0x1231460 .scope generate, "genALUs[7]" "genALUs[7]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1231620 .param/l "bit" 0 3 127, +C4<0111>;
S_0x12316e0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1231460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x128e2c0 .functor XOR 1, L_0x1290100, v0x11c1c10_0, C4<0>, C4<0>;
L_0x128ea10 .functor NOR 1, L_0x128ff50, L_0x1290100, C4<0>, C4<0>;
L_0x128eb10 .functor XOR 1, L_0x128ff50, L_0x1290100, C4<0>, C4<0>;
L_0x128ebd0 .functor NAND 1, L_0x128ff50, L_0x1290100, C4<1>, C4<1>;
L_0x128ecd0 .functor XOR 1, v0x11c1cd0_0, L_0x128ea10, C4<0>, C4<0>;
L_0x128ed90 .functor XOR 1, v0x11c1cd0_0, L_0x128ebd0, C4<0>, C4<0>;
v0x1233ab0_0 .net "a", 0 0, L_0x128ff50;  1 drivers
v0x1233ba0_0 .net "addSubtract", 0 0, L_0x128e9a0;  1 drivers
v0x1233c40_0 .net "b", 0 0, L_0x1290100;  1 drivers
v0x1233ce0_0 .net "bOut", 0 0, L_0x128e2c0;  1 drivers
v0x1233db0_0 .net "carryin", 0 0, L_0x128e520;  1 drivers
v0x1233ea0_0 .net "carryout", 0 0, L_0x128e840;  1 drivers
v0x1233f70_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1234010_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12340b0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12341e0_0 .net "nandOut", 0 0, L_0x128ed90;  1 drivers
v0x12342b0_0 .net "nandgate", 0 0, L_0x128ebd0;  1 drivers
v0x1234350_0 .net "norOut", 0 0, L_0x128ecd0;  1 drivers
v0x1234420_0 .net "norgate", 0 0, L_0x128ea10;  1 drivers
v0x12344c0_0 .net "result", 0 0, L_0x128fd00;  1 drivers
L_0x7f303fcea1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1234590_0 .net "slt", 0 0, L_0x7f303fcea1c8;  1 drivers
v0x1234630_0 .net "xorgate", 0 0, L_0x128eb10;  1 drivers
S_0x12319e0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x12316e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128e5c0 .functor AND 1, L_0x128ff50, L_0x128e2c0, C4<1>, C4<1>;
L_0x128e680 .functor XOR 1, L_0x128ff50, L_0x128e2c0, C4<0>, C4<0>;
L_0x128e780 .functor AND 1, L_0x128e680, L_0x128e520, C4<1>, C4<1>;
L_0x128e840 .functor OR 1, L_0x128e780, L_0x128e5c0, C4<0>, C4<0>;
L_0x128e9a0 .functor XOR 1, L_0x128e680, L_0x128e520, C4<0>, C4<0>;
v0x1231c80_0 .net "G", 0 0, L_0x128e5c0;  1 drivers
v0x1231d60_0 .net "P", 0 0, L_0x128e680;  1 drivers
v0x1231e20_0 .net "PandCin", 0 0, L_0x128e780;  1 drivers
v0x1231ef0_0 .net "a", 0 0, L_0x128ff50;  alias, 1 drivers
v0x1231fb0_0 .net "b", 0 0, L_0x128e2c0;  alias, 1 drivers
v0x12320c0_0 .net "carryin", 0 0, L_0x128e520;  alias, 1 drivers
v0x1232180_0 .net "carryout", 0 0, L_0x128e840;  alias, 1 drivers
v0x1232240_0 .net "sum", 0 0, L_0x128e9a0;  alias, 1 drivers
S_0x12323a0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x12316e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x128eea0 .functor NOT 1, L_0x128ef10, C4<0>, C4<0>, C4<0>;
L_0x128f000 .functor NOT 1, L_0x128f070, C4<0>, C4<0>, C4<0>;
L_0x128f160 .functor NOT 1, L_0x128f1d0, C4<0>, C4<0>, C4<0>;
L_0x128f2c0 .functor AND 1, L_0x128f160, L_0x128f000, L_0x128eea0, L_0x128e9a0;
L_0x128f4b0 .functor AND 1, L_0x128f160, L_0x128f000, L_0x128f520, L_0x128eb10;
L_0x128f5c0 .functor AND 1, L_0x128f160, L_0x128f700, L_0x128eea0, L_0x7f303fcea1c8;
L_0x128f7f0 .functor AND 1, L_0x128f160, L_0x128f860, L_0x128f990, L_0x128ed90;
L_0x128fa80 .functor AND 1, L_0x128fc10, L_0x128f000, L_0x128eea0, L_0x128ecd0;
L_0x128fd00/0/0 .functor OR 1, L_0x128f2c0, L_0x128f4b0, L_0x128f5c0, L_0x128f7f0;
L_0x128fd00/0/4 .functor OR 1, L_0x128fa80, C4<0>, C4<0>, C4<0>;
L_0x128fd00 .functor OR 1, L_0x128fd00/0/0, L_0x128fd00/0/4, C4<0>, C4<0>;
v0x1232640_0 .net *"_s1", 0 0, L_0x128ef10;  1 drivers
v0x1232720_0 .net *"_s11", 0 0, L_0x128f860;  1 drivers
v0x1232800_0 .net *"_s13", 0 0, L_0x128f990;  1 drivers
v0x12328c0_0 .net *"_s15", 0 0, L_0x128fc10;  1 drivers
v0x12329a0_0 .net *"_s3", 0 0, L_0x128f070;  1 drivers
v0x1232ad0_0 .net *"_s5", 0 0, L_0x128f1d0;  1 drivers
v0x1232bb0_0 .net *"_s7", 0 0, L_0x128f520;  1 drivers
v0x1232c90_0 .net *"_s9", 0 0, L_0x128f700;  1 drivers
v0x1232d70_0 .net "a0", 0 0, L_0x128e9a0;  alias, 1 drivers
v0x1232ea0_0 .net "a1", 0 0, L_0x128eb10;  alias, 1 drivers
v0x1232f40_0 .net "a2", 0 0, L_0x7f303fcea1c8;  alias, 1 drivers
v0x1233000_0 .net "a3", 0 0, L_0x128ed90;  alias, 1 drivers
v0x12330c0_0 .net "a4", 0 0, L_0x128ecd0;  alias, 1 drivers
v0x1233180_0 .net "addWire", 0 0, L_0x128f2c0;  1 drivers
v0x1233240_0 .net "nandWire", 0 0, L_0x128f7f0;  1 drivers
v0x1233300_0 .net "norWire", 0 0, L_0x128fa80;  1 drivers
v0x12333c0_0 .net "ns0", 0 0, L_0x128eea0;  1 drivers
v0x1233570_0 .net "ns1", 0 0, L_0x128f000;  1 drivers
v0x1233610_0 .net "ns2", 0 0, L_0x128f160;  1 drivers
v0x12336b0_0 .net "out", 0 0, L_0x128fd00;  alias, 1 drivers
v0x1233750_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1233810_0 .net "sltWire", 0 0, L_0x128f5c0;  1 drivers
v0x12338d0_0 .net "xorWire", 0 0, L_0x128f4b0;  1 drivers
L_0x128ef10 .part v0x12052f0_0, 0, 1;
L_0x128f070 .part v0x12052f0_0, 1, 1;
L_0x128f1d0 .part v0x12052f0_0, 2, 1;
L_0x128f520 .part v0x12052f0_0, 0, 1;
L_0x128f700 .part v0x12052f0_0, 1, 1;
L_0x128f860 .part v0x12052f0_0, 1, 1;
L_0x128f990 .part v0x12052f0_0, 0, 1;
L_0x128fc10 .part v0x12052f0_0, 2, 1;
S_0x1234780 .scope generate, "genALUs[8]" "genALUs[8]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1234940 .param/l "bit" 0 3 127, +C4<01000>;
S_0x1234a00 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1234780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x122c670 .functor XOR 1, L_0x12902b0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1290420 .functor NOR 1, L_0x127e8d0, L_0x12902b0, C4<0>, C4<0>;
L_0x1290570 .functor XOR 1, L_0x127e8d0, L_0x12902b0, C4<0>, C4<0>;
L_0x1290630 .functor NAND 1, L_0x127e8d0, L_0x12902b0, C4<1>, C4<1>;
L_0x1290730 .functor XOR 1, v0x11c1cd0_0, L_0x1290420, C4<0>, C4<0>;
L_0x12907f0 .functor XOR 1, v0x11c1cd0_0, L_0x1290630, C4<0>, C4<0>;
v0x1236dd0_0 .net "a", 0 0, L_0x127e8d0;  1 drivers
v0x1236ec0_0 .net "addSubtract", 0 0, L_0x12903b0;  1 drivers
v0x1236f60_0 .net "b", 0 0, L_0x12902b0;  1 drivers
v0x1237000_0 .net "bOut", 0 0, L_0x122c670;  1 drivers
v0x12370d0_0 .net "carryin", 0 0, L_0x127ea30;  1 drivers
v0x12371c0_0 .net "carryout", 0 0, L_0x1222bb0;  1 drivers
v0x1237290_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1237330_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12373d0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1237500_0 .net "nandOut", 0 0, L_0x12907f0;  1 drivers
v0x12375d0_0 .net "nandgate", 0 0, L_0x1290630;  1 drivers
v0x1237670_0 .net "norOut", 0 0, L_0x1290730;  1 drivers
v0x1237740_0 .net "norgate", 0 0, L_0x1290420;  1 drivers
v0x12377e0_0 .net "result", 0 0, L_0x127e680;  1 drivers
L_0x7f303fcea210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12378b0_0 .net "slt", 0 0, L_0x7f303fcea210;  1 drivers
v0x1237950_0 .net "xorgate", 0 0, L_0x1290570;  1 drivers
S_0x1234d00 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1234a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x128c6d0 .functor AND 1, L_0x127e8d0, L_0x122c670, C4<1>, C4<1>;
L_0x122f960 .functor XOR 1, L_0x127e8d0, L_0x122c670, C4<0>, C4<0>;
L_0x1225f90 .functor AND 1, L_0x122f960, L_0x127ea30, C4<1>, C4<1>;
L_0x1222bb0 .functor OR 1, L_0x1225f90, L_0x128c6d0, C4<0>, C4<0>;
L_0x12903b0 .functor XOR 1, L_0x122f960, L_0x127ea30, C4<0>, C4<0>;
v0x1234fa0_0 .net "G", 0 0, L_0x128c6d0;  1 drivers
v0x1235080_0 .net "P", 0 0, L_0x122f960;  1 drivers
v0x1235140_0 .net "PandCin", 0 0, L_0x1225f90;  1 drivers
v0x1235210_0 .net "a", 0 0, L_0x127e8d0;  alias, 1 drivers
v0x12352d0_0 .net "b", 0 0, L_0x122c670;  alias, 1 drivers
v0x12353e0_0 .net "carryin", 0 0, L_0x127ea30;  alias, 1 drivers
v0x12354a0_0 .net "carryout", 0 0, L_0x1222bb0;  alias, 1 drivers
v0x1235560_0 .net "sum", 0 0, L_0x12903b0;  alias, 1 drivers
S_0x12356c0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1234a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1290900 .functor NOT 1, L_0x1290970, C4<0>, C4<0>, C4<0>;
L_0x1290a60 .functor NOT 1, L_0x1290ad0, C4<0>, C4<0>, C4<0>;
L_0x1290bc0 .functor NOT 1, L_0x1290c30, C4<0>, C4<0>, C4<0>;
L_0x1290d20 .functor AND 1, L_0x1290bc0, L_0x1290a60, L_0x1290900, L_0x12903b0;
L_0x1290f10 .functor AND 1, L_0x1290bc0, L_0x1290a60, L_0x1290f80, L_0x1290570;
L_0x1291020 .functor AND 1, L_0x1290bc0, L_0x1291120, L_0x1290900, L_0x7f303fcea210;
L_0x1291210 .functor AND 1, L_0x1290bc0, L_0x1291280, L_0x1291370, L_0x12907f0;
L_0x1236130 .functor AND 1, L_0x127e590, L_0x1290a60, L_0x1290900, L_0x1290730;
L_0x127e680/0/0 .functor OR 1, L_0x1290d20, L_0x1290f10, L_0x1291020, L_0x1291210;
L_0x127e680/0/4 .functor OR 1, L_0x1236130, C4<0>, C4<0>, C4<0>;
L_0x127e680 .functor OR 1, L_0x127e680/0/0, L_0x127e680/0/4, C4<0>, C4<0>;
v0x1235960_0 .net *"_s1", 0 0, L_0x1290970;  1 drivers
v0x1235a40_0 .net *"_s11", 0 0, L_0x1291280;  1 drivers
v0x1235b20_0 .net *"_s13", 0 0, L_0x1291370;  1 drivers
v0x1235be0_0 .net *"_s15", 0 0, L_0x127e590;  1 drivers
v0x1235cc0_0 .net *"_s3", 0 0, L_0x1290ad0;  1 drivers
v0x1235df0_0 .net *"_s5", 0 0, L_0x1290c30;  1 drivers
v0x1235ed0_0 .net *"_s7", 0 0, L_0x1290f80;  1 drivers
v0x1235fb0_0 .net *"_s9", 0 0, L_0x1291120;  1 drivers
v0x1236090_0 .net "a0", 0 0, L_0x12903b0;  alias, 1 drivers
v0x12361c0_0 .net "a1", 0 0, L_0x1290570;  alias, 1 drivers
v0x1236260_0 .net "a2", 0 0, L_0x7f303fcea210;  alias, 1 drivers
v0x1236320_0 .net "a3", 0 0, L_0x12907f0;  alias, 1 drivers
v0x12363e0_0 .net "a4", 0 0, L_0x1290730;  alias, 1 drivers
v0x12364a0_0 .net "addWire", 0 0, L_0x1290d20;  1 drivers
v0x1236560_0 .net "nandWire", 0 0, L_0x1291210;  1 drivers
v0x1236620_0 .net "norWire", 0 0, L_0x1236130;  1 drivers
v0x12366e0_0 .net "ns0", 0 0, L_0x1290900;  1 drivers
v0x1236890_0 .net "ns1", 0 0, L_0x1290a60;  1 drivers
v0x1236930_0 .net "ns2", 0 0, L_0x1290bc0;  1 drivers
v0x12369d0_0 .net "out", 0 0, L_0x127e680;  alias, 1 drivers
v0x1236a70_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1236b30_0 .net "sltWire", 0 0, L_0x1291020;  1 drivers
v0x1236bf0_0 .net "xorWire", 0 0, L_0x1290f10;  1 drivers
L_0x1290970 .part v0x12052f0_0, 0, 1;
L_0x1290ad0 .part v0x12052f0_0, 1, 1;
L_0x1290c30 .part v0x12052f0_0, 2, 1;
L_0x1290f80 .part v0x12052f0_0, 0, 1;
L_0x1291120 .part v0x12052f0_0, 1, 1;
L_0x1291280 .part v0x12052f0_0, 1, 1;
L_0x1291370 .part v0x12052f0_0, 0, 1;
L_0x127e590 .part v0x12052f0_0, 2, 1;
S_0x1237aa0 .scope generate, "genALUs[9]" "genALUs[9]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1237c60 .param/l "bit" 0 3 127, +C4<01001>;
S_0x1237d20 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1237aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x128ab30 .functor XOR 1, L_0x1293e20, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1292880 .functor NOR 1, L_0x1293d80, L_0x1293e20, C4<0>, C4<0>;
L_0x1292980 .functor XOR 1, L_0x1293d80, L_0x1293e20, C4<0>, C4<0>;
L_0x1292a40 .functor NAND 1, L_0x1293d80, L_0x1293e20, C4<1>, C4<1>;
L_0x1292b40 .functor XOR 1, v0x11c1cd0_0, L_0x1292880, C4<0>, C4<0>;
L_0x1292c00 .functor XOR 1, v0x11c1cd0_0, L_0x1292a40, C4<0>, C4<0>;
v0x123a0f0_0 .net "a", 0 0, L_0x1293d80;  1 drivers
v0x123a1e0_0 .net "addSubtract", 0 0, L_0x1292810;  1 drivers
v0x123a280_0 .net "b", 0 0, L_0x1293e20;  1 drivers
v0x123a320_0 .net "bOut", 0 0, L_0x128ab30;  1 drivers
v0x123a3f0_0 .net "carryin", 0 0, L_0x1292470;  1 drivers
v0x123a4e0_0 .net "carryout", 0 0, L_0x12926b0;  1 drivers
v0x123a5b0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x123a650_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x123a6f0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x123a820_0 .net "nandOut", 0 0, L_0x1292c00;  1 drivers
v0x123a8f0_0 .net "nandgate", 0 0, L_0x1292a40;  1 drivers
v0x123a990_0 .net "norOut", 0 0, L_0x1292b40;  1 drivers
v0x123aa60_0 .net "norgate", 0 0, L_0x1292880;  1 drivers
v0x123ab00_0 .net "result", 0 0, L_0x1293b30;  1 drivers
L_0x7f303fcea258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123abd0_0 .net "slt", 0 0, L_0x7f303fcea258;  1 drivers
v0x123ac70_0 .net "xorgate", 0 0, L_0x1292980;  1 drivers
S_0x1238020 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1237d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x127e970 .functor AND 1, L_0x1293d80, L_0x128ab30, C4<1>, C4<1>;
L_0x1292540 .functor XOR 1, L_0x1293d80, L_0x128ab30, C4<0>, C4<0>;
L_0x1292640 .functor AND 1, L_0x1292540, L_0x1292470, C4<1>, C4<1>;
L_0x12926b0 .functor OR 1, L_0x1292640, L_0x127e970, C4<0>, C4<0>;
L_0x1292810 .functor XOR 1, L_0x1292540, L_0x1292470, C4<0>, C4<0>;
v0x12382c0_0 .net "G", 0 0, L_0x127e970;  1 drivers
v0x12383a0_0 .net "P", 0 0, L_0x1292540;  1 drivers
v0x1238460_0 .net "PandCin", 0 0, L_0x1292640;  1 drivers
v0x1238530_0 .net "a", 0 0, L_0x1293d80;  alias, 1 drivers
v0x12385f0_0 .net "b", 0 0, L_0x128ab30;  alias, 1 drivers
v0x1238700_0 .net "carryin", 0 0, L_0x1292470;  alias, 1 drivers
v0x12387c0_0 .net "carryout", 0 0, L_0x12926b0;  alias, 1 drivers
v0x1238880_0 .net "sum", 0 0, L_0x1292810;  alias, 1 drivers
S_0x12389e0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1237d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1292d10 .functor NOT 1, L_0x1292d80, C4<0>, C4<0>, C4<0>;
L_0x1292e70 .functor NOT 1, L_0x1292ee0, C4<0>, C4<0>, C4<0>;
L_0x1292fd0 .functor NOT 1, L_0x1293040, C4<0>, C4<0>, C4<0>;
L_0x1293130 .functor AND 1, L_0x1292fd0, L_0x1292e70, L_0x1292d10, L_0x1292810;
L_0x1293320 .functor AND 1, L_0x1292fd0, L_0x1292e70, L_0x1293390, L_0x1292980;
L_0x1293430 .functor AND 1, L_0x1292fd0, L_0x1293530, L_0x1292d10, L_0x7f303fcea258;
L_0x1293620 .functor AND 1, L_0x1292fd0, L_0x1293690, L_0x12937c0, L_0x1292c00;
L_0x12938b0 .functor AND 1, L_0x1293a40, L_0x1292e70, L_0x1292d10, L_0x1292b40;
L_0x1293b30/0/0 .functor OR 1, L_0x1293130, L_0x1293320, L_0x1293430, L_0x1293620;
L_0x1293b30/0/4 .functor OR 1, L_0x12938b0, C4<0>, C4<0>, C4<0>;
L_0x1293b30 .functor OR 1, L_0x1293b30/0/0, L_0x1293b30/0/4, C4<0>, C4<0>;
v0x1238c80_0 .net *"_s1", 0 0, L_0x1292d80;  1 drivers
v0x1238d60_0 .net *"_s11", 0 0, L_0x1293690;  1 drivers
v0x1238e40_0 .net *"_s13", 0 0, L_0x12937c0;  1 drivers
v0x1238f00_0 .net *"_s15", 0 0, L_0x1293a40;  1 drivers
v0x1238fe0_0 .net *"_s3", 0 0, L_0x1292ee0;  1 drivers
v0x1239110_0 .net *"_s5", 0 0, L_0x1293040;  1 drivers
v0x12391f0_0 .net *"_s7", 0 0, L_0x1293390;  1 drivers
v0x12392d0_0 .net *"_s9", 0 0, L_0x1293530;  1 drivers
v0x12393b0_0 .net "a0", 0 0, L_0x1292810;  alias, 1 drivers
v0x12394e0_0 .net "a1", 0 0, L_0x1292980;  alias, 1 drivers
v0x1239580_0 .net "a2", 0 0, L_0x7f303fcea258;  alias, 1 drivers
v0x1239640_0 .net "a3", 0 0, L_0x1292c00;  alias, 1 drivers
v0x1239700_0 .net "a4", 0 0, L_0x1292b40;  alias, 1 drivers
v0x12397c0_0 .net "addWire", 0 0, L_0x1293130;  1 drivers
v0x1239880_0 .net "nandWire", 0 0, L_0x1293620;  1 drivers
v0x1239940_0 .net "norWire", 0 0, L_0x12938b0;  1 drivers
v0x1239a00_0 .net "ns0", 0 0, L_0x1292d10;  1 drivers
v0x1239bb0_0 .net "ns1", 0 0, L_0x1292e70;  1 drivers
v0x1239c50_0 .net "ns2", 0 0, L_0x1292fd0;  1 drivers
v0x1239cf0_0 .net "out", 0 0, L_0x1293b30;  alias, 1 drivers
v0x1239d90_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1239e50_0 .net "sltWire", 0 0, L_0x1293430;  1 drivers
v0x1239f10_0 .net "xorWire", 0 0, L_0x1293320;  1 drivers
L_0x1292d80 .part v0x12052f0_0, 0, 1;
L_0x1292ee0 .part v0x12052f0_0, 1, 1;
L_0x1293040 .part v0x12052f0_0, 2, 1;
L_0x1293390 .part v0x12052f0_0, 0, 1;
L_0x1293530 .part v0x12052f0_0, 1, 1;
L_0x1293690 .part v0x12052f0_0, 1, 1;
L_0x12937c0 .part v0x12052f0_0, 0, 1;
L_0x1293a40 .part v0x12052f0_0, 2, 1;
S_0x123adc0 .scope generate, "genALUs[10]" "genALUs[10]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x123af80 .param/l "bit" 0 3 127, +C4<01010>;
S_0x123b040 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x123adc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12940c0 .functor XOR 1, L_0x1293ec0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1294580 .functor NOR 1, L_0x1295ac0, L_0x1293ec0, C4<0>, C4<0>;
L_0x1294680 .functor XOR 1, L_0x1295ac0, L_0x1293ec0, C4<0>, C4<0>;
L_0x1294740 .functor NAND 1, L_0x1295ac0, L_0x1293ec0, C4<1>, C4<1>;
L_0x1294840 .functor XOR 1, v0x11c1cd0_0, L_0x1294580, C4<0>, C4<0>;
L_0x1294900 .functor XOR 1, v0x11c1cd0_0, L_0x1294740, C4<0>, C4<0>;
v0x123d410_0 .net "a", 0 0, L_0x1295ac0;  1 drivers
v0x123d500_0 .net "addSubtract", 0 0, L_0x1294510;  1 drivers
v0x123d5a0_0 .net "b", 0 0, L_0x1293ec0;  1 drivers
v0x123d640_0 .net "bOut", 0 0, L_0x12940c0;  1 drivers
v0x123d710_0 .net "carryin", 0 0, L_0x1295c50;  1 drivers
v0x123d800_0 .net "carryout", 0 0, L_0x12943b0;  1 drivers
v0x123d8d0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x123d970_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x123da10_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x123db40_0 .net "nandOut", 0 0, L_0x1294900;  1 drivers
v0x123dc10_0 .net "nandgate", 0 0, L_0x1294740;  1 drivers
v0x123dcb0_0 .net "norOut", 0 0, L_0x1294840;  1 drivers
v0x123dd80_0 .net "norgate", 0 0, L_0x1294580;  1 drivers
v0x123de20_0 .net "result", 0 0, L_0x1295870;  1 drivers
L_0x7f303fcea2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x123def0_0 .net "slt", 0 0, L_0x7f303fcea2a0;  1 drivers
v0x123df90_0 .net "xorgate", 0 0, L_0x1294680;  1 drivers
S_0x123b340 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x123b040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1294130 .functor AND 1, L_0x1295ac0, L_0x12940c0, C4<1>, C4<1>;
L_0x12941f0 .functor XOR 1, L_0x1295ac0, L_0x12940c0, C4<0>, C4<0>;
L_0x12942f0 .functor AND 1, L_0x12941f0, L_0x1295c50, C4<1>, C4<1>;
L_0x12943b0 .functor OR 1, L_0x12942f0, L_0x1294130, C4<0>, C4<0>;
L_0x1294510 .functor XOR 1, L_0x12941f0, L_0x1295c50, C4<0>, C4<0>;
v0x123b5e0_0 .net "G", 0 0, L_0x1294130;  1 drivers
v0x123b6c0_0 .net "P", 0 0, L_0x12941f0;  1 drivers
v0x123b780_0 .net "PandCin", 0 0, L_0x12942f0;  1 drivers
v0x123b850_0 .net "a", 0 0, L_0x1295ac0;  alias, 1 drivers
v0x123b910_0 .net "b", 0 0, L_0x12940c0;  alias, 1 drivers
v0x123ba20_0 .net "carryin", 0 0, L_0x1295c50;  alias, 1 drivers
v0x123bae0_0 .net "carryout", 0 0, L_0x12943b0;  alias, 1 drivers
v0x123bba0_0 .net "sum", 0 0, L_0x1294510;  alias, 1 drivers
S_0x123bd00 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x123b040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1294a10 .functor NOT 1, L_0x1294a80, C4<0>, C4<0>, C4<0>;
L_0x1294b70 .functor NOT 1, L_0x1294be0, C4<0>, C4<0>, C4<0>;
L_0x1294cd0 .functor NOT 1, L_0x1294d40, C4<0>, C4<0>, C4<0>;
L_0x1294e30 .functor AND 1, L_0x1294cd0, L_0x1294b70, L_0x1294a10, L_0x1294510;
L_0x1295020 .functor AND 1, L_0x1294cd0, L_0x1294b70, L_0x1295090, L_0x1294680;
L_0x1295130 .functor AND 1, L_0x1294cd0, L_0x1295270, L_0x1294a10, L_0x7f303fcea2a0;
L_0x1295360 .functor AND 1, L_0x1294cd0, L_0x12953d0, L_0x1295500, L_0x1294900;
L_0x12955f0 .functor AND 1, L_0x1295780, L_0x1294b70, L_0x1294a10, L_0x1294840;
L_0x1295870/0/0 .functor OR 1, L_0x1294e30, L_0x1295020, L_0x1295130, L_0x1295360;
L_0x1295870/0/4 .functor OR 1, L_0x12955f0, C4<0>, C4<0>, C4<0>;
L_0x1295870 .functor OR 1, L_0x1295870/0/0, L_0x1295870/0/4, C4<0>, C4<0>;
v0x123bfa0_0 .net *"_s1", 0 0, L_0x1294a80;  1 drivers
v0x123c080_0 .net *"_s11", 0 0, L_0x12953d0;  1 drivers
v0x123c160_0 .net *"_s13", 0 0, L_0x1295500;  1 drivers
v0x123c220_0 .net *"_s15", 0 0, L_0x1295780;  1 drivers
v0x123c300_0 .net *"_s3", 0 0, L_0x1294be0;  1 drivers
v0x123c430_0 .net *"_s5", 0 0, L_0x1294d40;  1 drivers
v0x123c510_0 .net *"_s7", 0 0, L_0x1295090;  1 drivers
v0x123c5f0_0 .net *"_s9", 0 0, L_0x1295270;  1 drivers
v0x123c6d0_0 .net "a0", 0 0, L_0x1294510;  alias, 1 drivers
v0x123c800_0 .net "a1", 0 0, L_0x1294680;  alias, 1 drivers
v0x123c8a0_0 .net "a2", 0 0, L_0x7f303fcea2a0;  alias, 1 drivers
v0x123c960_0 .net "a3", 0 0, L_0x1294900;  alias, 1 drivers
v0x123ca20_0 .net "a4", 0 0, L_0x1294840;  alias, 1 drivers
v0x123cae0_0 .net "addWire", 0 0, L_0x1294e30;  1 drivers
v0x123cba0_0 .net "nandWire", 0 0, L_0x1295360;  1 drivers
v0x123cc60_0 .net "norWire", 0 0, L_0x12955f0;  1 drivers
v0x123cd20_0 .net "ns0", 0 0, L_0x1294a10;  1 drivers
v0x123ced0_0 .net "ns1", 0 0, L_0x1294b70;  1 drivers
v0x123cf70_0 .net "ns2", 0 0, L_0x1294cd0;  1 drivers
v0x123d010_0 .net "out", 0 0, L_0x1295870;  alias, 1 drivers
v0x123d0b0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x123d170_0 .net "sltWire", 0 0, L_0x1295130;  1 drivers
v0x123d230_0 .net "xorWire", 0 0, L_0x1295020;  1 drivers
L_0x1294a80 .part v0x12052f0_0, 0, 1;
L_0x1294be0 .part v0x12052f0_0, 1, 1;
L_0x1294d40 .part v0x12052f0_0, 2, 1;
L_0x1295090 .part v0x12052f0_0, 0, 1;
L_0x1295270 .part v0x12052f0_0, 1, 1;
L_0x12953d0 .part v0x12052f0_0, 1, 1;
L_0x1295500 .part v0x12052f0_0, 0, 1;
L_0x1295780 .part v0x12052f0_0, 2, 1;
S_0x123e0e0 .scope generate, "genALUs[11]" "genALUs[11]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x123e2a0 .param/l "bit" 0 3 127, +C4<01011>;
S_0x123e360 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x123e0e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1295b60 .functor XOR 1, L_0x1297800, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1296260 .functor NOR 1, L_0x1297760, L_0x1297800, C4<0>, C4<0>;
L_0x1296360 .functor XOR 1, L_0x1297760, L_0x1297800, C4<0>, C4<0>;
L_0x1296420 .functor NAND 1, L_0x1297760, L_0x1297800, C4<1>, C4<1>;
L_0x1296520 .functor XOR 1, v0x11c1cd0_0, L_0x1296260, C4<0>, C4<0>;
L_0x12965e0 .functor XOR 1, v0x11c1cd0_0, L_0x1296420, C4<0>, C4<0>;
v0x1240730_0 .net "a", 0 0, L_0x1297760;  1 drivers
v0x1240820_0 .net "addSubtract", 0 0, L_0x12961f0;  1 drivers
v0x12408c0_0 .net "b", 0 0, L_0x1297800;  1 drivers
v0x1240960_0 .net "bOut", 0 0, L_0x1295b60;  1 drivers
v0x1240a30_0 .net "carryin", 0 0, L_0x1295d80;  1 drivers
v0x1240b20_0 .net "carryout", 0 0, L_0x1296090;  1 drivers
v0x1240bf0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1240c90_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1240d30_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1240e60_0 .net "nandOut", 0 0, L_0x12965e0;  1 drivers
v0x1240f30_0 .net "nandgate", 0 0, L_0x1296420;  1 drivers
v0x1240fd0_0 .net "norOut", 0 0, L_0x1296520;  1 drivers
v0x12410a0_0 .net "norgate", 0 0, L_0x1296260;  1 drivers
v0x1241140_0 .net "result", 0 0, L_0x1297510;  1 drivers
L_0x7f303fcea2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1241210_0 .net "slt", 0 0, L_0x7f303fcea2e8;  1 drivers
v0x12412b0_0 .net "xorgate", 0 0, L_0x1296360;  1 drivers
S_0x123e660 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x123e360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1295bd0 .functor AND 1, L_0x1297760, L_0x1295b60, C4<1>, C4<1>;
L_0x1295ed0 .functor XOR 1, L_0x1297760, L_0x1295b60, C4<0>, C4<0>;
L_0x1295fd0 .functor AND 1, L_0x1295ed0, L_0x1295d80, C4<1>, C4<1>;
L_0x1296090 .functor OR 1, L_0x1295fd0, L_0x1295bd0, C4<0>, C4<0>;
L_0x12961f0 .functor XOR 1, L_0x1295ed0, L_0x1295d80, C4<0>, C4<0>;
v0x123e900_0 .net "G", 0 0, L_0x1295bd0;  1 drivers
v0x123e9e0_0 .net "P", 0 0, L_0x1295ed0;  1 drivers
v0x123eaa0_0 .net "PandCin", 0 0, L_0x1295fd0;  1 drivers
v0x123eb70_0 .net "a", 0 0, L_0x1297760;  alias, 1 drivers
v0x123ec30_0 .net "b", 0 0, L_0x1295b60;  alias, 1 drivers
v0x123ed40_0 .net "carryin", 0 0, L_0x1295d80;  alias, 1 drivers
v0x123ee00_0 .net "carryout", 0 0, L_0x1296090;  alias, 1 drivers
v0x123eec0_0 .net "sum", 0 0, L_0x12961f0;  alias, 1 drivers
S_0x123f020 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x123e360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12966f0 .functor NOT 1, L_0x1296760, C4<0>, C4<0>, C4<0>;
L_0x1296850 .functor NOT 1, L_0x12968c0, C4<0>, C4<0>, C4<0>;
L_0x12969b0 .functor NOT 1, L_0x1296a20, C4<0>, C4<0>, C4<0>;
L_0x1296b10 .functor AND 1, L_0x12969b0, L_0x1296850, L_0x12966f0, L_0x12961f0;
L_0x1296d00 .functor AND 1, L_0x12969b0, L_0x1296850, L_0x1296d70, L_0x1296360;
L_0x1296e10 .functor AND 1, L_0x12969b0, L_0x1296f10, L_0x12966f0, L_0x7f303fcea2e8;
L_0x1297000 .functor AND 1, L_0x12969b0, L_0x1297070, L_0x12971a0, L_0x12965e0;
L_0x1297290 .functor AND 1, L_0x1297420, L_0x1296850, L_0x12966f0, L_0x1296520;
L_0x1297510/0/0 .functor OR 1, L_0x1296b10, L_0x1296d00, L_0x1296e10, L_0x1297000;
L_0x1297510/0/4 .functor OR 1, L_0x1297290, C4<0>, C4<0>, C4<0>;
L_0x1297510 .functor OR 1, L_0x1297510/0/0, L_0x1297510/0/4, C4<0>, C4<0>;
v0x123f2c0_0 .net *"_s1", 0 0, L_0x1296760;  1 drivers
v0x123f3a0_0 .net *"_s11", 0 0, L_0x1297070;  1 drivers
v0x123f480_0 .net *"_s13", 0 0, L_0x12971a0;  1 drivers
v0x123f540_0 .net *"_s15", 0 0, L_0x1297420;  1 drivers
v0x123f620_0 .net *"_s3", 0 0, L_0x12968c0;  1 drivers
v0x123f750_0 .net *"_s5", 0 0, L_0x1296a20;  1 drivers
v0x123f830_0 .net *"_s7", 0 0, L_0x1296d70;  1 drivers
v0x123f910_0 .net *"_s9", 0 0, L_0x1296f10;  1 drivers
v0x123f9f0_0 .net "a0", 0 0, L_0x12961f0;  alias, 1 drivers
v0x123fb20_0 .net "a1", 0 0, L_0x1296360;  alias, 1 drivers
v0x123fbc0_0 .net "a2", 0 0, L_0x7f303fcea2e8;  alias, 1 drivers
v0x123fc80_0 .net "a3", 0 0, L_0x12965e0;  alias, 1 drivers
v0x123fd40_0 .net "a4", 0 0, L_0x1296520;  alias, 1 drivers
v0x123fe00_0 .net "addWire", 0 0, L_0x1296b10;  1 drivers
v0x123fec0_0 .net "nandWire", 0 0, L_0x1297000;  1 drivers
v0x123ff80_0 .net "norWire", 0 0, L_0x1297290;  1 drivers
v0x1240040_0 .net "ns0", 0 0, L_0x12966f0;  1 drivers
v0x12401f0_0 .net "ns1", 0 0, L_0x1296850;  1 drivers
v0x1240290_0 .net "ns2", 0 0, L_0x12969b0;  1 drivers
v0x1240330_0 .net "out", 0 0, L_0x1297510;  alias, 1 drivers
v0x12403d0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1240490_0 .net "sltWire", 0 0, L_0x1296e10;  1 drivers
v0x1240550_0 .net "xorWire", 0 0, L_0x1296d00;  1 drivers
L_0x1296760 .part v0x12052f0_0, 0, 1;
L_0x12968c0 .part v0x12052f0_0, 1, 1;
L_0x1296a20 .part v0x12052f0_0, 2, 1;
L_0x1296d70 .part v0x12052f0_0, 0, 1;
L_0x1296f10 .part v0x12052f0_0, 1, 1;
L_0x1297070 .part v0x12052f0_0, 1, 1;
L_0x12971a0 .part v0x12052f0_0, 0, 1;
L_0x1297420 .part v0x12052f0_0, 2, 1;
S_0x1241400 .scope generate, "genALUs[12]" "genALUs[12]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12415c0 .param/l "bit" 0 3 127, +C4<01100>;
S_0x1241680 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1241400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1297a40 .functor XOR 1, L_0x12978a0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1297eb0 .functor NOR 1, L_0x1299400, L_0x12978a0, C4<0>, C4<0>;
L_0x1298000 .functor XOR 1, L_0x1299400, L_0x12978a0, C4<0>, C4<0>;
L_0x12980c0 .functor NAND 1, L_0x1299400, L_0x12978a0, C4<1>, C4<1>;
L_0x12981c0 .functor XOR 1, v0x11c1cd0_0, L_0x1297eb0, C4<0>, C4<0>;
L_0x1298280 .functor XOR 1, v0x11c1cd0_0, L_0x12980c0, C4<0>, C4<0>;
v0x1243a50_0 .net "a", 0 0, L_0x1299400;  1 drivers
v0x1243b40_0 .net "addSubtract", 0 0, L_0x1297e40;  1 drivers
v0x1243be0_0 .net "b", 0 0, L_0x12978a0;  1 drivers
v0x1243c80_0 .net "bOut", 0 0, L_0x1297a40;  1 drivers
v0x1243d50_0 .net "carryin", 0 0, L_0x12995c0;  1 drivers
v0x1243e40_0 .net "carryout", 0 0, L_0x1297ce0;  1 drivers
v0x1243f10_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x122a4b0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12441c0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12442f0_0 .net "nandOut", 0 0, L_0x1298280;  1 drivers
v0x1244390_0 .net "nandgate", 0 0, L_0x12980c0;  1 drivers
v0x1244430_0 .net "norOut", 0 0, L_0x12981c0;  1 drivers
v0x12444d0_0 .net "norgate", 0 0, L_0x1297eb0;  1 drivers
v0x1244570_0 .net "result", 0 0, L_0x12991b0;  1 drivers
L_0x7f303fcea330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1244640_0 .net "slt", 0 0, L_0x7f303fcea330;  1 drivers
v0x12446e0_0 .net "xorgate", 0 0, L_0x1298000;  1 drivers
S_0x1241980 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1241680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1297ab0 .functor AND 1, L_0x1299400, L_0x1297a40, C4<1>, C4<1>;
L_0x1297b20 .functor XOR 1, L_0x1299400, L_0x1297a40, C4<0>, C4<0>;
L_0x1297c20 .functor AND 1, L_0x1297b20, L_0x12995c0, C4<1>, C4<1>;
L_0x1297ce0 .functor OR 1, L_0x1297c20, L_0x1297ab0, C4<0>, C4<0>;
L_0x1297e40 .functor XOR 1, L_0x1297b20, L_0x12995c0, C4<0>, C4<0>;
v0x1241c20_0 .net "G", 0 0, L_0x1297ab0;  1 drivers
v0x1241d00_0 .net "P", 0 0, L_0x1297b20;  1 drivers
v0x1241dc0_0 .net "PandCin", 0 0, L_0x1297c20;  1 drivers
v0x1241e90_0 .net "a", 0 0, L_0x1299400;  alias, 1 drivers
v0x1241f50_0 .net "b", 0 0, L_0x1297a40;  alias, 1 drivers
v0x1242060_0 .net "carryin", 0 0, L_0x12995c0;  alias, 1 drivers
v0x1242120_0 .net "carryout", 0 0, L_0x1297ce0;  alias, 1 drivers
v0x12421e0_0 .net "sum", 0 0, L_0x1297e40;  alias, 1 drivers
S_0x1242340 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1241680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1298390 .functor NOT 1, L_0x1298400, C4<0>, C4<0>, C4<0>;
L_0x12984f0 .functor NOT 1, L_0x1298560, C4<0>, C4<0>, C4<0>;
L_0x1298650 .functor NOT 1, L_0x12986c0, C4<0>, C4<0>, C4<0>;
L_0x12987b0 .functor AND 1, L_0x1298650, L_0x12984f0, L_0x1298390, L_0x1297e40;
L_0x12989a0 .functor AND 1, L_0x1298650, L_0x12984f0, L_0x1298a10, L_0x1298000;
L_0x1298ab0 .functor AND 1, L_0x1298650, L_0x1298bb0, L_0x1298390, L_0x7f303fcea330;
L_0x1298ca0 .functor AND 1, L_0x1298650, L_0x1298d10, L_0x1298e40, L_0x1298280;
L_0x1298f30 .functor AND 1, L_0x12990c0, L_0x12984f0, L_0x1298390, L_0x12981c0;
L_0x12991b0/0/0 .functor OR 1, L_0x12987b0, L_0x12989a0, L_0x1298ab0, L_0x1298ca0;
L_0x12991b0/0/4 .functor OR 1, L_0x1298f30, C4<0>, C4<0>, C4<0>;
L_0x12991b0 .functor OR 1, L_0x12991b0/0/0, L_0x12991b0/0/4, C4<0>, C4<0>;
v0x12425e0_0 .net *"_s1", 0 0, L_0x1298400;  1 drivers
v0x12426c0_0 .net *"_s11", 0 0, L_0x1298d10;  1 drivers
v0x12427a0_0 .net *"_s13", 0 0, L_0x1298e40;  1 drivers
v0x1242860_0 .net *"_s15", 0 0, L_0x12990c0;  1 drivers
v0x1242940_0 .net *"_s3", 0 0, L_0x1298560;  1 drivers
v0x1242a70_0 .net *"_s5", 0 0, L_0x12986c0;  1 drivers
v0x1242b50_0 .net *"_s7", 0 0, L_0x1298a10;  1 drivers
v0x1242c30_0 .net *"_s9", 0 0, L_0x1298bb0;  1 drivers
v0x1242d10_0 .net "a0", 0 0, L_0x1297e40;  alias, 1 drivers
v0x1242e40_0 .net "a1", 0 0, L_0x1298000;  alias, 1 drivers
v0x1242ee0_0 .net "a2", 0 0, L_0x7f303fcea330;  alias, 1 drivers
v0x1242fa0_0 .net "a3", 0 0, L_0x1298280;  alias, 1 drivers
v0x1243060_0 .net "a4", 0 0, L_0x12981c0;  alias, 1 drivers
v0x1243120_0 .net "addWire", 0 0, L_0x12987b0;  1 drivers
v0x12431e0_0 .net "nandWire", 0 0, L_0x1298ca0;  1 drivers
v0x12432a0_0 .net "norWire", 0 0, L_0x1298f30;  1 drivers
v0x1243360_0 .net "ns0", 0 0, L_0x1298390;  1 drivers
v0x1243510_0 .net "ns1", 0 0, L_0x12984f0;  1 drivers
v0x12435b0_0 .net "ns2", 0 0, L_0x1298650;  1 drivers
v0x1243650_0 .net "out", 0 0, L_0x12991b0;  alias, 1 drivers
v0x12436f0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12437b0_0 .net "sltWire", 0 0, L_0x1298ab0;  1 drivers
v0x1243870_0 .net "xorWire", 0 0, L_0x12989a0;  1 drivers
L_0x1298400 .part v0x12052f0_0, 0, 1;
L_0x1298560 .part v0x12052f0_0, 1, 1;
L_0x12986c0 .part v0x12052f0_0, 2, 1;
L_0x1298a10 .part v0x12052f0_0, 0, 1;
L_0x1298bb0 .part v0x12052f0_0, 1, 1;
L_0x1298d10 .part v0x12052f0_0, 1, 1;
L_0x1298e40 .part v0x12052f0_0, 0, 1;
L_0x12990c0 .part v0x12052f0_0, 2, 1;
S_0x1244830 .scope generate, "genALUs[13]" "genALUs[13]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12449f0 .param/l "bit" 0 3 127, +C4<01101>;
S_0x1244ab0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1244830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1297940 .functor XOR 1, L_0x129b140, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1299b60 .functor NOR 1, L_0x129b0a0, L_0x129b140, C4<0>, C4<0>;
L_0x1299c60 .functor XOR 1, L_0x129b0a0, L_0x129b140, C4<0>, C4<0>;
L_0x1299d20 .functor NAND 1, L_0x129b0a0, L_0x129b140, C4<1>, C4<1>;
L_0x1299e20 .functor XOR 1, v0x11c1cd0_0, L_0x1299b60, C4<0>, C4<0>;
L_0x1299ee0 .functor XOR 1, v0x11c1cd0_0, L_0x1299d20, C4<0>, C4<0>;
v0x1246e80_0 .net "a", 0 0, L_0x129b0a0;  1 drivers
v0x1246f70_0 .net "addSubtract", 0 0, L_0x1299af0;  1 drivers
v0x1247010_0 .net "b", 0 0, L_0x129b140;  1 drivers
v0x12470b0_0 .net "bOut", 0 0, L_0x1297940;  1 drivers
v0x1247180_0 .net "carryin", 0 0, L_0x12996f0;  1 drivers
v0x1247270_0 .net "carryout", 0 0, L_0x1299990;  1 drivers
v0x1247340_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x12473e0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1247480_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12475b0_0 .net "nandOut", 0 0, L_0x1299ee0;  1 drivers
v0x1247680_0 .net "nandgate", 0 0, L_0x1299d20;  1 drivers
v0x1247720_0 .net "norOut", 0 0, L_0x1299e20;  1 drivers
v0x12477f0_0 .net "norgate", 0 0, L_0x1299b60;  1 drivers
v0x1247890_0 .net "result", 0 0, L_0x129ae50;  1 drivers
L_0x7f303fcea378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1247960_0 .net "slt", 0 0, L_0x7f303fcea378;  1 drivers
v0x1247a00_0 .net "xorgate", 0 0, L_0x1299c60;  1 drivers
S_0x1244db0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1244ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12994a0 .functor AND 1, L_0x129b0a0, L_0x1297940, C4<1>, C4<1>;
L_0x1299820 .functor XOR 1, L_0x129b0a0, L_0x1297940, C4<0>, C4<0>;
L_0x1299920 .functor AND 1, L_0x1299820, L_0x12996f0, C4<1>, C4<1>;
L_0x1299990 .functor OR 1, L_0x1299920, L_0x12994a0, C4<0>, C4<0>;
L_0x1299af0 .functor XOR 1, L_0x1299820, L_0x12996f0, C4<0>, C4<0>;
v0x1245050_0 .net "G", 0 0, L_0x12994a0;  1 drivers
v0x1245130_0 .net "P", 0 0, L_0x1299820;  1 drivers
v0x12451f0_0 .net "PandCin", 0 0, L_0x1299920;  1 drivers
v0x12452c0_0 .net "a", 0 0, L_0x129b0a0;  alias, 1 drivers
v0x1245380_0 .net "b", 0 0, L_0x1297940;  alias, 1 drivers
v0x1245490_0 .net "carryin", 0 0, L_0x12996f0;  alias, 1 drivers
v0x1245550_0 .net "carryout", 0 0, L_0x1299990;  alias, 1 drivers
v0x1245610_0 .net "sum", 0 0, L_0x1299af0;  alias, 1 drivers
S_0x1245770 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1244ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1299ff0 .functor NOT 1, L_0x129a060, C4<0>, C4<0>, C4<0>;
L_0x129a150 .functor NOT 1, L_0x129a1c0, C4<0>, C4<0>, C4<0>;
L_0x129a2b0 .functor NOT 1, L_0x129a320, C4<0>, C4<0>, C4<0>;
L_0x129a410 .functor AND 1, L_0x129a2b0, L_0x129a150, L_0x1299ff0, L_0x1299af0;
L_0x129a600 .functor AND 1, L_0x129a2b0, L_0x129a150, L_0x129a670, L_0x1299c60;
L_0x129a710 .functor AND 1, L_0x129a2b0, L_0x129a850, L_0x1299ff0, L_0x7f303fcea378;
L_0x129a940 .functor AND 1, L_0x129a2b0, L_0x129a9b0, L_0x129aae0, L_0x1299ee0;
L_0x129abd0 .functor AND 1, L_0x129ad60, L_0x129a150, L_0x1299ff0, L_0x1299e20;
L_0x129ae50/0/0 .functor OR 1, L_0x129a410, L_0x129a600, L_0x129a710, L_0x129a940;
L_0x129ae50/0/4 .functor OR 1, L_0x129abd0, C4<0>, C4<0>, C4<0>;
L_0x129ae50 .functor OR 1, L_0x129ae50/0/0, L_0x129ae50/0/4, C4<0>, C4<0>;
v0x1245a10_0 .net *"_s1", 0 0, L_0x129a060;  1 drivers
v0x1245af0_0 .net *"_s11", 0 0, L_0x129a9b0;  1 drivers
v0x1245bd0_0 .net *"_s13", 0 0, L_0x129aae0;  1 drivers
v0x1245c90_0 .net *"_s15", 0 0, L_0x129ad60;  1 drivers
v0x1245d70_0 .net *"_s3", 0 0, L_0x129a1c0;  1 drivers
v0x1245ea0_0 .net *"_s5", 0 0, L_0x129a320;  1 drivers
v0x1245f80_0 .net *"_s7", 0 0, L_0x129a670;  1 drivers
v0x1246060_0 .net *"_s9", 0 0, L_0x129a850;  1 drivers
v0x1246140_0 .net "a0", 0 0, L_0x1299af0;  alias, 1 drivers
v0x1246270_0 .net "a1", 0 0, L_0x1299c60;  alias, 1 drivers
v0x1246310_0 .net "a2", 0 0, L_0x7f303fcea378;  alias, 1 drivers
v0x12463d0_0 .net "a3", 0 0, L_0x1299ee0;  alias, 1 drivers
v0x1246490_0 .net "a4", 0 0, L_0x1299e20;  alias, 1 drivers
v0x1246550_0 .net "addWire", 0 0, L_0x129a410;  1 drivers
v0x1246610_0 .net "nandWire", 0 0, L_0x129a940;  1 drivers
v0x12466d0_0 .net "norWire", 0 0, L_0x129abd0;  1 drivers
v0x1246790_0 .net "ns0", 0 0, L_0x1299ff0;  1 drivers
v0x1246940_0 .net "ns1", 0 0, L_0x129a150;  1 drivers
v0x12469e0_0 .net "ns2", 0 0, L_0x129a2b0;  1 drivers
v0x1246a80_0 .net "out", 0 0, L_0x129ae50;  alias, 1 drivers
v0x1246b20_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1246be0_0 .net "sltWire", 0 0, L_0x129a710;  1 drivers
v0x1246ca0_0 .net "xorWire", 0 0, L_0x129a600;  1 drivers
L_0x129a060 .part v0x12052f0_0, 0, 1;
L_0x129a1c0 .part v0x12052f0_0, 1, 1;
L_0x129a320 .part v0x12052f0_0, 2, 1;
L_0x129a670 .part v0x12052f0_0, 0, 1;
L_0x129a850 .part v0x12052f0_0, 1, 1;
L_0x129a9b0 .part v0x12052f0_0, 1, 1;
L_0x129aae0 .part v0x12052f0_0, 0, 1;
L_0x129ad60 .part v0x12052f0_0, 2, 1;
S_0x1247b50 .scope generate, "genALUs[14]" "genALUs[14]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x122e130 .param/l "bit" 0 3 127, +C4<01110>;
S_0x1247e70 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1247b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x129b320 .functor XOR 1, L_0x129b1e0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x129b830 .functor NOR 1, L_0x129cd30, L_0x129b1e0, C4<0>, C4<0>;
L_0x129b930 .functor XOR 1, L_0x129cd30, L_0x129b1e0, C4<0>, C4<0>;
L_0x129b9f0 .functor NAND 1, L_0x129cd30, L_0x129b1e0, C4<1>, C4<1>;
L_0x129baf0 .functor XOR 1, v0x11c1cd0_0, L_0x129b830, C4<0>, C4<0>;
L_0x129bbb0 .functor XOR 1, v0x11c1cd0_0, L_0x129b9f0, C4<0>, C4<0>;
v0x124a220_0 .net "a", 0 0, L_0x129cd30;  1 drivers
v0x124a310_0 .net "addSubtract", 0 0, L_0x129b7c0;  1 drivers
v0x124a3b0_0 .net "b", 0 0, L_0x129b1e0;  1 drivers
v0x124a450_0 .net "bOut", 0 0, L_0x129b320;  1 drivers
v0x124a520_0 .net "carryin", 0 0, L_0x129b280;  1 drivers
v0x124a610_0 .net "carryout", 0 0, L_0x129b660;  1 drivers
v0x124a6e0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x124a780_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1230c00_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1230db0_0 .net "nandOut", 0 0, L_0x129bbb0;  1 drivers
v0x1230e80_0 .net "nandgate", 0 0, L_0x129b9f0;  1 drivers
v0x1230f20_0 .net "norOut", 0 0, L_0x129baf0;  1 drivers
v0x124aed0_0 .net "norgate", 0 0, L_0x129b830;  1 drivers
v0x124af70_0 .net "result", 0 0, L_0x129cae0;  1 drivers
L_0x7f303fcea3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124b010_0 .net "slt", 0 0, L_0x7f303fcea3c0;  1 drivers
v0x124b0b0_0 .net "xorgate", 0 0, L_0x129b930;  1 drivers
S_0x1248170 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1247e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x129b3e0 .functor AND 1, L_0x129cd30, L_0x129b320, C4<1>, C4<1>;
L_0x129b4a0 .functor XOR 1, L_0x129cd30, L_0x129b320, C4<0>, C4<0>;
L_0x129b5a0 .functor AND 1, L_0x129b4a0, L_0x129b280, C4<1>, C4<1>;
L_0x129b660 .functor OR 1, L_0x129b5a0, L_0x129b3e0, C4<0>, C4<0>;
L_0x129b7c0 .functor XOR 1, L_0x129b4a0, L_0x129b280, C4<0>, C4<0>;
v0x12483f0_0 .net "G", 0 0, L_0x129b3e0;  1 drivers
v0x12484d0_0 .net "P", 0 0, L_0x129b4a0;  1 drivers
v0x1248590_0 .net "PandCin", 0 0, L_0x129b5a0;  1 drivers
v0x1248660_0 .net "a", 0 0, L_0x129cd30;  alias, 1 drivers
v0x1248720_0 .net "b", 0 0, L_0x129b320;  alias, 1 drivers
v0x1248830_0 .net "carryin", 0 0, L_0x129b280;  alias, 1 drivers
v0x12488f0_0 .net "carryout", 0 0, L_0x129b660;  alias, 1 drivers
v0x12489b0_0 .net "sum", 0 0, L_0x129b7c0;  alias, 1 drivers
S_0x1248b10 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1247e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x129bcc0 .functor NOT 1, L_0x129bd30, C4<0>, C4<0>, C4<0>;
L_0x129be20 .functor NOT 1, L_0x129be90, C4<0>, C4<0>, C4<0>;
L_0x129bf80 .functor NOT 1, L_0x129bff0, C4<0>, C4<0>, C4<0>;
L_0x129c0e0 .functor AND 1, L_0x129bf80, L_0x129be20, L_0x129bcc0, L_0x129b7c0;
L_0x129c2d0 .functor AND 1, L_0x129bf80, L_0x129be20, L_0x129c340, L_0x129b930;
L_0x129c3e0 .functor AND 1, L_0x129bf80, L_0x129c4e0, L_0x129bcc0, L_0x7f303fcea3c0;
L_0x129c5d0 .functor AND 1, L_0x129bf80, L_0x129c640, L_0x129c770, L_0x129bbb0;
L_0x129c860 .functor AND 1, L_0x129c9f0, L_0x129be20, L_0x129bcc0, L_0x129baf0;
L_0x129cae0/0/0 .functor OR 1, L_0x129c0e0, L_0x129c2d0, L_0x129c3e0, L_0x129c5d0;
L_0x129cae0/0/4 .functor OR 1, L_0x129c860, C4<0>, C4<0>, C4<0>;
L_0x129cae0 .functor OR 1, L_0x129cae0/0/0, L_0x129cae0/0/4, C4<0>, C4<0>;
v0x1248db0_0 .net *"_s1", 0 0, L_0x129bd30;  1 drivers
v0x1248e90_0 .net *"_s11", 0 0, L_0x129c640;  1 drivers
v0x1248f70_0 .net *"_s13", 0 0, L_0x129c770;  1 drivers
v0x1249030_0 .net *"_s15", 0 0, L_0x129c9f0;  1 drivers
v0x1249110_0 .net *"_s3", 0 0, L_0x129be90;  1 drivers
v0x1249240_0 .net *"_s5", 0 0, L_0x129bff0;  1 drivers
v0x1249320_0 .net *"_s7", 0 0, L_0x129c340;  1 drivers
v0x1249400_0 .net *"_s9", 0 0, L_0x129c4e0;  1 drivers
v0x12494e0_0 .net "a0", 0 0, L_0x129b7c0;  alias, 1 drivers
v0x1249610_0 .net "a1", 0 0, L_0x129b930;  alias, 1 drivers
v0x12496b0_0 .net "a2", 0 0, L_0x7f303fcea3c0;  alias, 1 drivers
v0x1249770_0 .net "a3", 0 0, L_0x129bbb0;  alias, 1 drivers
v0x1249830_0 .net "a4", 0 0, L_0x129baf0;  alias, 1 drivers
v0x12498f0_0 .net "addWire", 0 0, L_0x129c0e0;  1 drivers
v0x12499b0_0 .net "nandWire", 0 0, L_0x129c5d0;  1 drivers
v0x1249a70_0 .net "norWire", 0 0, L_0x129c860;  1 drivers
v0x1249b30_0 .net "ns0", 0 0, L_0x129bcc0;  1 drivers
v0x1249ce0_0 .net "ns1", 0 0, L_0x129be20;  1 drivers
v0x1249d80_0 .net "ns2", 0 0, L_0x129bf80;  1 drivers
v0x1249e20_0 .net "out", 0 0, L_0x129cae0;  alias, 1 drivers
v0x1249ec0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1249f80_0 .net "sltWire", 0 0, L_0x129c3e0;  1 drivers
v0x124a040_0 .net "xorWire", 0 0, L_0x129c2d0;  1 drivers
L_0x129bd30 .part v0x12052f0_0, 0, 1;
L_0x129be90 .part v0x12052f0_0, 1, 1;
L_0x129bff0 .part v0x12052f0_0, 2, 1;
L_0x129c340 .part v0x12052f0_0, 0, 1;
L_0x129c4e0 .part v0x12052f0_0, 1, 1;
L_0x129c640 .part v0x12052f0_0, 1, 1;
L_0x129c770 .part v0x12052f0_0, 0, 1;
L_0x129c9f0 .part v0x12052f0_0, 2, 1;
S_0x124b1c0 .scope generate, "genALUs[15]" "genALUs[15]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x124b380 .param/l "bit" 0 3 127, +C4<01111>;
S_0x124b440 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x124b1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x129cdd0 .functor XOR 1, L_0x128fff0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x129d4a0 .functor NOR 1, L_0x129e9a0, L_0x128fff0, C4<0>, C4<0>;
L_0x129d5a0 .functor XOR 1, L_0x129e9a0, L_0x128fff0, C4<0>, C4<0>;
L_0x129d660 .functor NAND 1, L_0x129e9a0, L_0x128fff0, C4<1>, C4<1>;
L_0x129d760 .functor XOR 1, v0x11c1cd0_0, L_0x129d4a0, C4<0>, C4<0>;
L_0x129d820 .functor XOR 1, v0x11c1cd0_0, L_0x129d660, C4<0>, C4<0>;
v0x124d850_0 .net "a", 0 0, L_0x129e9a0;  1 drivers
v0x124d940_0 .net "addSubtract", 0 0, L_0x129d430;  1 drivers
v0x124d9e0_0 .net "b", 0 0, L_0x128fff0;  1 drivers
v0x124da80_0 .net "bOut", 0 0, L_0x129cdd0;  1 drivers
v0x124db50_0 .net "carryin", 0 0, L_0x12901a0;  1 drivers
v0x124dc40_0 .net "carryout", 0 0, L_0x129d2d0;  1 drivers
v0x124dd10_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x124ddb0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x124de50_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x124df80_0 .net "nandOut", 0 0, L_0x129d820;  1 drivers
v0x124e020_0 .net "nandgate", 0 0, L_0x129d660;  1 drivers
v0x124e0c0_0 .net "norOut", 0 0, L_0x129d760;  1 drivers
v0x124e160_0 .net "norgate", 0 0, L_0x129d4a0;  1 drivers
v0x124e200_0 .net "result", 0 0, L_0x129e750;  1 drivers
L_0x7f303fcea408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124e2d0_0 .net "slt", 0 0, L_0x7f303fcea408;  1 drivers
v0x124e370_0 .net "xorgate", 0 0, L_0x129d5a0;  1 drivers
S_0x124b740 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x124b440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x129ce40 .functor AND 1, L_0x129e9a0, L_0x129cdd0, C4<1>, C4<1>;
L_0x129d110 .functor XOR 1, L_0x129e9a0, L_0x129cdd0, C4<0>, C4<0>;
L_0x129d210 .functor AND 1, L_0x129d110, L_0x12901a0, C4<1>, C4<1>;
L_0x129d2d0 .functor OR 1, L_0x129d210, L_0x129ce40, C4<0>, C4<0>;
L_0x129d430 .functor XOR 1, L_0x129d110, L_0x12901a0, C4<0>, C4<0>;
v0x124b9e0_0 .net "G", 0 0, L_0x129ce40;  1 drivers
v0x124bac0_0 .net "P", 0 0, L_0x129d110;  1 drivers
v0x124bb80_0 .net "PandCin", 0 0, L_0x129d210;  1 drivers
v0x124bc50_0 .net "a", 0 0, L_0x129e9a0;  alias, 1 drivers
v0x124bd10_0 .net "b", 0 0, L_0x129cdd0;  alias, 1 drivers
v0x124be20_0 .net "carryin", 0 0, L_0x12901a0;  alias, 1 drivers
v0x124bee0_0 .net "carryout", 0 0, L_0x129d2d0;  alias, 1 drivers
v0x124bfa0_0 .net "sum", 0 0, L_0x129d430;  alias, 1 drivers
S_0x124c100 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x124b440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x129d930 .functor NOT 1, L_0x129d9a0, C4<0>, C4<0>, C4<0>;
L_0x129da90 .functor NOT 1, L_0x129db00, C4<0>, C4<0>, C4<0>;
L_0x129dbf0 .functor NOT 1, L_0x129dc60, C4<0>, C4<0>, C4<0>;
L_0x129dd50 .functor AND 1, L_0x129dbf0, L_0x129da90, L_0x129d930, L_0x129d430;
L_0x129df40 .functor AND 1, L_0x129dbf0, L_0x129da90, L_0x129dfb0, L_0x129d5a0;
L_0x129e050 .functor AND 1, L_0x129dbf0, L_0x129e150, L_0x129d930, L_0x7f303fcea408;
L_0x129e240 .functor AND 1, L_0x129dbf0, L_0x129e2b0, L_0x129e3e0, L_0x129d820;
L_0x129e4d0 .functor AND 1, L_0x129e660, L_0x129da90, L_0x129d930, L_0x129d760;
L_0x129e750/0/0 .functor OR 1, L_0x129dd50, L_0x129df40, L_0x129e050, L_0x129e240;
L_0x129e750/0/4 .functor OR 1, L_0x129e4d0, C4<0>, C4<0>, C4<0>;
L_0x129e750 .functor OR 1, L_0x129e750/0/0, L_0x129e750/0/4, C4<0>, C4<0>;
v0x124c3e0_0 .net *"_s1", 0 0, L_0x129d9a0;  1 drivers
v0x124c4c0_0 .net *"_s11", 0 0, L_0x129e2b0;  1 drivers
v0x124c5a0_0 .net *"_s13", 0 0, L_0x129e3e0;  1 drivers
v0x124c660_0 .net *"_s15", 0 0, L_0x129e660;  1 drivers
v0x124c740_0 .net *"_s3", 0 0, L_0x129db00;  1 drivers
v0x124c870_0 .net *"_s5", 0 0, L_0x129dc60;  1 drivers
v0x124c950_0 .net *"_s7", 0 0, L_0x129dfb0;  1 drivers
v0x124ca30_0 .net *"_s9", 0 0, L_0x129e150;  1 drivers
v0x124cb10_0 .net "a0", 0 0, L_0x129d430;  alias, 1 drivers
v0x124cc40_0 .net "a1", 0 0, L_0x129d5a0;  alias, 1 drivers
v0x124cce0_0 .net "a2", 0 0, L_0x7f303fcea408;  alias, 1 drivers
v0x124cda0_0 .net "a3", 0 0, L_0x129d820;  alias, 1 drivers
v0x124ce60_0 .net "a4", 0 0, L_0x129d760;  alias, 1 drivers
v0x124cf20_0 .net "addWire", 0 0, L_0x129dd50;  1 drivers
v0x124cfe0_0 .net "nandWire", 0 0, L_0x129e240;  1 drivers
v0x124d0a0_0 .net "norWire", 0 0, L_0x129e4d0;  1 drivers
v0x124d160_0 .net "ns0", 0 0, L_0x129d930;  1 drivers
v0x124d310_0 .net "ns1", 0 0, L_0x129da90;  1 drivers
v0x124d3b0_0 .net "ns2", 0 0, L_0x129dbf0;  1 drivers
v0x124d450_0 .net "out", 0 0, L_0x129e750;  alias, 1 drivers
v0x124d4f0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x124d5b0_0 .net "sltWire", 0 0, L_0x129e050;  1 drivers
v0x124d670_0 .net "xorWire", 0 0, L_0x129df40;  1 drivers
L_0x129d9a0 .part v0x12052f0_0, 0, 1;
L_0x129db00 .part v0x12052f0_0, 1, 1;
L_0x129dc60 .part v0x12052f0_0, 2, 1;
L_0x129dfb0 .part v0x12052f0_0, 0, 1;
L_0x129e150 .part v0x12052f0_0, 1, 1;
L_0x129e2b0 .part v0x12052f0_0, 1, 1;
L_0x129e3e0 .part v0x12052f0_0, 0, 1;
L_0x129e660 .part v0x12052f0_0, 2, 1;
S_0x124e4f0 .scope generate, "genALUs[16]" "genALUs[16]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x124e6b0 .param/l "bit" 0 3 127, +C4<010000>;
S_0x124e770 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x124e4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1290090 .functor XOR 1, L_0x129ee60, v0x11c1c10_0, C4<0>, C4<0>;
L_0x129f2f0 .functor NOR 1, L_0x12a0830, L_0x129ee60, C4<0>, C4<0>;
L_0x129f3f0 .functor XOR 1, L_0x12a0830, L_0x129ee60, C4<0>, C4<0>;
L_0x129f4b0 .functor NAND 1, L_0x12a0830, L_0x129ee60, C4<1>, C4<1>;
L_0x129f5b0 .functor XOR 1, v0x11c1cd0_0, L_0x129f2f0, C4<0>, C4<0>;
L_0x124cbb0 .functor XOR 1, v0x11c1cd0_0, L_0x129f4b0, C4<0>, C4<0>;
v0x1250b80_0 .net "a", 0 0, L_0x12a0830;  1 drivers
v0x1250c70_0 .net "addSubtract", 0 0, L_0x129f280;  1 drivers
v0x1250d10_0 .net "b", 0 0, L_0x129ee60;  1 drivers
v0x1250db0_0 .net "bOut", 0 0, L_0x1290090;  1 drivers
v0x1250e80_0 .net "carryin", 0 0, L_0x129ef00;  1 drivers
v0x1250f70_0 .net "carryout", 0 0, L_0x129f120;  1 drivers
v0x1251040_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x12510e0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1251180_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12512b0_0 .net "nandOut", 0 0, L_0x124cbb0;  1 drivers
v0x1251380_0 .net "nandgate", 0 0, L_0x129f4b0;  1 drivers
v0x1251420_0 .net "norOut", 0 0, L_0x129f5b0;  1 drivers
v0x12514f0_0 .net "norgate", 0 0, L_0x129f2f0;  1 drivers
v0x1251590_0 .net "result", 0 0, L_0x12a05e0;  1 drivers
L_0x7f303fcea450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1251660_0 .net "slt", 0 0, L_0x7f303fcea450;  1 drivers
v0x1251700_0 .net "xorgate", 0 0, L_0x129f3f0;  1 drivers
S_0x124ea70 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x124e770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1290240 .functor AND 1, L_0x12a0830, L_0x1290090, C4<1>, C4<1>;
L_0x129d090 .functor XOR 1, L_0x12a0830, L_0x1290090, C4<0>, C4<0>;
L_0x129f060 .functor AND 1, L_0x129d090, L_0x129ef00, C4<1>, C4<1>;
L_0x129f120 .functor OR 1, L_0x129f060, L_0x1290240, C4<0>, C4<0>;
L_0x129f280 .functor XOR 1, L_0x129d090, L_0x129ef00, C4<0>, C4<0>;
v0x124ed10_0 .net "G", 0 0, L_0x1290240;  1 drivers
v0x124edf0_0 .net "P", 0 0, L_0x129d090;  1 drivers
v0x124eeb0_0 .net "PandCin", 0 0, L_0x129f060;  1 drivers
v0x124ef80_0 .net "a", 0 0, L_0x12a0830;  alias, 1 drivers
v0x124f040_0 .net "b", 0 0, L_0x1290090;  alias, 1 drivers
v0x124f150_0 .net "carryin", 0 0, L_0x129ef00;  alias, 1 drivers
v0x124f210_0 .net "carryout", 0 0, L_0x129f120;  alias, 1 drivers
v0x124f2d0_0 .net "sum", 0 0, L_0x129f280;  alias, 1 drivers
S_0x124f430 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x124e770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1249580 .functor NOT 1, L_0x127e060, C4<0>, C4<0>, C4<0>;
L_0x127e150 .functor NOT 1, L_0x127e1c0, C4<0>, C4<0>, C4<0>;
L_0x127e2b0 .functor NOT 1, L_0x127e320, C4<0>, C4<0>, C4<0>;
L_0x12461e0 .functor AND 1, L_0x127e2b0, L_0x127e150, L_0x1249580, L_0x129f280;
L_0x1239450 .functor AND 1, L_0x127e2b0, L_0x127e150, L_0x129fe30, L_0x129f3f0;
L_0x129fed0 .functor AND 1, L_0x127e2b0, L_0x12a0020, L_0x1249580, L_0x7f303fcea450;
L_0x12a0110 .functor AND 1, L_0x127e2b0, L_0x12a0180, L_0x12a0270, L_0x124cbb0;
L_0x12a0360 .functor AND 1, L_0x12a04f0, L_0x127e150, L_0x1249580, L_0x129f5b0;
L_0x12a05e0/0/0 .functor OR 1, L_0x12461e0, L_0x1239450, L_0x129fed0, L_0x12a0110;
L_0x12a05e0/0/4 .functor OR 1, L_0x12a0360, C4<0>, C4<0>, C4<0>;
L_0x12a05e0 .functor OR 1, L_0x12a05e0/0/0, L_0x12a05e0/0/4, C4<0>, C4<0>;
v0x124f710_0 .net *"_s1", 0 0, L_0x127e060;  1 drivers
v0x124f7f0_0 .net *"_s11", 0 0, L_0x12a0180;  1 drivers
v0x124f8d0_0 .net *"_s13", 0 0, L_0x12a0270;  1 drivers
v0x124f990_0 .net *"_s15", 0 0, L_0x12a04f0;  1 drivers
v0x124fa70_0 .net *"_s3", 0 0, L_0x127e1c0;  1 drivers
v0x124fba0_0 .net *"_s5", 0 0, L_0x127e320;  1 drivers
v0x124fc80_0 .net *"_s7", 0 0, L_0x129fe30;  1 drivers
v0x124fd60_0 .net *"_s9", 0 0, L_0x12a0020;  1 drivers
v0x124fe40_0 .net "a0", 0 0, L_0x129f280;  alias, 1 drivers
v0x124ff70_0 .net "a1", 0 0, L_0x129f3f0;  alias, 1 drivers
v0x1250010_0 .net "a2", 0 0, L_0x7f303fcea450;  alias, 1 drivers
v0x12500d0_0 .net "a3", 0 0, L_0x124cbb0;  alias, 1 drivers
v0x1250190_0 .net "a4", 0 0, L_0x129f5b0;  alias, 1 drivers
v0x1250250_0 .net "addWire", 0 0, L_0x12461e0;  1 drivers
v0x1250310_0 .net "nandWire", 0 0, L_0x12a0110;  1 drivers
v0x12503d0_0 .net "norWire", 0 0, L_0x12a0360;  1 drivers
v0x1250490_0 .net "ns0", 0 0, L_0x1249580;  1 drivers
v0x1250640_0 .net "ns1", 0 0, L_0x127e150;  1 drivers
v0x12506e0_0 .net "ns2", 0 0, L_0x127e2b0;  1 drivers
v0x1250780_0 .net "out", 0 0, L_0x12a05e0;  alias, 1 drivers
v0x1250820_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12508e0_0 .net "sltWire", 0 0, L_0x129fed0;  1 drivers
v0x12509a0_0 .net "xorWire", 0 0, L_0x1239450;  1 drivers
L_0x127e060 .part v0x12052f0_0, 0, 1;
L_0x127e1c0 .part v0x12052f0_0, 1, 1;
L_0x127e320 .part v0x12052f0_0, 2, 1;
L_0x129fe30 .part v0x12052f0_0, 0, 1;
L_0x12a0020 .part v0x12052f0_0, 1, 1;
L_0x12a0180 .part v0x12052f0_0, 1, 1;
L_0x12a0270 .part v0x12052f0_0, 0, 1;
L_0x12a04f0 .part v0x12052f0_0, 2, 1;
S_0x1251850 .scope generate, "genALUs[17]" "genALUs[17]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1251a10 .param/l "bit" 0 3 127, +C4<010001>;
S_0x1251ad0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1251850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x127eb60 .functor XOR 1, L_0x12a26b0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12a1110 .functor NOR 1, L_0x12a2610, L_0x12a26b0, C4<0>, C4<0>;
L_0x12a1210 .functor XOR 1, L_0x12a2610, L_0x12a26b0, C4<0>, C4<0>;
L_0x12a12d0 .functor NAND 1, L_0x12a2610, L_0x12a26b0, C4<1>, C4<1>;
L_0x12a13d0 .functor XOR 1, v0x11c1cd0_0, L_0x12a1110, C4<0>, C4<0>;
L_0x12a1490 .functor XOR 1, v0x11c1cd0_0, L_0x12a12d0, C4<0>, C4<0>;
v0x1253ea0_0 .net "a", 0 0, L_0x12a2610;  1 drivers
v0x1253f90_0 .net "addSubtract", 0 0, L_0x12a10a0;  1 drivers
v0x1254030_0 .net "b", 0 0, L_0x12a26b0;  1 drivers
v0x12540d0_0 .net "bOut", 0 0, L_0x127eb60;  1 drivers
v0x12541a0_0 .net "carryin", 0 0, L_0x12a0cf0;  1 drivers
v0x1254290_0 .net "carryout", 0 0, L_0x12a0f40;  1 drivers
v0x1254360_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1254400_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12544a0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12545d0_0 .net "nandOut", 0 0, L_0x12a1490;  1 drivers
v0x12546a0_0 .net "nandgate", 0 0, L_0x12a12d0;  1 drivers
v0x1254740_0 .net "norOut", 0 0, L_0x12a13d0;  1 drivers
v0x1254810_0 .net "norgate", 0 0, L_0x12a1110;  1 drivers
v0x12548b0_0 .net "result", 0 0, L_0x12a23c0;  1 drivers
L_0x7f303fcea498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1254980_0 .net "slt", 0 0, L_0x7f303fcea498;  1 drivers
v0x1254a20_0 .net "xorgate", 0 0, L_0x12a1210;  1 drivers
S_0x1251dd0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1251ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x127ebd0 .functor AND 1, L_0x12a2610, L_0x127eb60, C4<1>, C4<1>;
L_0x12a0920 .functor XOR 1, L_0x12a2610, L_0x127eb60, C4<0>, C4<0>;
L_0x12a0e80 .functor AND 1, L_0x12a0920, L_0x12a0cf0, C4<1>, C4<1>;
L_0x12a0f40 .functor OR 1, L_0x12a0e80, L_0x127ebd0, C4<0>, C4<0>;
L_0x12a10a0 .functor XOR 1, L_0x12a0920, L_0x12a0cf0, C4<0>, C4<0>;
v0x1252070_0 .net "G", 0 0, L_0x127ebd0;  1 drivers
v0x1252150_0 .net "P", 0 0, L_0x12a0920;  1 drivers
v0x1252210_0 .net "PandCin", 0 0, L_0x12a0e80;  1 drivers
v0x12522e0_0 .net "a", 0 0, L_0x12a2610;  alias, 1 drivers
v0x12523a0_0 .net "b", 0 0, L_0x127eb60;  alias, 1 drivers
v0x12524b0_0 .net "carryin", 0 0, L_0x12a0cf0;  alias, 1 drivers
v0x1252570_0 .net "carryout", 0 0, L_0x12a0f40;  alias, 1 drivers
v0x1252630_0 .net "sum", 0 0, L_0x12a10a0;  alias, 1 drivers
S_0x1252790 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1251ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12a15a0 .functor NOT 1, L_0x12a1610, C4<0>, C4<0>, C4<0>;
L_0x12a1700 .functor NOT 1, L_0x12a1770, C4<0>, C4<0>, C4<0>;
L_0x12a1860 .functor NOT 1, L_0x12a18d0, C4<0>, C4<0>, C4<0>;
L_0x12a19c0 .functor AND 1, L_0x12a1860, L_0x12a1700, L_0x12a15a0, L_0x12a10a0;
L_0x12a1bb0 .functor AND 1, L_0x12a1860, L_0x12a1700, L_0x12a1c20, L_0x12a1210;
L_0x12a1cc0 .functor AND 1, L_0x12a1860, L_0x12a1dc0, L_0x12a15a0, L_0x7f303fcea498;
L_0x12a1eb0 .functor AND 1, L_0x12a1860, L_0x12a1f20, L_0x12a2050, L_0x12a1490;
L_0x12a2140 .functor AND 1, L_0x12a22d0, L_0x12a1700, L_0x12a15a0, L_0x12a13d0;
L_0x12a23c0/0/0 .functor OR 1, L_0x12a19c0, L_0x12a1bb0, L_0x12a1cc0, L_0x12a1eb0;
L_0x12a23c0/0/4 .functor OR 1, L_0x12a2140, C4<0>, C4<0>, C4<0>;
L_0x12a23c0 .functor OR 1, L_0x12a23c0/0/0, L_0x12a23c0/0/4, C4<0>, C4<0>;
v0x1252a30_0 .net *"_s1", 0 0, L_0x12a1610;  1 drivers
v0x1252b10_0 .net *"_s11", 0 0, L_0x12a1f20;  1 drivers
v0x1252bf0_0 .net *"_s13", 0 0, L_0x12a2050;  1 drivers
v0x1252cb0_0 .net *"_s15", 0 0, L_0x12a22d0;  1 drivers
v0x1252d90_0 .net *"_s3", 0 0, L_0x12a1770;  1 drivers
v0x1252ec0_0 .net *"_s5", 0 0, L_0x12a18d0;  1 drivers
v0x1252fa0_0 .net *"_s7", 0 0, L_0x12a1c20;  1 drivers
v0x1253080_0 .net *"_s9", 0 0, L_0x12a1dc0;  1 drivers
v0x1253160_0 .net "a0", 0 0, L_0x12a10a0;  alias, 1 drivers
v0x1253290_0 .net "a1", 0 0, L_0x12a1210;  alias, 1 drivers
v0x1253330_0 .net "a2", 0 0, L_0x7f303fcea498;  alias, 1 drivers
v0x12533f0_0 .net "a3", 0 0, L_0x12a1490;  alias, 1 drivers
v0x12534b0_0 .net "a4", 0 0, L_0x12a13d0;  alias, 1 drivers
v0x1253570_0 .net "addWire", 0 0, L_0x12a19c0;  1 drivers
v0x1253630_0 .net "nandWire", 0 0, L_0x12a1eb0;  1 drivers
v0x12536f0_0 .net "norWire", 0 0, L_0x12a2140;  1 drivers
v0x12537b0_0 .net "ns0", 0 0, L_0x12a15a0;  1 drivers
v0x1253960_0 .net "ns1", 0 0, L_0x12a1700;  1 drivers
v0x1253a00_0 .net "ns2", 0 0, L_0x12a1860;  1 drivers
v0x1253aa0_0 .net "out", 0 0, L_0x12a23c0;  alias, 1 drivers
v0x1253b40_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1253c00_0 .net "sltWire", 0 0, L_0x12a1cc0;  1 drivers
v0x1253cc0_0 .net "xorWire", 0 0, L_0x12a1bb0;  1 drivers
L_0x12a1610 .part v0x12052f0_0, 0, 1;
L_0x12a1770 .part v0x12052f0_0, 1, 1;
L_0x12a18d0 .part v0x12052f0_0, 2, 1;
L_0x12a1c20 .part v0x12052f0_0, 0, 1;
L_0x12a1dc0 .part v0x12052f0_0, 1, 1;
L_0x12a1f20 .part v0x12052f0_0, 1, 1;
L_0x12a2050 .part v0x12052f0_0, 0, 1;
L_0x12a22d0 .part v0x12052f0_0, 2, 1;
S_0x1254b70 .scope generate, "genALUs[18]" "genALUs[18]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1254d30 .param/l "bit" 0 3 127, +C4<010010>;
S_0x1254df0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1254b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1294030 .functor XOR 1, L_0x12a2750, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12a2e00 .functor NOR 1, L_0x12a4390, L_0x12a2750, C4<0>, C4<0>;
L_0x12a2f50 .functor XOR 1, L_0x12a4390, L_0x12a2750, C4<0>, C4<0>;
L_0x12a3010 .functor NAND 1, L_0x12a4390, L_0x12a2750, C4<1>, C4<1>;
L_0x12a3110 .functor XOR 1, v0x11c1cd0_0, L_0x12a2e00, C4<0>, C4<0>;
L_0x12a31d0 .functor XOR 1, v0x11c1cd0_0, L_0x12a3010, C4<0>, C4<0>;
v0x12571c0_0 .net "a", 0 0, L_0x12a4390;  1 drivers
v0x12572b0_0 .net "addSubtract", 0 0, L_0x12a2d90;  1 drivers
v0x1257350_0 .net "b", 0 0, L_0x12a2750;  1 drivers
v0x12573f0_0 .net "bOut", 0 0, L_0x1294030;  1 drivers
v0x12574c0_0 .net "carryin", 0 0, L_0x12a27f0;  1 drivers
v0x12575b0_0 .net "carryout", 0 0, L_0x12a2c30;  1 drivers
v0x1257680_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1257720_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12577c0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12578f0_0 .net "nandOut", 0 0, L_0x12a31d0;  1 drivers
v0x12579c0_0 .net "nandgate", 0 0, L_0x12a3010;  1 drivers
v0x1257a60_0 .net "norOut", 0 0, L_0x12a3110;  1 drivers
v0x1257b30_0 .net "norgate", 0 0, L_0x12a2e00;  1 drivers
v0x1257bd0_0 .net "result", 0 0, L_0x12a4140;  1 drivers
L_0x7f303fcea4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1257ca0_0 .net "slt", 0 0, L_0x7f303fcea4e0;  1 drivers
v0x1257d40_0 .net "xorgate", 0 0, L_0x12a2f50;  1 drivers
S_0x12550f0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1254df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a2a00 .functor AND 1, L_0x12a4390, L_0x1294030, C4<1>, C4<1>;
L_0x12a2a70 .functor XOR 1, L_0x12a4390, L_0x1294030, C4<0>, C4<0>;
L_0x12a2b70 .functor AND 1, L_0x12a2a70, L_0x12a27f0, C4<1>, C4<1>;
L_0x12a2c30 .functor OR 1, L_0x12a2b70, L_0x12a2a00, C4<0>, C4<0>;
L_0x12a2d90 .functor XOR 1, L_0x12a2a70, L_0x12a27f0, C4<0>, C4<0>;
v0x1255390_0 .net "G", 0 0, L_0x12a2a00;  1 drivers
v0x1255470_0 .net "P", 0 0, L_0x12a2a70;  1 drivers
v0x1255530_0 .net "PandCin", 0 0, L_0x12a2b70;  1 drivers
v0x1255600_0 .net "a", 0 0, L_0x12a4390;  alias, 1 drivers
v0x12556c0_0 .net "b", 0 0, L_0x1294030;  alias, 1 drivers
v0x12557d0_0 .net "carryin", 0 0, L_0x12a27f0;  alias, 1 drivers
v0x1255890_0 .net "carryout", 0 0, L_0x12a2c30;  alias, 1 drivers
v0x1255950_0 .net "sum", 0 0, L_0x12a2d90;  alias, 1 drivers
S_0x1255ab0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1254df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12a32e0 .functor NOT 1, L_0x12a3350, C4<0>, C4<0>, C4<0>;
L_0x12a3440 .functor NOT 1, L_0x12a34b0, C4<0>, C4<0>, C4<0>;
L_0x12a35a0 .functor NOT 1, L_0x12a3610, C4<0>, C4<0>, C4<0>;
L_0x12a3700 .functor AND 1, L_0x12a35a0, L_0x12a3440, L_0x12a32e0, L_0x12a2d90;
L_0x12a38f0 .functor AND 1, L_0x12a35a0, L_0x12a3440, L_0x12a3960, L_0x12a2f50;
L_0x12a3a00 .functor AND 1, L_0x12a35a0, L_0x12a3b40, L_0x12a32e0, L_0x7f303fcea4e0;
L_0x12a3c30 .functor AND 1, L_0x12a35a0, L_0x12a3ca0, L_0x12a3dd0, L_0x12a31d0;
L_0x12a3ec0 .functor AND 1, L_0x12a4050, L_0x12a3440, L_0x12a32e0, L_0x12a3110;
L_0x12a4140/0/0 .functor OR 1, L_0x12a3700, L_0x12a38f0, L_0x12a3a00, L_0x12a3c30;
L_0x12a4140/0/4 .functor OR 1, L_0x12a3ec0, C4<0>, C4<0>, C4<0>;
L_0x12a4140 .functor OR 1, L_0x12a4140/0/0, L_0x12a4140/0/4, C4<0>, C4<0>;
v0x1255d50_0 .net *"_s1", 0 0, L_0x12a3350;  1 drivers
v0x1255e30_0 .net *"_s11", 0 0, L_0x12a3ca0;  1 drivers
v0x1255f10_0 .net *"_s13", 0 0, L_0x12a3dd0;  1 drivers
v0x1255fd0_0 .net *"_s15", 0 0, L_0x12a4050;  1 drivers
v0x12560b0_0 .net *"_s3", 0 0, L_0x12a34b0;  1 drivers
v0x12561e0_0 .net *"_s5", 0 0, L_0x12a3610;  1 drivers
v0x12562c0_0 .net *"_s7", 0 0, L_0x12a3960;  1 drivers
v0x12563a0_0 .net *"_s9", 0 0, L_0x12a3b40;  1 drivers
v0x1256480_0 .net "a0", 0 0, L_0x12a2d90;  alias, 1 drivers
v0x12565b0_0 .net "a1", 0 0, L_0x12a2f50;  alias, 1 drivers
v0x1256650_0 .net "a2", 0 0, L_0x7f303fcea4e0;  alias, 1 drivers
v0x1256710_0 .net "a3", 0 0, L_0x12a31d0;  alias, 1 drivers
v0x12567d0_0 .net "a4", 0 0, L_0x12a3110;  alias, 1 drivers
v0x1256890_0 .net "addWire", 0 0, L_0x12a3700;  1 drivers
v0x1256950_0 .net "nandWire", 0 0, L_0x12a3c30;  1 drivers
v0x1256a10_0 .net "norWire", 0 0, L_0x12a3ec0;  1 drivers
v0x1256ad0_0 .net "ns0", 0 0, L_0x12a32e0;  1 drivers
v0x1256c80_0 .net "ns1", 0 0, L_0x12a3440;  1 drivers
v0x1256d20_0 .net "ns2", 0 0, L_0x12a35a0;  1 drivers
v0x1256dc0_0 .net "out", 0 0, L_0x12a4140;  alias, 1 drivers
v0x1256e60_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1256f20_0 .net "sltWire", 0 0, L_0x12a3a00;  1 drivers
v0x1256fe0_0 .net "xorWire", 0 0, L_0x12a38f0;  1 drivers
L_0x12a3350 .part v0x12052f0_0, 0, 1;
L_0x12a34b0 .part v0x12052f0_0, 1, 1;
L_0x12a3610 .part v0x12052f0_0, 2, 1;
L_0x12a3960 .part v0x12052f0_0, 0, 1;
L_0x12a3b40 .part v0x12052f0_0, 1, 1;
L_0x12a3ca0 .part v0x12052f0_0, 1, 1;
L_0x12a3dd0 .part v0x12052f0_0, 0, 1;
L_0x12a4050 .part v0x12052f0_0, 2, 1;
S_0x1257e90 .scope generate, "genALUs[19]" "genALUs[19]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1258050 .param/l "bit" 0 3 127, +C4<010011>;
S_0x1258110 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1257e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12a4430 .functor XOR 1, L_0x12a60e0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12a4b00 .functor NOR 1, L_0x12a6040, L_0x12a60e0, C4<0>, C4<0>;
L_0x12a4c00 .functor XOR 1, L_0x12a6040, L_0x12a60e0, C4<0>, C4<0>;
L_0x12a4cc0 .functor NAND 1, L_0x12a6040, L_0x12a60e0, C4<1>, C4<1>;
L_0x12a4dc0 .functor XOR 1, v0x11c1cd0_0, L_0x12a4b00, C4<0>, C4<0>;
L_0x12a4e80 .functor XOR 1, v0x11c1cd0_0, L_0x12a4cc0, C4<0>, C4<0>;
v0x125a4e0_0 .net "a", 0 0, L_0x12a6040;  1 drivers
v0x125a5d0_0 .net "addSubtract", 0 0, L_0x12a4a90;  1 drivers
v0x125a670_0 .net "b", 0 0, L_0x12a60e0;  1 drivers
v0x125a710_0 .net "bOut", 0 0, L_0x12a4430;  1 drivers
v0x125a7e0_0 .net "carryin", 0 0, L_0x12a4670;  1 drivers
v0x125a8d0_0 .net "carryout", 0 0, L_0x12a4930;  1 drivers
v0x125a9a0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x125aa40_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x125aae0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x125ac10_0 .net "nandOut", 0 0, L_0x12a4e80;  1 drivers
v0x125ace0_0 .net "nandgate", 0 0, L_0x12a4cc0;  1 drivers
v0x125ad80_0 .net "norOut", 0 0, L_0x12a4dc0;  1 drivers
v0x125ae50_0 .net "norgate", 0 0, L_0x12a4b00;  1 drivers
v0x125aef0_0 .net "result", 0 0, L_0x12a5df0;  1 drivers
L_0x7f303fcea528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125afc0_0 .net "slt", 0 0, L_0x7f303fcea528;  1 drivers
v0x125b060_0 .net "xorgate", 0 0, L_0x12a4c00;  1 drivers
S_0x1258410 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1258110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a44a0 .functor AND 1, L_0x12a6040, L_0x12a4430, C4<1>, C4<1>;
L_0x12a4560 .functor XOR 1, L_0x12a6040, L_0x12a4430, C4<0>, C4<0>;
L_0x12a48c0 .functor AND 1, L_0x12a4560, L_0x12a4670, C4<1>, C4<1>;
L_0x12a4930 .functor OR 1, L_0x12a48c0, L_0x12a44a0, C4<0>, C4<0>;
L_0x12a4a90 .functor XOR 1, L_0x12a4560, L_0x12a4670, C4<0>, C4<0>;
v0x12586b0_0 .net "G", 0 0, L_0x12a44a0;  1 drivers
v0x1258790_0 .net "P", 0 0, L_0x12a4560;  1 drivers
v0x1258850_0 .net "PandCin", 0 0, L_0x12a48c0;  1 drivers
v0x1258920_0 .net "a", 0 0, L_0x12a6040;  alias, 1 drivers
v0x12589e0_0 .net "b", 0 0, L_0x12a4430;  alias, 1 drivers
v0x1258af0_0 .net "carryin", 0 0, L_0x12a4670;  alias, 1 drivers
v0x1258bb0_0 .net "carryout", 0 0, L_0x12a4930;  alias, 1 drivers
v0x1258c70_0 .net "sum", 0 0, L_0x12a4a90;  alias, 1 drivers
S_0x1258dd0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1258110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12a4f90 .functor NOT 1, L_0x12a5000, C4<0>, C4<0>, C4<0>;
L_0x12a50f0 .functor NOT 1, L_0x12a5160, C4<0>, C4<0>, C4<0>;
L_0x12a5250 .functor NOT 1, L_0x12a52c0, C4<0>, C4<0>, C4<0>;
L_0x12a53b0 .functor AND 1, L_0x12a5250, L_0x12a50f0, L_0x12a4f90, L_0x12a4a90;
L_0x12a55a0 .functor AND 1, L_0x12a5250, L_0x12a50f0, L_0x12a5610, L_0x12a4c00;
L_0x12a56b0 .functor AND 1, L_0x12a5250, L_0x12a57f0, L_0x12a4f90, L_0x7f303fcea528;
L_0x12a58e0 .functor AND 1, L_0x12a5250, L_0x12a5950, L_0x12a5a80, L_0x12a4e80;
L_0x12a5b70 .functor AND 1, L_0x12a5d00, L_0x12a50f0, L_0x12a4f90, L_0x12a4dc0;
L_0x12a5df0/0/0 .functor OR 1, L_0x12a53b0, L_0x12a55a0, L_0x12a56b0, L_0x12a58e0;
L_0x12a5df0/0/4 .functor OR 1, L_0x12a5b70, C4<0>, C4<0>, C4<0>;
L_0x12a5df0 .functor OR 1, L_0x12a5df0/0/0, L_0x12a5df0/0/4, C4<0>, C4<0>;
v0x1259070_0 .net *"_s1", 0 0, L_0x12a5000;  1 drivers
v0x1259150_0 .net *"_s11", 0 0, L_0x12a5950;  1 drivers
v0x1259230_0 .net *"_s13", 0 0, L_0x12a5a80;  1 drivers
v0x12592f0_0 .net *"_s15", 0 0, L_0x12a5d00;  1 drivers
v0x12593d0_0 .net *"_s3", 0 0, L_0x12a5160;  1 drivers
v0x1259500_0 .net *"_s5", 0 0, L_0x12a52c0;  1 drivers
v0x12595e0_0 .net *"_s7", 0 0, L_0x12a5610;  1 drivers
v0x12596c0_0 .net *"_s9", 0 0, L_0x12a57f0;  1 drivers
v0x12597a0_0 .net "a0", 0 0, L_0x12a4a90;  alias, 1 drivers
v0x12598d0_0 .net "a1", 0 0, L_0x12a4c00;  alias, 1 drivers
v0x1259970_0 .net "a2", 0 0, L_0x7f303fcea528;  alias, 1 drivers
v0x1259a30_0 .net "a3", 0 0, L_0x12a4e80;  alias, 1 drivers
v0x1259af0_0 .net "a4", 0 0, L_0x12a4dc0;  alias, 1 drivers
v0x1259bb0_0 .net "addWire", 0 0, L_0x12a53b0;  1 drivers
v0x1259c70_0 .net "nandWire", 0 0, L_0x12a58e0;  1 drivers
v0x1259d30_0 .net "norWire", 0 0, L_0x12a5b70;  1 drivers
v0x1259df0_0 .net "ns0", 0 0, L_0x12a4f90;  1 drivers
v0x1259fa0_0 .net "ns1", 0 0, L_0x12a50f0;  1 drivers
v0x125a040_0 .net "ns2", 0 0, L_0x12a5250;  1 drivers
v0x125a0e0_0 .net "out", 0 0, L_0x12a5df0;  alias, 1 drivers
v0x125a180_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x125a240_0 .net "sltWire", 0 0, L_0x12a56b0;  1 drivers
v0x125a300_0 .net "xorWire", 0 0, L_0x12a55a0;  1 drivers
L_0x12a5000 .part v0x12052f0_0, 0, 1;
L_0x12a5160 .part v0x12052f0_0, 1, 1;
L_0x12a52c0 .part v0x12052f0_0, 2, 1;
L_0x12a5610 .part v0x12052f0_0, 0, 1;
L_0x12a57f0 .part v0x12052f0_0, 1, 1;
L_0x12a5950 .part v0x12052f0_0, 1, 1;
L_0x12a5a80 .part v0x12052f0_0, 0, 1;
L_0x12a5d00 .part v0x12052f0_0, 2, 1;
S_0x125b1b0 .scope generate, "genALUs[20]" "genALUs[20]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x125b370 .param/l "bit" 0 3 127, +C4<010100>;
S_0x125b430 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x125b1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12a47a0 .functor XOR 1, L_0x12a6180, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12a67f0 .functor NOR 1, L_0x12a7d30, L_0x12a6180, C4<0>, C4<0>;
L_0x12a68f0 .functor XOR 1, L_0x12a7d30, L_0x12a6180, C4<0>, C4<0>;
L_0x12a69b0 .functor NAND 1, L_0x12a7d30, L_0x12a6180, C4<1>, C4<1>;
L_0x12a6ab0 .functor XOR 1, v0x11c1cd0_0, L_0x12a67f0, C4<0>, C4<0>;
L_0x12a6b70 .functor XOR 1, v0x11c1cd0_0, L_0x12a69b0, C4<0>, C4<0>;
v0x125d800_0 .net "a", 0 0, L_0x12a7d30;  1 drivers
v0x125d8f0_0 .net "addSubtract", 0 0, L_0x12a6780;  1 drivers
v0x125d990_0 .net "b", 0 0, L_0x12a6180;  1 drivers
v0x125da30_0 .net "bOut", 0 0, L_0x12a47a0;  1 drivers
v0x125db00_0 .net "carryin", 0 0, L_0x12a6220;  1 drivers
v0x125dbf0_0 .net "carryout", 0 0, L_0x12a6620;  1 drivers
v0x125dcc0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x125dd60_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x125de00_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x125df30_0 .net "nandOut", 0 0, L_0x12a6b70;  1 drivers
v0x125e000_0 .net "nandgate", 0 0, L_0x12a69b0;  1 drivers
v0x125e0a0_0 .net "norOut", 0 0, L_0x12a6ab0;  1 drivers
v0x125e170_0 .net "norgate", 0 0, L_0x12a67f0;  1 drivers
v0x125e210_0 .net "result", 0 0, L_0x12a7ae0;  1 drivers
L_0x7f303fcea570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125e2e0_0 .net "slt", 0 0, L_0x7f303fcea570;  1 drivers
v0x125e380_0 .net "xorgate", 0 0, L_0x12a68f0;  1 drivers
S_0x125b730 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x125b430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a63a0 .functor AND 1, L_0x12a7d30, L_0x12a47a0, C4<1>, C4<1>;
L_0x12a6460 .functor XOR 1, L_0x12a7d30, L_0x12a47a0, C4<0>, C4<0>;
L_0x12a6560 .functor AND 1, L_0x12a6460, L_0x12a6220, C4<1>, C4<1>;
L_0x12a6620 .functor OR 1, L_0x12a6560, L_0x12a63a0, C4<0>, C4<0>;
L_0x12a6780 .functor XOR 1, L_0x12a6460, L_0x12a6220, C4<0>, C4<0>;
v0x125b9d0_0 .net "G", 0 0, L_0x12a63a0;  1 drivers
v0x125bab0_0 .net "P", 0 0, L_0x12a6460;  1 drivers
v0x125bb70_0 .net "PandCin", 0 0, L_0x12a6560;  1 drivers
v0x125bc40_0 .net "a", 0 0, L_0x12a7d30;  alias, 1 drivers
v0x125bd00_0 .net "b", 0 0, L_0x12a47a0;  alias, 1 drivers
v0x125be10_0 .net "carryin", 0 0, L_0x12a6220;  alias, 1 drivers
v0x125bed0_0 .net "carryout", 0 0, L_0x12a6620;  alias, 1 drivers
v0x125bf90_0 .net "sum", 0 0, L_0x12a6780;  alias, 1 drivers
S_0x125c0f0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x125b430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12a6c80 .functor NOT 1, L_0x12a6cf0, C4<0>, C4<0>, C4<0>;
L_0x12a6de0 .functor NOT 1, L_0x12a6e50, C4<0>, C4<0>, C4<0>;
L_0x12a6f40 .functor NOT 1, L_0x12a6fb0, C4<0>, C4<0>, C4<0>;
L_0x12a70a0 .functor AND 1, L_0x12a6f40, L_0x12a6de0, L_0x12a6c80, L_0x12a6780;
L_0x12a7290 .functor AND 1, L_0x12a6f40, L_0x12a6de0, L_0x12a7300, L_0x12a68f0;
L_0x12a73a0 .functor AND 1, L_0x12a6f40, L_0x12a74e0, L_0x12a6c80, L_0x7f303fcea570;
L_0x12a75d0 .functor AND 1, L_0x12a6f40, L_0x12a7640, L_0x12a7770, L_0x12a6b70;
L_0x12a7860 .functor AND 1, L_0x12a79f0, L_0x12a6de0, L_0x12a6c80, L_0x12a6ab0;
L_0x12a7ae0/0/0 .functor OR 1, L_0x12a70a0, L_0x12a7290, L_0x12a73a0, L_0x12a75d0;
L_0x12a7ae0/0/4 .functor OR 1, L_0x12a7860, C4<0>, C4<0>, C4<0>;
L_0x12a7ae0 .functor OR 1, L_0x12a7ae0/0/0, L_0x12a7ae0/0/4, C4<0>, C4<0>;
v0x125c390_0 .net *"_s1", 0 0, L_0x12a6cf0;  1 drivers
v0x125c470_0 .net *"_s11", 0 0, L_0x12a7640;  1 drivers
v0x125c550_0 .net *"_s13", 0 0, L_0x12a7770;  1 drivers
v0x125c610_0 .net *"_s15", 0 0, L_0x12a79f0;  1 drivers
v0x125c6f0_0 .net *"_s3", 0 0, L_0x12a6e50;  1 drivers
v0x125c820_0 .net *"_s5", 0 0, L_0x12a6fb0;  1 drivers
v0x125c900_0 .net *"_s7", 0 0, L_0x12a7300;  1 drivers
v0x125c9e0_0 .net *"_s9", 0 0, L_0x12a74e0;  1 drivers
v0x125cac0_0 .net "a0", 0 0, L_0x12a6780;  alias, 1 drivers
v0x125cbf0_0 .net "a1", 0 0, L_0x12a68f0;  alias, 1 drivers
v0x125cc90_0 .net "a2", 0 0, L_0x7f303fcea570;  alias, 1 drivers
v0x125cd50_0 .net "a3", 0 0, L_0x12a6b70;  alias, 1 drivers
v0x125ce10_0 .net "a4", 0 0, L_0x12a6ab0;  alias, 1 drivers
v0x125ced0_0 .net "addWire", 0 0, L_0x12a70a0;  1 drivers
v0x125cf90_0 .net "nandWire", 0 0, L_0x12a75d0;  1 drivers
v0x125d050_0 .net "norWire", 0 0, L_0x12a7860;  1 drivers
v0x125d110_0 .net "ns0", 0 0, L_0x12a6c80;  1 drivers
v0x125d2c0_0 .net "ns1", 0 0, L_0x12a6de0;  1 drivers
v0x125d360_0 .net "ns2", 0 0, L_0x12a6f40;  1 drivers
v0x125d400_0 .net "out", 0 0, L_0x12a7ae0;  alias, 1 drivers
v0x125d4a0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x125d560_0 .net "sltWire", 0 0, L_0x12a73a0;  1 drivers
v0x125d620_0 .net "xorWire", 0 0, L_0x12a7290;  1 drivers
L_0x12a6cf0 .part v0x12052f0_0, 0, 1;
L_0x12a6e50 .part v0x12052f0_0, 1, 1;
L_0x12a6fb0 .part v0x12052f0_0, 2, 1;
L_0x12a7300 .part v0x12052f0_0, 0, 1;
L_0x12a74e0 .part v0x12052f0_0, 1, 1;
L_0x12a7640 .part v0x12052f0_0, 1, 1;
L_0x12a7770 .part v0x12052f0_0, 0, 1;
L_0x12a79f0 .part v0x12052f0_0, 2, 1;
S_0x125e4d0 .scope generate, "genALUs[21]" "genALUs[21]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x125e690 .param/l "bit" 0 3 127, +C4<010101>;
S_0x125e750 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x125e4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12a7fc0 .functor XOR 1, L_0x12a9a60, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12a8480 .functor NOR 1, L_0x12a99c0, L_0x12a9a60, C4<0>, C4<0>;
L_0x12a8580 .functor XOR 1, L_0x12a99c0, L_0x12a9a60, C4<0>, C4<0>;
L_0x12a8640 .functor NAND 1, L_0x12a99c0, L_0x12a9a60, C4<1>, C4<1>;
L_0x12a8740 .functor XOR 1, v0x11c1cd0_0, L_0x12a8480, C4<0>, C4<0>;
L_0x12a8800 .functor XOR 1, v0x11c1cd0_0, L_0x12a8640, C4<0>, C4<0>;
v0x1260b20_0 .net "a", 0 0, L_0x12a99c0;  1 drivers
v0x1260c10_0 .net "addSubtract", 0 0, L_0x12a8410;  1 drivers
v0x1260cb0_0 .net "b", 0 0, L_0x12a9a60;  1 drivers
v0x1260d50_0 .net "bOut", 0 0, L_0x12a7fc0;  1 drivers
v0x1260e20_0 .net "carryin", 0 0, L_0x12a7dd0;  1 drivers
v0x1260f10_0 .net "carryout", 0 0, L_0x12a82b0;  1 drivers
v0x1260fe0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1261080_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1261120_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1261250_0 .net "nandOut", 0 0, L_0x12a8800;  1 drivers
v0x1261320_0 .net "nandgate", 0 0, L_0x12a8640;  1 drivers
v0x12613c0_0 .net "norOut", 0 0, L_0x12a8740;  1 drivers
v0x1261490_0 .net "norgate", 0 0, L_0x12a8480;  1 drivers
v0x1261530_0 .net "result", 0 0, L_0x12a9770;  1 drivers
L_0x7f303fcea5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1261600_0 .net "slt", 0 0, L_0x7f303fcea5b8;  1 drivers
v0x12616a0_0 .net "xorgate", 0 0, L_0x12a8580;  1 drivers
S_0x125ea50 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x125e750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a8030 .functor AND 1, L_0x12a99c0, L_0x12a7fc0, C4<1>, C4<1>;
L_0x12a80f0 .functor XOR 1, L_0x12a99c0, L_0x12a7fc0, C4<0>, C4<0>;
L_0x12a81f0 .functor AND 1, L_0x12a80f0, L_0x12a7dd0, C4<1>, C4<1>;
L_0x12a82b0 .functor OR 1, L_0x12a81f0, L_0x12a8030, C4<0>, C4<0>;
L_0x12a8410 .functor XOR 1, L_0x12a80f0, L_0x12a7dd0, C4<0>, C4<0>;
v0x125ecf0_0 .net "G", 0 0, L_0x12a8030;  1 drivers
v0x125edd0_0 .net "P", 0 0, L_0x12a80f0;  1 drivers
v0x125ee90_0 .net "PandCin", 0 0, L_0x12a81f0;  1 drivers
v0x125ef60_0 .net "a", 0 0, L_0x12a99c0;  alias, 1 drivers
v0x125f020_0 .net "b", 0 0, L_0x12a7fc0;  alias, 1 drivers
v0x125f130_0 .net "carryin", 0 0, L_0x12a7dd0;  alias, 1 drivers
v0x125f1f0_0 .net "carryout", 0 0, L_0x12a82b0;  alias, 1 drivers
v0x125f2b0_0 .net "sum", 0 0, L_0x12a8410;  alias, 1 drivers
S_0x125f410 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x125e750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12a8910 .functor NOT 1, L_0x12a8980, C4<0>, C4<0>, C4<0>;
L_0x12a8a70 .functor NOT 1, L_0x12a8ae0, C4<0>, C4<0>, C4<0>;
L_0x12a8bd0 .functor NOT 1, L_0x12a8c40, C4<0>, C4<0>, C4<0>;
L_0x12a8d30 .functor AND 1, L_0x12a8bd0, L_0x12a8a70, L_0x12a8910, L_0x12a8410;
L_0x12a8f20 .functor AND 1, L_0x12a8bd0, L_0x12a8a70, L_0x12a8f90, L_0x12a8580;
L_0x12a9030 .functor AND 1, L_0x12a8bd0, L_0x12a9170, L_0x12a8910, L_0x7f303fcea5b8;
L_0x12a9260 .functor AND 1, L_0x12a8bd0, L_0x12a92d0, L_0x12a9400, L_0x12a8800;
L_0x12a94f0 .functor AND 1, L_0x12a9680, L_0x12a8a70, L_0x12a8910, L_0x12a8740;
L_0x12a9770/0/0 .functor OR 1, L_0x12a8d30, L_0x12a8f20, L_0x12a9030, L_0x12a9260;
L_0x12a9770/0/4 .functor OR 1, L_0x12a94f0, C4<0>, C4<0>, C4<0>;
L_0x12a9770 .functor OR 1, L_0x12a9770/0/0, L_0x12a9770/0/4, C4<0>, C4<0>;
v0x125f6b0_0 .net *"_s1", 0 0, L_0x12a8980;  1 drivers
v0x125f790_0 .net *"_s11", 0 0, L_0x12a92d0;  1 drivers
v0x125f870_0 .net *"_s13", 0 0, L_0x12a9400;  1 drivers
v0x125f930_0 .net *"_s15", 0 0, L_0x12a9680;  1 drivers
v0x125fa10_0 .net *"_s3", 0 0, L_0x12a8ae0;  1 drivers
v0x125fb40_0 .net *"_s5", 0 0, L_0x12a8c40;  1 drivers
v0x125fc20_0 .net *"_s7", 0 0, L_0x12a8f90;  1 drivers
v0x125fd00_0 .net *"_s9", 0 0, L_0x12a9170;  1 drivers
v0x125fde0_0 .net "a0", 0 0, L_0x12a8410;  alias, 1 drivers
v0x125ff10_0 .net "a1", 0 0, L_0x12a8580;  alias, 1 drivers
v0x125ffb0_0 .net "a2", 0 0, L_0x7f303fcea5b8;  alias, 1 drivers
v0x1260070_0 .net "a3", 0 0, L_0x12a8800;  alias, 1 drivers
v0x1260130_0 .net "a4", 0 0, L_0x12a8740;  alias, 1 drivers
v0x12601f0_0 .net "addWire", 0 0, L_0x12a8d30;  1 drivers
v0x12602b0_0 .net "nandWire", 0 0, L_0x12a9260;  1 drivers
v0x1260370_0 .net "norWire", 0 0, L_0x12a94f0;  1 drivers
v0x1260430_0 .net "ns0", 0 0, L_0x12a8910;  1 drivers
v0x12605e0_0 .net "ns1", 0 0, L_0x12a8a70;  1 drivers
v0x1260680_0 .net "ns2", 0 0, L_0x12a8bd0;  1 drivers
v0x1260720_0 .net "out", 0 0, L_0x12a9770;  alias, 1 drivers
v0x12607c0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1260880_0 .net "sltWire", 0 0, L_0x12a9030;  1 drivers
v0x1260940_0 .net "xorWire", 0 0, L_0x12a8f20;  1 drivers
L_0x12a8980 .part v0x12052f0_0, 0, 1;
L_0x12a8ae0 .part v0x12052f0_0, 1, 1;
L_0x12a8c40 .part v0x12052f0_0, 2, 1;
L_0x12a8f90 .part v0x12052f0_0, 0, 1;
L_0x12a9170 .part v0x12052f0_0, 1, 1;
L_0x12a92d0 .part v0x12052f0_0, 1, 1;
L_0x12a9400 .part v0x12052f0_0, 0, 1;
L_0x12a9680 .part v0x12052f0_0, 2, 1;
S_0x12617f0 .scope generate, "genALUs[22]" "genALUs[22]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x12619b0 .param/l "bit" 0 3 127, +C4<010110>;
S_0x1261a70 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x12617f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12a7f00 .functor XOR 1, L_0x12a9b00, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12aa100 .functor NOR 1, L_0x12ab640, L_0x12a9b00, C4<0>, C4<0>;
L_0x12aa200 .functor XOR 1, L_0x12ab640, L_0x12a9b00, C4<0>, C4<0>;
L_0x12aa2c0 .functor NAND 1, L_0x12ab640, L_0x12a9b00, C4<1>, C4<1>;
L_0x12aa3c0 .functor XOR 1, v0x11c1cd0_0, L_0x12aa100, C4<0>, C4<0>;
L_0x12aa480 .functor XOR 1, v0x11c1cd0_0, L_0x12aa2c0, C4<0>, C4<0>;
v0x1263e40_0 .net "a", 0 0, L_0x12ab640;  1 drivers
v0x1263f30_0 .net "addSubtract", 0 0, L_0x12aa090;  1 drivers
v0x1263fd0_0 .net "b", 0 0, L_0x12a9b00;  1 drivers
v0x1264070_0 .net "bOut", 0 0, L_0x12a7f00;  1 drivers
v0x1264140_0 .net "carryin", 0 0, L_0x12a9ba0;  1 drivers
v0x1264230_0 .net "carryout", 0 0, L_0x12a9f30;  1 drivers
v0x1264300_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x12643a0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1264440_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1264570_0 .net "nandOut", 0 0, L_0x12aa480;  1 drivers
v0x1264640_0 .net "nandgate", 0 0, L_0x12aa2c0;  1 drivers
v0x12646e0_0 .net "norOut", 0 0, L_0x12aa3c0;  1 drivers
v0x12647b0_0 .net "norgate", 0 0, L_0x12aa100;  1 drivers
v0x1264850_0 .net "result", 0 0, L_0x12ab3f0;  1 drivers
L_0x7f303fcea600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1264920_0 .net "slt", 0 0, L_0x7f303fcea600;  1 drivers
v0x12649c0_0 .net "xorgate", 0 0, L_0x12aa200;  1 drivers
S_0x1261d70 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1261a70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12a9d00 .functor AND 1, L_0x12ab640, L_0x12a7f00, C4<1>, C4<1>;
L_0x12a9d70 .functor XOR 1, L_0x12ab640, L_0x12a7f00, C4<0>, C4<0>;
L_0x12a9e70 .functor AND 1, L_0x12a9d70, L_0x12a9ba0, C4<1>, C4<1>;
L_0x12a9f30 .functor OR 1, L_0x12a9e70, L_0x12a9d00, C4<0>, C4<0>;
L_0x12aa090 .functor XOR 1, L_0x12a9d70, L_0x12a9ba0, C4<0>, C4<0>;
v0x1262010_0 .net "G", 0 0, L_0x12a9d00;  1 drivers
v0x12620f0_0 .net "P", 0 0, L_0x12a9d70;  1 drivers
v0x12621b0_0 .net "PandCin", 0 0, L_0x12a9e70;  1 drivers
v0x1262280_0 .net "a", 0 0, L_0x12ab640;  alias, 1 drivers
v0x1262340_0 .net "b", 0 0, L_0x12a7f00;  alias, 1 drivers
v0x1262450_0 .net "carryin", 0 0, L_0x12a9ba0;  alias, 1 drivers
v0x1262510_0 .net "carryout", 0 0, L_0x12a9f30;  alias, 1 drivers
v0x12625d0_0 .net "sum", 0 0, L_0x12aa090;  alias, 1 drivers
S_0x1262730 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1261a70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12aa590 .functor NOT 1, L_0x12aa600, C4<0>, C4<0>, C4<0>;
L_0x12aa6f0 .functor NOT 1, L_0x12aa760, C4<0>, C4<0>, C4<0>;
L_0x12aa850 .functor NOT 1, L_0x12aa8c0, C4<0>, C4<0>, C4<0>;
L_0x12aa9b0 .functor AND 1, L_0x12aa850, L_0x12aa6f0, L_0x12aa590, L_0x12aa090;
L_0x12aaba0 .functor AND 1, L_0x12aa850, L_0x12aa6f0, L_0x12aac10, L_0x12aa200;
L_0x12aacb0 .functor AND 1, L_0x12aa850, L_0x12aadf0, L_0x12aa590, L_0x7f303fcea600;
L_0x12aaee0 .functor AND 1, L_0x12aa850, L_0x12aaf50, L_0x12ab080, L_0x12aa480;
L_0x12ab170 .functor AND 1, L_0x12ab300, L_0x12aa6f0, L_0x12aa590, L_0x12aa3c0;
L_0x12ab3f0/0/0 .functor OR 1, L_0x12aa9b0, L_0x12aaba0, L_0x12aacb0, L_0x12aaee0;
L_0x12ab3f0/0/4 .functor OR 1, L_0x12ab170, C4<0>, C4<0>, C4<0>;
L_0x12ab3f0 .functor OR 1, L_0x12ab3f0/0/0, L_0x12ab3f0/0/4, C4<0>, C4<0>;
v0x12629d0_0 .net *"_s1", 0 0, L_0x12aa600;  1 drivers
v0x1262ab0_0 .net *"_s11", 0 0, L_0x12aaf50;  1 drivers
v0x1262b90_0 .net *"_s13", 0 0, L_0x12ab080;  1 drivers
v0x1262c50_0 .net *"_s15", 0 0, L_0x12ab300;  1 drivers
v0x1262d30_0 .net *"_s3", 0 0, L_0x12aa760;  1 drivers
v0x1262e60_0 .net *"_s5", 0 0, L_0x12aa8c0;  1 drivers
v0x1262f40_0 .net *"_s7", 0 0, L_0x12aac10;  1 drivers
v0x1263020_0 .net *"_s9", 0 0, L_0x12aadf0;  1 drivers
v0x1263100_0 .net "a0", 0 0, L_0x12aa090;  alias, 1 drivers
v0x1263230_0 .net "a1", 0 0, L_0x12aa200;  alias, 1 drivers
v0x12632d0_0 .net "a2", 0 0, L_0x7f303fcea600;  alias, 1 drivers
v0x1263390_0 .net "a3", 0 0, L_0x12aa480;  alias, 1 drivers
v0x1263450_0 .net "a4", 0 0, L_0x12aa3c0;  alias, 1 drivers
v0x1263510_0 .net "addWire", 0 0, L_0x12aa9b0;  1 drivers
v0x12635d0_0 .net "nandWire", 0 0, L_0x12aaee0;  1 drivers
v0x1263690_0 .net "norWire", 0 0, L_0x12ab170;  1 drivers
v0x1263750_0 .net "ns0", 0 0, L_0x12aa590;  1 drivers
v0x1263900_0 .net "ns1", 0 0, L_0x12aa6f0;  1 drivers
v0x12639a0_0 .net "ns2", 0 0, L_0x12aa850;  1 drivers
v0x1263a40_0 .net "out", 0 0, L_0x12ab3f0;  alias, 1 drivers
v0x1263ae0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1263ba0_0 .net "sltWire", 0 0, L_0x12aacb0;  1 drivers
v0x1263c60_0 .net "xorWire", 0 0, L_0x12aaba0;  1 drivers
L_0x12aa600 .part v0x12052f0_0, 0, 1;
L_0x12aa760 .part v0x12052f0_0, 1, 1;
L_0x12aa8c0 .part v0x12052f0_0, 2, 1;
L_0x12aac10 .part v0x12052f0_0, 0, 1;
L_0x12aadf0 .part v0x12052f0_0, 1, 1;
L_0x12aaf50 .part v0x12052f0_0, 1, 1;
L_0x12ab080 .part v0x12052f0_0, 0, 1;
L_0x12ab300 .part v0x12052f0_0, 2, 1;
S_0x1264b10 .scope generate, "genALUs[23]" "genALUs[23]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1264cd0 .param/l "bit" 0 3 127, +C4<010111>;
S_0x1264d90 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1264b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12ab900 .functor XOR 1, L_0x12ad3a0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12abdc0 .functor NOR 1, L_0x12ad300, L_0x12ad3a0, C4<0>, C4<0>;
L_0x12abec0 .functor XOR 1, L_0x12ad300, L_0x12ad3a0, C4<0>, C4<0>;
L_0x12abf80 .functor NAND 1, L_0x12ad300, L_0x12ad3a0, C4<1>, C4<1>;
L_0x12ac080 .functor XOR 1, v0x11c1cd0_0, L_0x12abdc0, C4<0>, C4<0>;
L_0x12ac140 .functor XOR 1, v0x11c1cd0_0, L_0x12abf80, C4<0>, C4<0>;
v0x1267160_0 .net "a", 0 0, L_0x12ad300;  1 drivers
v0x1267250_0 .net "addSubtract", 0 0, L_0x12abd50;  1 drivers
v0x12672f0_0 .net "b", 0 0, L_0x12ad3a0;  1 drivers
v0x1267390_0 .net "bOut", 0 0, L_0x12ab900;  1 drivers
v0x1267460_0 .net "carryin", 0 0, L_0x12ab6e0;  1 drivers
v0x1267550_0 .net "carryout", 0 0, L_0x12abbf0;  1 drivers
v0x1267620_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x12676c0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1267760_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1267890_0 .net "nandOut", 0 0, L_0x12ac140;  1 drivers
v0x1267960_0 .net "nandgate", 0 0, L_0x12abf80;  1 drivers
v0x1267a00_0 .net "norOut", 0 0, L_0x12ac080;  1 drivers
v0x1267ad0_0 .net "norgate", 0 0, L_0x12abdc0;  1 drivers
v0x1267b70_0 .net "result", 0 0, L_0x12ad0b0;  1 drivers
L_0x7f303fcea648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1267c40_0 .net "slt", 0 0, L_0x7f303fcea648;  1 drivers
v0x1267ce0_0 .net "xorgate", 0 0, L_0x12abec0;  1 drivers
S_0x1265090 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1264d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12ab970 .functor AND 1, L_0x12ad300, L_0x12ab900, C4<1>, C4<1>;
L_0x12aba30 .functor XOR 1, L_0x12ad300, L_0x12ab900, C4<0>, C4<0>;
L_0x12abb30 .functor AND 1, L_0x12aba30, L_0x12ab6e0, C4<1>, C4<1>;
L_0x12abbf0 .functor OR 1, L_0x12abb30, L_0x12ab970, C4<0>, C4<0>;
L_0x12abd50 .functor XOR 1, L_0x12aba30, L_0x12ab6e0, C4<0>, C4<0>;
v0x1265330_0 .net "G", 0 0, L_0x12ab970;  1 drivers
v0x1265410_0 .net "P", 0 0, L_0x12aba30;  1 drivers
v0x12654d0_0 .net "PandCin", 0 0, L_0x12abb30;  1 drivers
v0x12655a0_0 .net "a", 0 0, L_0x12ad300;  alias, 1 drivers
v0x1265660_0 .net "b", 0 0, L_0x12ab900;  alias, 1 drivers
v0x1265770_0 .net "carryin", 0 0, L_0x12ab6e0;  alias, 1 drivers
v0x1265830_0 .net "carryout", 0 0, L_0x12abbf0;  alias, 1 drivers
v0x12658f0_0 .net "sum", 0 0, L_0x12abd50;  alias, 1 drivers
S_0x1265a50 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1264d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12ac250 .functor NOT 1, L_0x12ac2c0, C4<0>, C4<0>, C4<0>;
L_0x12ac3b0 .functor NOT 1, L_0x12ac420, C4<0>, C4<0>, C4<0>;
L_0x12ac510 .functor NOT 1, L_0x12ac580, C4<0>, C4<0>, C4<0>;
L_0x12ac670 .functor AND 1, L_0x12ac510, L_0x12ac3b0, L_0x12ac250, L_0x12abd50;
L_0x12ac860 .functor AND 1, L_0x12ac510, L_0x12ac3b0, L_0x12ac8d0, L_0x12abec0;
L_0x12ac970 .functor AND 1, L_0x12ac510, L_0x12acab0, L_0x12ac250, L_0x7f303fcea648;
L_0x12acba0 .functor AND 1, L_0x12ac510, L_0x12acc10, L_0x12acd40, L_0x12ac140;
L_0x12ace30 .functor AND 1, L_0x12acfc0, L_0x12ac3b0, L_0x12ac250, L_0x12ac080;
L_0x12ad0b0/0/0 .functor OR 1, L_0x12ac670, L_0x12ac860, L_0x12ac970, L_0x12acba0;
L_0x12ad0b0/0/4 .functor OR 1, L_0x12ace30, C4<0>, C4<0>, C4<0>;
L_0x12ad0b0 .functor OR 1, L_0x12ad0b0/0/0, L_0x12ad0b0/0/4, C4<0>, C4<0>;
v0x1265cf0_0 .net *"_s1", 0 0, L_0x12ac2c0;  1 drivers
v0x1265dd0_0 .net *"_s11", 0 0, L_0x12acc10;  1 drivers
v0x1265eb0_0 .net *"_s13", 0 0, L_0x12acd40;  1 drivers
v0x1265f70_0 .net *"_s15", 0 0, L_0x12acfc0;  1 drivers
v0x1266050_0 .net *"_s3", 0 0, L_0x12ac420;  1 drivers
v0x1266180_0 .net *"_s5", 0 0, L_0x12ac580;  1 drivers
v0x1266260_0 .net *"_s7", 0 0, L_0x12ac8d0;  1 drivers
v0x1266340_0 .net *"_s9", 0 0, L_0x12acab0;  1 drivers
v0x1266420_0 .net "a0", 0 0, L_0x12abd50;  alias, 1 drivers
v0x1266550_0 .net "a1", 0 0, L_0x12abec0;  alias, 1 drivers
v0x12665f0_0 .net "a2", 0 0, L_0x7f303fcea648;  alias, 1 drivers
v0x12666b0_0 .net "a3", 0 0, L_0x12ac140;  alias, 1 drivers
v0x1266770_0 .net "a4", 0 0, L_0x12ac080;  alias, 1 drivers
v0x1266830_0 .net "addWire", 0 0, L_0x12ac670;  1 drivers
v0x12668f0_0 .net "nandWire", 0 0, L_0x12acba0;  1 drivers
v0x12669b0_0 .net "norWire", 0 0, L_0x12ace30;  1 drivers
v0x1266a70_0 .net "ns0", 0 0, L_0x12ac250;  1 drivers
v0x1266c20_0 .net "ns1", 0 0, L_0x12ac3b0;  1 drivers
v0x1266cc0_0 .net "ns2", 0 0, L_0x12ac510;  1 drivers
v0x1266d60_0 .net "out", 0 0, L_0x12ad0b0;  alias, 1 drivers
v0x1266e00_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1266ec0_0 .net "sltWire", 0 0, L_0x12ac970;  1 drivers
v0x1266f80_0 .net "xorWire", 0 0, L_0x12ac860;  1 drivers
L_0x12ac2c0 .part v0x12052f0_0, 0, 1;
L_0x12ac420 .part v0x12052f0_0, 1, 1;
L_0x12ac580 .part v0x12052f0_0, 2, 1;
L_0x12ac8d0 .part v0x12052f0_0, 0, 1;
L_0x12acab0 .part v0x12052f0_0, 1, 1;
L_0x12acc10 .part v0x12052f0_0, 1, 1;
L_0x12acd40 .part v0x12052f0_0, 0, 1;
L_0x12acfc0 .part v0x12052f0_0, 2, 1;
S_0x1267e30 .scope generate, "genALUs[24]" "genALUs[24]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1267ff0 .param/l "bit" 0 3 127, +C4<011000>;
S_0x12680b0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1267e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12ab810 .functor XOR 1, L_0x12ad440, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12ada50 .functor NOR 1, L_0x12917a0, L_0x12ad440, C4<0>, C4<0>;
L_0x12adb50 .functor XOR 1, L_0x12917a0, L_0x12ad440, C4<0>, C4<0>;
L_0x12adc10 .functor NAND 1, L_0x12917a0, L_0x12ad440, C4<1>, C4<1>;
L_0x12add10 .functor XOR 1, v0x11c1cd0_0, L_0x12ada50, C4<0>, C4<0>;
L_0x12addd0 .functor XOR 1, v0x11c1cd0_0, L_0x12adc10, C4<0>, C4<0>;
v0x126a480_0 .net "a", 0 0, L_0x12917a0;  1 drivers
v0x126a570_0 .net "addSubtract", 0 0, L_0x12ad9e0;  1 drivers
v0x126a610_0 .net "b", 0 0, L_0x12ad440;  1 drivers
v0x126a6b0_0 .net "bOut", 0 0, L_0x12ab810;  1 drivers
v0x126a780_0 .net "carryin", 0 0, L_0x12ad4e0;  1 drivers
v0x126a870_0 .net "carryout", 0 0, L_0x12ad880;  1 drivers
v0x126a940_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x126a9e0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x126aa80_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x126abb0_0 .net "nandOut", 0 0, L_0x12addd0;  1 drivers
v0x126ac80_0 .net "nandgate", 0 0, L_0x12adc10;  1 drivers
v0x126ad20_0 .net "norOut", 0 0, L_0x12add10;  1 drivers
v0x126adf0_0 .net "norgate", 0 0, L_0x12ada50;  1 drivers
v0x126ae90_0 .net "result", 0 0, L_0x1291550;  1 drivers
L_0x7f303fcea690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126af60_0 .net "slt", 0 0, L_0x7f303fcea690;  1 drivers
v0x126b000_0 .net "xorgate", 0 0, L_0x12adb50;  1 drivers
S_0x12683b0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x12680b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12ab880 .functor AND 1, L_0x12917a0, L_0x12ab810, C4<1>, C4<1>;
L_0x12ad6c0 .functor XOR 1, L_0x12917a0, L_0x12ab810, C4<0>, C4<0>;
L_0x12ad7c0 .functor AND 1, L_0x12ad6c0, L_0x12ad4e0, C4<1>, C4<1>;
L_0x12ad880 .functor OR 1, L_0x12ad7c0, L_0x12ab880, C4<0>, C4<0>;
L_0x12ad9e0 .functor XOR 1, L_0x12ad6c0, L_0x12ad4e0, C4<0>, C4<0>;
v0x1268650_0 .net "G", 0 0, L_0x12ab880;  1 drivers
v0x1268730_0 .net "P", 0 0, L_0x12ad6c0;  1 drivers
v0x12687f0_0 .net "PandCin", 0 0, L_0x12ad7c0;  1 drivers
v0x12688c0_0 .net "a", 0 0, L_0x12917a0;  alias, 1 drivers
v0x1268980_0 .net "b", 0 0, L_0x12ab810;  alias, 1 drivers
v0x1268a90_0 .net "carryin", 0 0, L_0x12ad4e0;  alias, 1 drivers
v0x1268b50_0 .net "carryout", 0 0, L_0x12ad880;  alias, 1 drivers
v0x1268c10_0 .net "sum", 0 0, L_0x12ad9e0;  alias, 1 drivers
S_0x1268d70 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x12680b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12adee0 .functor NOT 1, L_0x12adf50, C4<0>, C4<0>, C4<0>;
L_0x12ae040 .functor NOT 1, L_0x12ae0b0, C4<0>, C4<0>, C4<0>;
L_0x12ae1a0 .functor NOT 1, L_0x12ae210, C4<0>, C4<0>, C4<0>;
L_0x12ae300 .functor AND 1, L_0x12ae1a0, L_0x12ae040, L_0x12adee0, L_0x12ad9e0;
L_0x12ae4f0 .functor AND 1, L_0x12ae1a0, L_0x12ae040, L_0x12ae560, L_0x12adb50;
L_0x12ae600 .functor AND 1, L_0x12ae1a0, L_0x12ae740, L_0x12adee0, L_0x7f303fcea690;
L_0x12ae830 .functor AND 1, L_0x12ae1a0, L_0x12ae8a0, L_0x12ae9d0, L_0x12addd0;
L_0x12697e0 .functor AND 1, L_0x1291460, L_0x12ae040, L_0x12adee0, L_0x12add10;
L_0x1291550/0/0 .functor OR 1, L_0x12ae300, L_0x12ae4f0, L_0x12ae600, L_0x12ae830;
L_0x1291550/0/4 .functor OR 1, L_0x12697e0, C4<0>, C4<0>, C4<0>;
L_0x1291550 .functor OR 1, L_0x1291550/0/0, L_0x1291550/0/4, C4<0>, C4<0>;
v0x1269010_0 .net *"_s1", 0 0, L_0x12adf50;  1 drivers
v0x12690f0_0 .net *"_s11", 0 0, L_0x12ae8a0;  1 drivers
v0x12691d0_0 .net *"_s13", 0 0, L_0x12ae9d0;  1 drivers
v0x1269290_0 .net *"_s15", 0 0, L_0x1291460;  1 drivers
v0x1269370_0 .net *"_s3", 0 0, L_0x12ae0b0;  1 drivers
v0x12694a0_0 .net *"_s5", 0 0, L_0x12ae210;  1 drivers
v0x1269580_0 .net *"_s7", 0 0, L_0x12ae560;  1 drivers
v0x1269660_0 .net *"_s9", 0 0, L_0x12ae740;  1 drivers
v0x1269740_0 .net "a0", 0 0, L_0x12ad9e0;  alias, 1 drivers
v0x1269870_0 .net "a1", 0 0, L_0x12adb50;  alias, 1 drivers
v0x1269910_0 .net "a2", 0 0, L_0x7f303fcea690;  alias, 1 drivers
v0x12699d0_0 .net "a3", 0 0, L_0x12addd0;  alias, 1 drivers
v0x1269a90_0 .net "a4", 0 0, L_0x12add10;  alias, 1 drivers
v0x1269b50_0 .net "addWire", 0 0, L_0x12ae300;  1 drivers
v0x1269c10_0 .net "nandWire", 0 0, L_0x12ae830;  1 drivers
v0x1269cd0_0 .net "norWire", 0 0, L_0x12697e0;  1 drivers
v0x1269d90_0 .net "ns0", 0 0, L_0x12adee0;  1 drivers
v0x1269f40_0 .net "ns1", 0 0, L_0x12ae040;  1 drivers
v0x1269fe0_0 .net "ns2", 0 0, L_0x12ae1a0;  1 drivers
v0x126a080_0 .net "out", 0 0, L_0x1291550;  alias, 1 drivers
v0x126a120_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x126a1e0_0 .net "sltWire", 0 0, L_0x12ae600;  1 drivers
v0x126a2a0_0 .net "xorWire", 0 0, L_0x12ae4f0;  1 drivers
L_0x12adf50 .part v0x12052f0_0, 0, 1;
L_0x12ae0b0 .part v0x12052f0_0, 1, 1;
L_0x12ae210 .part v0x12052f0_0, 2, 1;
L_0x12ae560 .part v0x12052f0_0, 0, 1;
L_0x12ae740 .part v0x12052f0_0, 1, 1;
L_0x12ae8a0 .part v0x12052f0_0, 1, 1;
L_0x12ae9d0 .part v0x12052f0_0, 0, 1;
L_0x1291460 .part v0x12052f0_0, 2, 1;
S_0x126b150 .scope generate, "genALUs[25]" "genALUs[25]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x126b310 .param/l "bit" 0 3 127, +C4<011001>;
S_0x126b3d0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x126b150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x125cb60 .functor XOR 1, L_0x12b1740, v0x11c1c10_0, C4<0>, C4<0>;
L_0x1291b50 .functor NOR 1, L_0x12b16a0, L_0x12b1740, C4<0>, C4<0>;
L_0x1291ca0 .functor XOR 1, L_0x12b16a0, L_0x12b1740, C4<0>, C4<0>;
L_0x1291d60 .functor NAND 1, L_0x12b16a0, L_0x12b1740, C4<1>, C4<1>;
L_0x1291e60 .functor XOR 1, v0x11c1cd0_0, L_0x1291b50, C4<0>, C4<0>;
L_0x1291f20 .functor XOR 1, v0x11c1cd0_0, L_0x1291d60, C4<0>, C4<0>;
v0x126d7a0_0 .net "a", 0 0, L_0x12b16a0;  1 drivers
v0x126d890_0 .net "addSubtract", 0 0, L_0x1291ae0;  1 drivers
v0x126d930_0 .net "b", 0 0, L_0x12b1740;  1 drivers
v0x126d9d0_0 .net "bOut", 0 0, L_0x125cb60;  1 drivers
v0x126daa0_0 .net "carryin", 0 0, L_0x1291840;  1 drivers
v0x126db90_0 .net "carryout", 0 0, L_0x12ad580;  1 drivers
v0x126dc60_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x126dd00_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x126dda0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x126ded0_0 .net "nandOut", 0 0, L_0x1291f20;  1 drivers
v0x126dfa0_0 .net "nandgate", 0 0, L_0x1291d60;  1 drivers
v0x126e040_0 .net "norOut", 0 0, L_0x1291e60;  1 drivers
v0x126e110_0 .net "norgate", 0 0, L_0x1291b50;  1 drivers
v0x126e1b0_0 .net "result", 0 0, L_0x12b1450;  1 drivers
L_0x7f303fcea6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126e280_0 .net "slt", 0 0, L_0x7f303fcea6d8;  1 drivers
v0x126e320_0 .net "xorgate", 0 0, L_0x1291ca0;  1 drivers
S_0x126b6d0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x126b3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1259840 .functor AND 1, L_0x12b16a0, L_0x125cb60, C4<1>, C4<1>;
L_0x1256520 .functor XOR 1, L_0x12b16a0, L_0x125cb60, C4<0>, C4<0>;
L_0x124fee0 .functor AND 1, L_0x1256520, L_0x1291840, C4<1>, C4<1>;
L_0x12ad580 .functor OR 1, L_0x124fee0, L_0x1259840, C4<0>, C4<0>;
L_0x1291ae0 .functor XOR 1, L_0x1256520, L_0x1291840, C4<0>, C4<0>;
v0x126b970_0 .net "G", 0 0, L_0x1259840;  1 drivers
v0x126ba50_0 .net "P", 0 0, L_0x1256520;  1 drivers
v0x126bb10_0 .net "PandCin", 0 0, L_0x124fee0;  1 drivers
v0x126bbe0_0 .net "a", 0 0, L_0x12b16a0;  alias, 1 drivers
v0x126bca0_0 .net "b", 0 0, L_0x125cb60;  alias, 1 drivers
v0x126bdb0_0 .net "carryin", 0 0, L_0x1291840;  alias, 1 drivers
v0x126be70_0 .net "carryout", 0 0, L_0x12ad580;  alias, 1 drivers
v0x126bf30_0 .net "sum", 0 0, L_0x1291ae0;  alias, 1 drivers
S_0x126c090 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x126b3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x1292030 .functor NOT 1, L_0x12920a0, C4<0>, C4<0>, C4<0>;
L_0x1292190 .functor NOT 1, L_0x1292200, C4<0>, C4<0>, C4<0>;
L_0x12922f0 .functor NOT 1, L_0x1292360, C4<0>, C4<0>, C4<0>;
L_0x12b0ad0 .functor AND 1, L_0x12922f0, L_0x1292190, L_0x1292030, L_0x1291ae0;
L_0x12b0cc0 .functor AND 1, L_0x12922f0, L_0x1292190, L_0x12b0d30, L_0x1291ca0;
L_0x12b0dd0 .functor AND 1, L_0x12922f0, L_0x12b0f10, L_0x1292030, L_0x7f303fcea6d8;
L_0x126cb00 .functor AND 1, L_0x12922f0, L_0x12b0fb0, L_0x12b10e0, L_0x1291f20;
L_0x12b11d0 .functor AND 1, L_0x12b1360, L_0x1292190, L_0x1292030, L_0x1291e60;
L_0x12b1450/0/0 .functor OR 1, L_0x12b0ad0, L_0x12b0cc0, L_0x12b0dd0, L_0x126cb00;
L_0x12b1450/0/4 .functor OR 1, L_0x12b11d0, C4<0>, C4<0>, C4<0>;
L_0x12b1450 .functor OR 1, L_0x12b1450/0/0, L_0x12b1450/0/4, C4<0>, C4<0>;
v0x126c330_0 .net *"_s1", 0 0, L_0x12920a0;  1 drivers
v0x126c410_0 .net *"_s11", 0 0, L_0x12b0fb0;  1 drivers
v0x126c4f0_0 .net *"_s13", 0 0, L_0x12b10e0;  1 drivers
v0x126c5b0_0 .net *"_s15", 0 0, L_0x12b1360;  1 drivers
v0x126c690_0 .net *"_s3", 0 0, L_0x1292200;  1 drivers
v0x126c7c0_0 .net *"_s5", 0 0, L_0x1292360;  1 drivers
v0x126c8a0_0 .net *"_s7", 0 0, L_0x12b0d30;  1 drivers
v0x126c980_0 .net *"_s9", 0 0, L_0x12b0f10;  1 drivers
v0x126ca60_0 .net "a0", 0 0, L_0x1291ae0;  alias, 1 drivers
v0x126cb90_0 .net "a1", 0 0, L_0x1291ca0;  alias, 1 drivers
v0x126cc30_0 .net "a2", 0 0, L_0x7f303fcea6d8;  alias, 1 drivers
v0x126ccf0_0 .net "a3", 0 0, L_0x1291f20;  alias, 1 drivers
v0x126cdb0_0 .net "a4", 0 0, L_0x1291e60;  alias, 1 drivers
v0x126ce70_0 .net "addWire", 0 0, L_0x12b0ad0;  1 drivers
v0x126cf30_0 .net "nandWire", 0 0, L_0x126cb00;  1 drivers
v0x126cff0_0 .net "norWire", 0 0, L_0x12b11d0;  1 drivers
v0x126d0b0_0 .net "ns0", 0 0, L_0x1292030;  1 drivers
v0x126d260_0 .net "ns1", 0 0, L_0x1292190;  1 drivers
v0x126d300_0 .net "ns2", 0 0, L_0x12922f0;  1 drivers
v0x126d3a0_0 .net "out", 0 0, L_0x12b1450;  alias, 1 drivers
v0x126d440_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x126d500_0 .net "sltWire", 0 0, L_0x12b0dd0;  1 drivers
v0x126d5c0_0 .net "xorWire", 0 0, L_0x12b0cc0;  1 drivers
L_0x12920a0 .part v0x12052f0_0, 0, 1;
L_0x1292200 .part v0x12052f0_0, 1, 1;
L_0x1292360 .part v0x12052f0_0, 2, 1;
L_0x12b0d30 .part v0x12052f0_0, 0, 1;
L_0x12b0f10 .part v0x12052f0_0, 1, 1;
L_0x12b0fb0 .part v0x12052f0_0, 1, 1;
L_0x12b10e0 .part v0x12052f0_0, 0, 1;
L_0x12b1360 .part v0x12052f0_0, 2, 1;
S_0x126e470 .scope generate, "genALUs[26]" "genALUs[26]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x126e630 .param/l "bit" 0 3 127, +C4<011010>;
S_0x126e6f0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x126e470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x1291970 .functor XOR 1, L_0x12b17e0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12b1e40 .functor NOR 1, L_0x12b33d0, L_0x12b17e0, C4<0>, C4<0>;
L_0x12b1f90 .functor XOR 1, L_0x12b33d0, L_0x12b17e0, C4<0>, C4<0>;
L_0x12b2050 .functor NAND 1, L_0x12b33d0, L_0x12b17e0, C4<1>, C4<1>;
L_0x12b2150 .functor XOR 1, v0x11c1cd0_0, L_0x12b1e40, C4<0>, C4<0>;
L_0x12b2210 .functor XOR 1, v0x11c1cd0_0, L_0x12b2050, C4<0>, C4<0>;
v0x1270ac0_0 .net "a", 0 0, L_0x12b33d0;  1 drivers
v0x1270bb0_0 .net "addSubtract", 0 0, L_0x12b1dd0;  1 drivers
v0x1270c50_0 .net "b", 0 0, L_0x12b17e0;  1 drivers
v0x1270cf0_0 .net "bOut", 0 0, L_0x1291970;  1 drivers
v0x1270dc0_0 .net "carryin", 0 0, L_0x12b1880;  1 drivers
v0x1270eb0_0 .net "carryout", 0 0, L_0x12b1c70;  1 drivers
v0x1270f80_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1271020_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12710c0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x12711f0_0 .net "nandOut", 0 0, L_0x12b2210;  1 drivers
v0x12712c0_0 .net "nandgate", 0 0, L_0x12b2050;  1 drivers
v0x1271360_0 .net "norOut", 0 0, L_0x12b2150;  1 drivers
v0x1271430_0 .net "norgate", 0 0, L_0x12b1e40;  1 drivers
v0x12714d0_0 .net "result", 0 0, L_0x12b3180;  1 drivers
L_0x7f303fcea720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12715a0_0 .net "slt", 0 0, L_0x7f303fcea720;  1 drivers
v0x1271640_0 .net "xorgate", 0 0, L_0x12b1f90;  1 drivers
S_0x126e9f0 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x126e6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b1a40 .functor AND 1, L_0x12b33d0, L_0x1291970, C4<1>, C4<1>;
L_0x12b1ab0 .functor XOR 1, L_0x12b33d0, L_0x1291970, C4<0>, C4<0>;
L_0x12b1bb0 .functor AND 1, L_0x12b1ab0, L_0x12b1880, C4<1>, C4<1>;
L_0x12b1c70 .functor OR 1, L_0x12b1bb0, L_0x12b1a40, C4<0>, C4<0>;
L_0x12b1dd0 .functor XOR 1, L_0x12b1ab0, L_0x12b1880, C4<0>, C4<0>;
v0x126ec90_0 .net "G", 0 0, L_0x12b1a40;  1 drivers
v0x126ed70_0 .net "P", 0 0, L_0x12b1ab0;  1 drivers
v0x126ee30_0 .net "PandCin", 0 0, L_0x12b1bb0;  1 drivers
v0x126ef00_0 .net "a", 0 0, L_0x12b33d0;  alias, 1 drivers
v0x126efc0_0 .net "b", 0 0, L_0x1291970;  alias, 1 drivers
v0x126f0b0_0 .net "carryin", 0 0, L_0x12b1880;  alias, 1 drivers
v0x126f150_0 .net "carryout", 0 0, L_0x12b1c70;  alias, 1 drivers
v0x126f210_0 .net "sum", 0 0, L_0x12b1dd0;  alias, 1 drivers
S_0x126f370 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x126e6f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12b2320 .functor NOT 1, L_0x12b2390, C4<0>, C4<0>, C4<0>;
L_0x12b2480 .functor NOT 1, L_0x12b24f0, C4<0>, C4<0>, C4<0>;
L_0x12b25e0 .functor NOT 1, L_0x12b2650, C4<0>, C4<0>, C4<0>;
L_0x12b2740 .functor AND 1, L_0x12b25e0, L_0x12b2480, L_0x12b2320, L_0x12b1dd0;
L_0x12b2930 .functor AND 1, L_0x12b25e0, L_0x12b2480, L_0x12b29a0, L_0x12b1f90;
L_0x12b2a40 .functor AND 1, L_0x12b25e0, L_0x12b2b80, L_0x12b2320, L_0x7f303fcea720;
L_0x12b2c70 .functor AND 1, L_0x12b25e0, L_0x12b2ce0, L_0x12b2e10, L_0x12b2210;
L_0x12b2f00 .functor AND 1, L_0x12b3090, L_0x12b2480, L_0x12b2320, L_0x12b2150;
L_0x12b3180/0/0 .functor OR 1, L_0x12b2740, L_0x12b2930, L_0x12b2a40, L_0x12b2c70;
L_0x12b3180/0/4 .functor OR 1, L_0x12b2f00, C4<0>, C4<0>, C4<0>;
L_0x12b3180 .functor OR 1, L_0x12b3180/0/0, L_0x12b3180/0/4, C4<0>, C4<0>;
v0x126f650_0 .net *"_s1", 0 0, L_0x12b2390;  1 drivers
v0x126f730_0 .net *"_s11", 0 0, L_0x12b2ce0;  1 drivers
v0x126f810_0 .net *"_s13", 0 0, L_0x12b2e10;  1 drivers
v0x126f8d0_0 .net *"_s15", 0 0, L_0x12b3090;  1 drivers
v0x126f9b0_0 .net *"_s3", 0 0, L_0x12b24f0;  1 drivers
v0x126fae0_0 .net *"_s5", 0 0, L_0x12b2650;  1 drivers
v0x126fbc0_0 .net *"_s7", 0 0, L_0x12b29a0;  1 drivers
v0x126fca0_0 .net *"_s9", 0 0, L_0x12b2b80;  1 drivers
v0x126fd80_0 .net "a0", 0 0, L_0x12b1dd0;  alias, 1 drivers
v0x126feb0_0 .net "a1", 0 0, L_0x12b1f90;  alias, 1 drivers
v0x126ff50_0 .net "a2", 0 0, L_0x7f303fcea720;  alias, 1 drivers
v0x1270010_0 .net "a3", 0 0, L_0x12b2210;  alias, 1 drivers
v0x12700d0_0 .net "a4", 0 0, L_0x12b2150;  alias, 1 drivers
v0x1270190_0 .net "addWire", 0 0, L_0x12b2740;  1 drivers
v0x1270250_0 .net "nandWire", 0 0, L_0x12b2c70;  1 drivers
v0x1270310_0 .net "norWire", 0 0, L_0x12b2f00;  1 drivers
v0x12703d0_0 .net "ns0", 0 0, L_0x12b2320;  1 drivers
v0x1270580_0 .net "ns1", 0 0, L_0x12b2480;  1 drivers
v0x1270620_0 .net "ns2", 0 0, L_0x12b25e0;  1 drivers
v0x12706c0_0 .net "out", 0 0, L_0x12b3180;  alias, 1 drivers
v0x1270760_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1270820_0 .net "sltWire", 0 0, L_0x12b2a40;  1 drivers
v0x12708e0_0 .net "xorWire", 0 0, L_0x12b2930;  1 drivers
L_0x12b2390 .part v0x12052f0_0, 0, 1;
L_0x12b24f0 .part v0x12052f0_0, 1, 1;
L_0x12b2650 .part v0x12052f0_0, 2, 1;
L_0x12b29a0 .part v0x12052f0_0, 0, 1;
L_0x12b2b80 .part v0x12052f0_0, 1, 1;
L_0x12b2ce0 .part v0x12052f0_0, 1, 1;
L_0x12b2e10 .part v0x12052f0_0, 0, 1;
L_0x12b3090 .part v0x12052f0_0, 2, 1;
S_0x1271790 .scope generate, "genALUs[27]" "genALUs[27]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1271950 .param/l "bit" 0 3 127, +C4<011011>;
S_0x1271a10 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1271790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12b19b0 .functor XOR 1, L_0x12b5120, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12b3b40 .functor NOR 1, L_0x12b5080, L_0x12b5120, C4<0>, C4<0>;
L_0x12b3c40 .functor XOR 1, L_0x12b5080, L_0x12b5120, C4<0>, C4<0>;
L_0x12b3d00 .functor NAND 1, L_0x12b5080, L_0x12b5120, C4<1>, C4<1>;
L_0x12b3e00 .functor XOR 1, v0x11c1cd0_0, L_0x12b3b40, C4<0>, C4<0>;
L_0x12b3ec0 .functor XOR 1, v0x11c1cd0_0, L_0x12b3d00, C4<0>, C4<0>;
v0x1273de0_0 .net "a", 0 0, L_0x12b5080;  1 drivers
v0x1273ed0_0 .net "addSubtract", 0 0, L_0x12b3ad0;  1 drivers
v0x1273f70_0 .net "b", 0 0, L_0x12b5120;  1 drivers
v0x1274010_0 .net "bOut", 0 0, L_0x12b19b0;  1 drivers
v0x12740e0_0 .net "carryin", 0 0, L_0x12b3470;  1 drivers
v0x12741d0_0 .net "carryout", 0 0, L_0x12b3970;  1 drivers
v0x12742a0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1274340_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x12743e0_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1274510_0 .net "nandOut", 0 0, L_0x12b3ec0;  1 drivers
v0x12745e0_0 .net "nandgate", 0 0, L_0x12b3d00;  1 drivers
v0x1274680_0 .net "norOut", 0 0, L_0x12b3e00;  1 drivers
v0x1274750_0 .net "norgate", 0 0, L_0x12b3b40;  1 drivers
v0x12747f0_0 .net "result", 0 0, L_0x12b4e30;  1 drivers
L_0x7f303fcea768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12748c0_0 .net "slt", 0 0, L_0x7f303fcea768;  1 drivers
v0x1274960_0 .net "xorgate", 0 0, L_0x12b3c40;  1 drivers
S_0x1271d10 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1271a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b36f0 .functor AND 1, L_0x12b5080, L_0x12b19b0, C4<1>, C4<1>;
L_0x12b37b0 .functor XOR 1, L_0x12b5080, L_0x12b19b0, C4<0>, C4<0>;
L_0x12b38b0 .functor AND 1, L_0x12b37b0, L_0x12b3470, C4<1>, C4<1>;
L_0x12b3970 .functor OR 1, L_0x12b38b0, L_0x12b36f0, C4<0>, C4<0>;
L_0x12b3ad0 .functor XOR 1, L_0x12b37b0, L_0x12b3470, C4<0>, C4<0>;
v0x1271fb0_0 .net "G", 0 0, L_0x12b36f0;  1 drivers
v0x1272090_0 .net "P", 0 0, L_0x12b37b0;  1 drivers
v0x1272150_0 .net "PandCin", 0 0, L_0x12b38b0;  1 drivers
v0x1272220_0 .net "a", 0 0, L_0x12b5080;  alias, 1 drivers
v0x12722e0_0 .net "b", 0 0, L_0x12b19b0;  alias, 1 drivers
v0x12723f0_0 .net "carryin", 0 0, L_0x12b3470;  alias, 1 drivers
v0x12724b0_0 .net "carryout", 0 0, L_0x12b3970;  alias, 1 drivers
v0x1272570_0 .net "sum", 0 0, L_0x12b3ad0;  alias, 1 drivers
S_0x12726d0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1271a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12b3fd0 .functor NOT 1, L_0x12b4040, C4<0>, C4<0>, C4<0>;
L_0x12b4130 .functor NOT 1, L_0x12b41a0, C4<0>, C4<0>, C4<0>;
L_0x12b4290 .functor NOT 1, L_0x12b4300, C4<0>, C4<0>, C4<0>;
L_0x12b43f0 .functor AND 1, L_0x12b4290, L_0x12b4130, L_0x12b3fd0, L_0x12b3ad0;
L_0x12b45e0 .functor AND 1, L_0x12b4290, L_0x12b4130, L_0x12b4650, L_0x12b3c40;
L_0x12b46f0 .functor AND 1, L_0x12b4290, L_0x12b4830, L_0x12b3fd0, L_0x7f303fcea768;
L_0x12b4920 .functor AND 1, L_0x12b4290, L_0x12b4990, L_0x12b4ac0, L_0x12b3ec0;
L_0x12b4bb0 .functor AND 1, L_0x12b4d40, L_0x12b4130, L_0x12b3fd0, L_0x12b3e00;
L_0x12b4e30/0/0 .functor OR 1, L_0x12b43f0, L_0x12b45e0, L_0x12b46f0, L_0x12b4920;
L_0x12b4e30/0/4 .functor OR 1, L_0x12b4bb0, C4<0>, C4<0>, C4<0>;
L_0x12b4e30 .functor OR 1, L_0x12b4e30/0/0, L_0x12b4e30/0/4, C4<0>, C4<0>;
v0x1272970_0 .net *"_s1", 0 0, L_0x12b4040;  1 drivers
v0x1272a50_0 .net *"_s11", 0 0, L_0x12b4990;  1 drivers
v0x1272b30_0 .net *"_s13", 0 0, L_0x12b4ac0;  1 drivers
v0x1272bf0_0 .net *"_s15", 0 0, L_0x12b4d40;  1 drivers
v0x1272cd0_0 .net *"_s3", 0 0, L_0x12b41a0;  1 drivers
v0x1272e00_0 .net *"_s5", 0 0, L_0x12b4300;  1 drivers
v0x1272ee0_0 .net *"_s7", 0 0, L_0x12b4650;  1 drivers
v0x1272fc0_0 .net *"_s9", 0 0, L_0x12b4830;  1 drivers
v0x12730a0_0 .net "a0", 0 0, L_0x12b3ad0;  alias, 1 drivers
v0x12731d0_0 .net "a1", 0 0, L_0x12b3c40;  alias, 1 drivers
v0x1273270_0 .net "a2", 0 0, L_0x7f303fcea768;  alias, 1 drivers
v0x1273330_0 .net "a3", 0 0, L_0x12b3ec0;  alias, 1 drivers
v0x12733f0_0 .net "a4", 0 0, L_0x12b3e00;  alias, 1 drivers
v0x12734b0_0 .net "addWire", 0 0, L_0x12b43f0;  1 drivers
v0x1273570_0 .net "nandWire", 0 0, L_0x12b4920;  1 drivers
v0x1273630_0 .net "norWire", 0 0, L_0x12b4bb0;  1 drivers
v0x12736f0_0 .net "ns0", 0 0, L_0x12b3fd0;  1 drivers
v0x12738a0_0 .net "ns1", 0 0, L_0x12b4130;  1 drivers
v0x1273940_0 .net "ns2", 0 0, L_0x12b4290;  1 drivers
v0x12739e0_0 .net "out", 0 0, L_0x12b4e30;  alias, 1 drivers
v0x1273a80_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1273b40_0 .net "sltWire", 0 0, L_0x12b46f0;  1 drivers
v0x1273c00_0 .net "xorWire", 0 0, L_0x12b45e0;  1 drivers
L_0x12b4040 .part v0x12052f0_0, 0, 1;
L_0x12b41a0 .part v0x12052f0_0, 1, 1;
L_0x12b4300 .part v0x12052f0_0, 2, 1;
L_0x12b4650 .part v0x12052f0_0, 0, 1;
L_0x12b4830 .part v0x12052f0_0, 1, 1;
L_0x12b4990 .part v0x12052f0_0, 1, 1;
L_0x12b4ac0 .part v0x12052f0_0, 0, 1;
L_0x12b4d40 .part v0x12052f0_0, 2, 1;
S_0x1274ab0 .scope generate, "genALUs[28]" "genALUs[28]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1274c70 .param/l "bit" 0 3 127, +C4<011100>;
S_0x1274d30 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1274ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12b35a0 .functor XOR 1, L_0x12b51c0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12b57e0 .functor NOR 1, L_0x12b6ca0, L_0x12b51c0, C4<0>, C4<0>;
L_0x12b58e0 .functor XOR 1, L_0x12b6ca0, L_0x12b51c0, C4<0>, C4<0>;
L_0x12b59a0 .functor NAND 1, L_0x12b6ca0, L_0x12b51c0, C4<1>, C4<1>;
L_0x12b5aa0 .functor XOR 1, v0x11c1cd0_0, L_0x12b57e0, C4<0>, C4<0>;
L_0x12b5b60 .functor XOR 1, v0x11c1cd0_0, L_0x12b59a0, C4<0>, C4<0>;
v0x1277100_0 .net "a", 0 0, L_0x12b6ca0;  1 drivers
v0x12771f0_0 .net "addSubtract", 0 0, L_0x12b5770;  1 drivers
v0x1277290_0 .net "b", 0 0, L_0x12b51c0;  1 drivers
v0x1277330_0 .net "bOut", 0 0, L_0x12b35a0;  1 drivers
v0x1277400_0 .net "carryin", 0 0, L_0x12b5260;  1 drivers
v0x12774f0_0 .net "carryout", 0 0, L_0x12b5610;  1 drivers
v0x12775c0_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x1243fb0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x1244050_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1277a70_0 .net "nandOut", 0 0, L_0x12b5b60;  1 drivers
v0x1277b10_0 .net "nandgate", 0 0, L_0x12b59a0;  1 drivers
v0x1277bb0_0 .net "norOut", 0 0, L_0x12b5aa0;  1 drivers
v0x1277c50_0 .net "norgate", 0 0, L_0x12b57e0;  1 drivers
v0x1277cf0_0 .net "result", 0 0, L_0x12b6a50;  1 drivers
L_0x7f303fcea7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1277dc0_0 .net "slt", 0 0, L_0x7f303fcea7b0;  1 drivers
v0x1277e60_0 .net "xorgate", 0 0, L_0x12b58e0;  1 drivers
S_0x1275030 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1274d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b3610 .functor AND 1, L_0x12b6ca0, L_0x12b35a0, C4<1>, C4<1>;
L_0x12b5450 .functor XOR 1, L_0x12b6ca0, L_0x12b35a0, C4<0>, C4<0>;
L_0x12b5550 .functor AND 1, L_0x12b5450, L_0x12b5260, C4<1>, C4<1>;
L_0x12b5610 .functor OR 1, L_0x12b5550, L_0x12b3610, C4<0>, C4<0>;
L_0x12b5770 .functor XOR 1, L_0x12b5450, L_0x12b5260, C4<0>, C4<0>;
v0x12752d0_0 .net "G", 0 0, L_0x12b3610;  1 drivers
v0x12753b0_0 .net "P", 0 0, L_0x12b5450;  1 drivers
v0x1275470_0 .net "PandCin", 0 0, L_0x12b5550;  1 drivers
v0x1275540_0 .net "a", 0 0, L_0x12b6ca0;  alias, 1 drivers
v0x1275600_0 .net "b", 0 0, L_0x12b35a0;  alias, 1 drivers
v0x1275710_0 .net "carryin", 0 0, L_0x12b5260;  alias, 1 drivers
v0x12757d0_0 .net "carryout", 0 0, L_0x12b5610;  alias, 1 drivers
v0x1275890_0 .net "sum", 0 0, L_0x12b5770;  alias, 1 drivers
S_0x12759f0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1274d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12b5c70 .functor NOT 1, L_0x12b5ce0, C4<0>, C4<0>, C4<0>;
L_0x12b5dd0 .functor NOT 1, L_0x12b5e40, C4<0>, C4<0>, C4<0>;
L_0x12b5f30 .functor NOT 1, L_0x12b5fa0, C4<0>, C4<0>, C4<0>;
L_0x12b6090 .functor AND 1, L_0x12b5f30, L_0x12b5dd0, L_0x12b5c70, L_0x12b5770;
L_0x12b6280 .functor AND 1, L_0x12b5f30, L_0x12b5dd0, L_0x12b62f0, L_0x12b58e0;
L_0x12b6390 .functor AND 1, L_0x12b5f30, L_0x12b6490, L_0x12b5c70, L_0x7f303fcea7b0;
L_0x12b6580 .functor AND 1, L_0x12b5f30, L_0x12b65f0, L_0x12b66e0, L_0x12b5b60;
L_0x12b67d0 .functor AND 1, L_0x12b6960, L_0x12b5dd0, L_0x12b5c70, L_0x12b5aa0;
L_0x12b6a50/0/0 .functor OR 1, L_0x12b6090, L_0x12b6280, L_0x12b6390, L_0x12b6580;
L_0x12b6a50/0/4 .functor OR 1, L_0x12b67d0, C4<0>, C4<0>, C4<0>;
L_0x12b6a50 .functor OR 1, L_0x12b6a50/0/0, L_0x12b6a50/0/4, C4<0>, C4<0>;
v0x1275c90_0 .net *"_s1", 0 0, L_0x12b5ce0;  1 drivers
v0x1275d70_0 .net *"_s11", 0 0, L_0x12b65f0;  1 drivers
v0x1275e50_0 .net *"_s13", 0 0, L_0x12b66e0;  1 drivers
v0x1275f10_0 .net *"_s15", 0 0, L_0x12b6960;  1 drivers
v0x1275ff0_0 .net *"_s3", 0 0, L_0x12b5e40;  1 drivers
v0x1276120_0 .net *"_s5", 0 0, L_0x12b5fa0;  1 drivers
v0x1276200_0 .net *"_s7", 0 0, L_0x12b62f0;  1 drivers
v0x12762e0_0 .net *"_s9", 0 0, L_0x12b6490;  1 drivers
v0x12763c0_0 .net "a0", 0 0, L_0x12b5770;  alias, 1 drivers
v0x12764f0_0 .net "a1", 0 0, L_0x12b58e0;  alias, 1 drivers
v0x1276590_0 .net "a2", 0 0, L_0x7f303fcea7b0;  alias, 1 drivers
v0x1276650_0 .net "a3", 0 0, L_0x12b5b60;  alias, 1 drivers
v0x1276710_0 .net "a4", 0 0, L_0x12b5aa0;  alias, 1 drivers
v0x12767d0_0 .net "addWire", 0 0, L_0x12b6090;  1 drivers
v0x1276890_0 .net "nandWire", 0 0, L_0x12b6580;  1 drivers
v0x1276950_0 .net "norWire", 0 0, L_0x12b67d0;  1 drivers
v0x1276a10_0 .net "ns0", 0 0, L_0x12b5c70;  1 drivers
v0x1276bc0_0 .net "ns1", 0 0, L_0x12b5dd0;  1 drivers
v0x1276c60_0 .net "ns2", 0 0, L_0x12b5f30;  1 drivers
v0x1276d00_0 .net "out", 0 0, L_0x12b6a50;  alias, 1 drivers
v0x1276da0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x1276e60_0 .net "sltWire", 0 0, L_0x12b6390;  1 drivers
v0x1276f20_0 .net "xorWire", 0 0, L_0x12b6280;  1 drivers
L_0x12b5ce0 .part v0x12052f0_0, 0, 1;
L_0x12b5e40 .part v0x12052f0_0, 1, 1;
L_0x12b5fa0 .part v0x12052f0_0, 2, 1;
L_0x12b62f0 .part v0x12052f0_0, 0, 1;
L_0x12b6490 .part v0x12052f0_0, 1, 1;
L_0x12b65f0 .part v0x12052f0_0, 1, 1;
L_0x12b66e0 .part v0x12052f0_0, 0, 1;
L_0x12b6960 .part v0x12052f0_0, 2, 1;
S_0x1277fb0 .scope generate, "genALUs[29]" "genALUs[29]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1278170 .param/l "bit" 0 3 127, +C4<011101>;
S_0x1278230 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x1277fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12b5390 .functor XOR 1, L_0x12b8bd0, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12778f0 .functor NOR 1, L_0x12b8b30, L_0x12b8bd0, C4<0>, C4<0>;
L_0x12779f0 .functor XOR 1, L_0x12b8b30, L_0x12b8bd0, C4<0>, C4<0>;
L_0x12b7800 .functor NAND 1, L_0x12b8b30, L_0x12b8bd0, C4<1>, C4<1>;
L_0x12b7900 .functor XOR 1, v0x11c1cd0_0, L_0x12778f0, C4<0>, C4<0>;
L_0x12b7970 .functor XOR 1, v0x11c1cd0_0, L_0x12b7800, C4<0>, C4<0>;
v0x127a640_0 .net "a", 0 0, L_0x12b8b30;  1 drivers
v0x127a730_0 .net "addSubtract", 0 0, L_0x1277880;  1 drivers
v0x127a7d0_0 .net "b", 0 0, L_0x12b8bd0;  1 drivers
v0x127a870_0 .net "bOut", 0 0, L_0x12b5390;  1 drivers
v0x127a940_0 .net "carryin", 0 0, L_0x12b6d40;  1 drivers
v0x127aa30_0 .net "carryout", 0 0, L_0x1277720;  1 drivers
v0x127ab00_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x127aba0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x127ac40_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x127ad70_0 .net "nandOut", 0 0, L_0x12b7970;  1 drivers
v0x127ae40_0 .net "nandgate", 0 0, L_0x12b7800;  1 drivers
v0x127aee0_0 .net "norOut", 0 0, L_0x12b7900;  1 drivers
v0x127afb0_0 .net "norgate", 0 0, L_0x12778f0;  1 drivers
v0x127b050_0 .net "result", 0 0, L_0x12b88e0;  1 drivers
L_0x7f303fcea7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127b120_0 .net "slt", 0 0, L_0x7f303fcea7f8;  1 drivers
v0x127b1c0_0 .net "xorgate", 0 0, L_0x12779f0;  1 drivers
S_0x1278530 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x1278230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1276460 .functor AND 1, L_0x12b8b30, L_0x12b5390, C4<1>, C4<1>;
L_0x1273140 .functor XOR 1, L_0x12b8b30, L_0x12b5390, C4<0>, C4<0>;
L_0x1277660 .functor AND 1, L_0x1273140, L_0x12b6d40, C4<1>, C4<1>;
L_0x1277720 .functor OR 1, L_0x1277660, L_0x1276460, C4<0>, C4<0>;
L_0x1277880 .functor XOR 1, L_0x1273140, L_0x12b6d40, C4<0>, C4<0>;
v0x12787d0_0 .net "G", 0 0, L_0x1276460;  1 drivers
v0x12788b0_0 .net "P", 0 0, L_0x1273140;  1 drivers
v0x1278970_0 .net "PandCin", 0 0, L_0x1277660;  1 drivers
v0x1278a40_0 .net "a", 0 0, L_0x12b8b30;  alias, 1 drivers
v0x1278b00_0 .net "b", 0 0, L_0x12b5390;  alias, 1 drivers
v0x1278c10_0 .net "carryin", 0 0, L_0x12b6d40;  alias, 1 drivers
v0x1278cd0_0 .net "carryout", 0 0, L_0x1277720;  alias, 1 drivers
v0x1278d90_0 .net "sum", 0 0, L_0x1277880;  alias, 1 drivers
S_0x1278ef0 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x1278230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12b7a80 .functor NOT 1, L_0x12b7af0, C4<0>, C4<0>, C4<0>;
L_0x12b7be0 .functor NOT 1, L_0x12b7c50, C4<0>, C4<0>, C4<0>;
L_0x12b7d40 .functor NOT 1, L_0x12b7db0, C4<0>, C4<0>, C4<0>;
L_0x12b7ea0 .functor AND 1, L_0x12b7d40, L_0x12b7be0, L_0x12b7a80, L_0x1277880;
L_0x12b8090 .functor AND 1, L_0x12b7d40, L_0x12b7be0, L_0x12b8100, L_0x12779f0;
L_0x12b81a0 .functor AND 1, L_0x12b7d40, L_0x12b82e0, L_0x12b7a80, L_0x7f303fcea7f8;
L_0x12b83d0 .functor AND 1, L_0x12b7d40, L_0x12b8440, L_0x12b8570, L_0x12b7970;
L_0x12b8660 .functor AND 1, L_0x12b87f0, L_0x12b7be0, L_0x12b7a80, L_0x12b7900;
L_0x12b88e0/0/0 .functor OR 1, L_0x12b7ea0, L_0x12b8090, L_0x12b81a0, L_0x12b83d0;
L_0x12b88e0/0/4 .functor OR 1, L_0x12b8660, C4<0>, C4<0>, C4<0>;
L_0x12b88e0 .functor OR 1, L_0x12b88e0/0/0, L_0x12b88e0/0/4, C4<0>, C4<0>;
v0x12791d0_0 .net *"_s1", 0 0, L_0x12b7af0;  1 drivers
v0x12792b0_0 .net *"_s11", 0 0, L_0x12b8440;  1 drivers
v0x1279390_0 .net *"_s13", 0 0, L_0x12b8570;  1 drivers
v0x1279450_0 .net *"_s15", 0 0, L_0x12b87f0;  1 drivers
v0x1279530_0 .net *"_s3", 0 0, L_0x12b7c50;  1 drivers
v0x1279660_0 .net *"_s5", 0 0, L_0x12b7db0;  1 drivers
v0x1279740_0 .net *"_s7", 0 0, L_0x12b8100;  1 drivers
v0x1279820_0 .net *"_s9", 0 0, L_0x12b82e0;  1 drivers
v0x1279900_0 .net "a0", 0 0, L_0x1277880;  alias, 1 drivers
v0x1279a30_0 .net "a1", 0 0, L_0x12779f0;  alias, 1 drivers
v0x1279ad0_0 .net "a2", 0 0, L_0x7f303fcea7f8;  alias, 1 drivers
v0x1279b90_0 .net "a3", 0 0, L_0x12b7970;  alias, 1 drivers
v0x1279c50_0 .net "a4", 0 0, L_0x12b7900;  alias, 1 drivers
v0x1279d10_0 .net "addWire", 0 0, L_0x12b7ea0;  1 drivers
v0x1279dd0_0 .net "nandWire", 0 0, L_0x12b83d0;  1 drivers
v0x1279e90_0 .net "norWire", 0 0, L_0x12b8660;  1 drivers
v0x1279f50_0 .net "ns0", 0 0, L_0x12b7a80;  1 drivers
v0x127a100_0 .net "ns1", 0 0, L_0x12b7be0;  1 drivers
v0x127a1a0_0 .net "ns2", 0 0, L_0x12b7d40;  1 drivers
v0x127a240_0 .net "out", 0 0, L_0x12b88e0;  alias, 1 drivers
v0x127a2e0_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x127a3a0_0 .net "sltWire", 0 0, L_0x12b81a0;  1 drivers
v0x127a460_0 .net "xorWire", 0 0, L_0x12b8090;  1 drivers
L_0x12b7af0 .part v0x12052f0_0, 0, 1;
L_0x12b7c50 .part v0x12052f0_0, 1, 1;
L_0x12b7db0 .part v0x12052f0_0, 2, 1;
L_0x12b8100 .part v0x12052f0_0, 0, 1;
L_0x12b82e0 .part v0x12052f0_0, 1, 1;
L_0x12b8440 .part v0x12052f0_0, 1, 1;
L_0x12b8570 .part v0x12052f0_0, 0, 1;
L_0x12b87f0 .part v0x12052f0_0, 2, 1;
S_0x127b310 .scope generate, "genALUs[30]" "genALUs[30]" 3 127, 3 127 0, S_0x1201320;
 .timescale -9 -12;
P_0x1247d10 .param/l "bit" 0 3 127, +C4<011110>;
S_0x127b6e0 .scope module, "aluOneBit" "ALU_slice" 3 128, 3 26 0, S_0x127b310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 1 "slt"
    .port_info 6 /INPUT 1 "invertB"
    .port_info 7 /INPUT 1 "invertOut"
    .port_info 8 /INPUT 3 "muxindex"
L_0x12b6e70 .functor XOR 1, L_0x12b8c70, v0x11c1c10_0, C4<0>, C4<0>;
L_0x12b9270 .functor NOR 1, L_0x12ba730, L_0x12b8c70, C4<0>, C4<0>;
L_0x12b9370 .functor XOR 1, L_0x12ba730, L_0x12b8c70, C4<0>, C4<0>;
L_0x12b9430 .functor NAND 1, L_0x12ba730, L_0x12b8c70, C4<1>, C4<1>;
L_0x12b9530 .functor XOR 1, v0x11c1cd0_0, L_0x12b9270, C4<0>, C4<0>;
L_0x12b95f0 .functor XOR 1, v0x11c1cd0_0, L_0x12b9430, C4<0>, C4<0>;
v0x127da60_0 .net "a", 0 0, L_0x12ba730;  1 drivers
v0x127db50_0 .net "addSubtract", 0 0, L_0x12b9200;  1 drivers
v0x127dbf0_0 .net "b", 0 0, L_0x12b8c70;  1 drivers
v0x127dc90_0 .net "bOut", 0 0, L_0x12b6e70;  1 drivers
v0x127dd60_0 .net "carryin", 0 0, L_0x12b8d10;  1 drivers
v0x127de50_0 .net "carryout", 0 0, L_0x12b90a0;  1 drivers
v0x127df20_0 .net "invertB", 0 0, v0x11c1c10_0;  alias, 1 drivers
v0x127dfc0_0 .net "invertOut", 0 0, v0x11c1cd0_0;  alias, 1 drivers
v0x124a820_0 .net "muxindex", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x124a950_0 .net "nandOut", 0 0, L_0x12b95f0;  1 drivers
v0x124aac0_0 .net "nandgate", 0 0, L_0x12b9430;  1 drivers
v0x124ab60_0 .net "norOut", 0 0, L_0x12b9530;  1 drivers
v0x124ac30_0 .net "norgate", 0 0, L_0x12b9270;  1 drivers
v0x124acd0_0 .net "result", 0 0, L_0x12ba4e0;  1 drivers
L_0x7f303fcea840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x124ada0_0 .net "slt", 0 0, L_0x7f303fcea840;  1 drivers
v0x127ec80_0 .net "xorgate", 0 0, L_0x12b9370;  1 drivers
S_0x127b990 .scope module, "adder" "structuralFullAdder" 3 42, 4 8 0, S_0x127b6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x12b6ee0 .functor AND 1, L_0x12ba730, L_0x12b6e70, C4<1>, C4<1>;
L_0x12b8f30 .functor XOR 1, L_0x12ba730, L_0x12b6e70, C4<0>, C4<0>;
L_0x12b9030 .functor AND 1, L_0x12b8f30, L_0x12b8d10, C4<1>, C4<1>;
L_0x12b90a0 .functor OR 1, L_0x12b9030, L_0x12b6ee0, C4<0>, C4<0>;
L_0x12b9200 .functor XOR 1, L_0x12b8f30, L_0x12b8d10, C4<0>, C4<0>;
v0x127bc30_0 .net "G", 0 0, L_0x12b6ee0;  1 drivers
v0x127bd10_0 .net "P", 0 0, L_0x12b8f30;  1 drivers
v0x127bdd0_0 .net "PandCin", 0 0, L_0x12b9030;  1 drivers
v0x127bea0_0 .net "a", 0 0, L_0x12ba730;  alias, 1 drivers
v0x127bf60_0 .net "b", 0 0, L_0x12b6e70;  alias, 1 drivers
v0x127c070_0 .net "carryin", 0 0, L_0x12b8d10;  alias, 1 drivers
v0x127c130_0 .net "carryout", 0 0, L_0x12b90a0;  alias, 1 drivers
v0x127c1f0_0 .net "sum", 0 0, L_0x12b9200;  alias, 1 drivers
S_0x127c350 .scope module, "mux" "multiplexer" 3 50, 3 154 0, S_0x127b6e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a0"
    .port_info 2 /INPUT 1 "a1"
    .port_info 3 /INPUT 1 "a2"
    .port_info 4 /INPUT 1 "a3"
    .port_info 5 /INPUT 1 "a4"
    .port_info 6 /INPUT 3 "select"
L_0x12b9700 .functor NOT 1, L_0x12b9770, C4<0>, C4<0>, C4<0>;
L_0x12b9860 .functor NOT 1, L_0x12b98d0, C4<0>, C4<0>, C4<0>;
L_0x12b99c0 .functor NOT 1, L_0x12b9a30, C4<0>, C4<0>, C4<0>;
L_0x12b9b20 .functor AND 1, L_0x12b99c0, L_0x12b9860, L_0x12b9700, L_0x12b9200;
L_0x12b9d10 .functor AND 1, L_0x12b99c0, L_0x12b9860, L_0x12b9d80, L_0x12b9370;
L_0x12b9e20 .functor AND 1, L_0x12b99c0, L_0x12b9f20, L_0x12b9700, L_0x7f303fcea840;
L_0x12ba010 .functor AND 1, L_0x12b99c0, L_0x12ba080, L_0x12ba170, L_0x12b95f0;
L_0x12ba260 .functor AND 1, L_0x12ba3f0, L_0x12b9860, L_0x12b9700, L_0x12b9530;
L_0x12ba4e0/0/0 .functor OR 1, L_0x12b9b20, L_0x12b9d10, L_0x12b9e20, L_0x12ba010;
L_0x12ba4e0/0/4 .functor OR 1, L_0x12ba260, C4<0>, C4<0>, C4<0>;
L_0x12ba4e0 .functor OR 1, L_0x12ba4e0/0/0, L_0x12ba4e0/0/4, C4<0>, C4<0>;
v0x127c5f0_0 .net *"_s1", 0 0, L_0x12b9770;  1 drivers
v0x127c6d0_0 .net *"_s11", 0 0, L_0x12ba080;  1 drivers
v0x127c7b0_0 .net *"_s13", 0 0, L_0x12ba170;  1 drivers
v0x127c870_0 .net *"_s15", 0 0, L_0x12ba3f0;  1 drivers
v0x127c950_0 .net *"_s3", 0 0, L_0x12b98d0;  1 drivers
v0x127ca80_0 .net *"_s5", 0 0, L_0x12b9a30;  1 drivers
v0x127cb60_0 .net *"_s7", 0 0, L_0x12b9d80;  1 drivers
v0x127cc40_0 .net *"_s9", 0 0, L_0x12b9f20;  1 drivers
v0x127cd20_0 .net "a0", 0 0, L_0x12b9200;  alias, 1 drivers
v0x127ce50_0 .net "a1", 0 0, L_0x12b9370;  alias, 1 drivers
v0x127cef0_0 .net "a2", 0 0, L_0x7f303fcea840;  alias, 1 drivers
v0x127cfb0_0 .net "a3", 0 0, L_0x12b95f0;  alias, 1 drivers
v0x127d070_0 .net "a4", 0 0, L_0x12b9530;  alias, 1 drivers
v0x127d130_0 .net "addWire", 0 0, L_0x12b9b20;  1 drivers
v0x127d1f0_0 .net "nandWire", 0 0, L_0x12ba010;  1 drivers
v0x127d2b0_0 .net "norWire", 0 0, L_0x12ba260;  1 drivers
v0x127d370_0 .net "ns0", 0 0, L_0x12b9700;  1 drivers
v0x127d520_0 .net "ns1", 0 0, L_0x12b9860;  1 drivers
v0x127d5c0_0 .net "ns2", 0 0, L_0x12b99c0;  1 drivers
v0x127d660_0 .net "out", 0 0, L_0x12ba4e0;  alias, 1 drivers
v0x127d700_0 .net "select", 2 0, v0x12052f0_0;  alias, 1 drivers
v0x127d7c0_0 .net "sltWire", 0 0, L_0x12b9e20;  1 drivers
v0x127d880_0 .net "xorWire", 0 0, L_0x12b9d10;  1 drivers
L_0x12b9770 .part v0x12052f0_0, 0, 1;
L_0x12b98d0 .part v0x12052f0_0, 1, 1;
L_0x12b9a30 .part v0x12052f0_0, 2, 1;
L_0x12b9d80 .part v0x12052f0_0, 0, 1;
L_0x12b9f20 .part v0x12052f0_0, 1, 1;
L_0x12ba080 .part v0x12052f0_0, 1, 1;
L_0x12ba170 .part v0x12052f0_0, 0, 1;
L_0x12ba3f0 .part v0x12052f0_0, 2, 1;
S_0x1282010 .scope task, "logic_overflow_test" "logic_overflow_test" 2 44, 2 44 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.logic_overflow_test ;
    %load/vec4 v0x1283400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 2 46 "$display", "Logic Operation incurred overflow with command %b", v0x1283270_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_2.4 ;
    %end;
S_0x12821e0 .scope task, "nand_test" "nand_test" 2 91, 2 91 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.nand_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %and;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %and;
    %inv;
    %vpi_call 2 94 "$display", "NAND Logic fault with a=%b and b=%b. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_3.6 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1282400 .scope task, "nor_test" "nor_test" 2 111, 2 111 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.nor_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %or;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %or;
    %inv;
    %vpi_call 2 114 "$display", "NOR Logic fault with a=%b and b=%b. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_4.8 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x12825d0 .scope task, "or_test" "or_test" 2 121, 2 121 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.or_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %or;
    %vpi_call 2 124 "$display", "OR Logic fault with a=%b and b=%b. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_5.10 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x12827a0 .scope task, "overflow_test" "overflow_test" 2 37, 2 37 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.overflow_test ;
    %load/vec4 v0x1283400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %vpi_call 2 39 "$display", "Overflow Arithmetic Operation didn't incur overflow with a=%d and b=%d", v0x12830f0_0, v0x12831d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_6.12 ;
    %end;
S_0x1282970 .scope task, "stl_test" "stl_test" 2 71, 2 71 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.stl_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmp/ne;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %vpi_call 2 74 "$display", "SLT fault with a=%d and b=%d. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,u1>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_7.14 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1282bd0 .scope task, "subtractor_test" "subtractor_test" 2 61, 2 61 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.subtractor_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %sub;
    %cmp/ne;
    %jmp/0xz  T_8.16, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %sub;
    %vpi_call 2 64 "$display", "subtractor fault with a=%d and b=%d. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_8.16 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1282d50 .scope task, "xor_test" "xor_test" 2 81, 2 81 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.xor_test ;
    %load/vec4 v0x1283590_0;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x12830f0_0;
    %load/vec4 v0x12831d0_0;
    %xor;
    %vpi_call 2 84 "$display", "XOR Logic fault with a=%b and b=%b. The proper result is %d, but the received is %d.", v0x12830f0_0, v0x12831d0_0, S<0,vec4,s32>, v0x1283590_0 {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_9.18 ;
    %fork TD_testALU.zero_test, S_0x1282f20;
    %join;
    %end;
S_0x1282f20 .scope task, "zero_test" "zero_test" 2 26, 2 26 0, S_0x11cbc20;
 .timescale -9 -12;
TD_testALU.zero_test ;
    %load/vec4 v0x1283590_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1283630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %vpi_call 2 28 "$display", "ZERO fault with a=%b, b=%b, res=%d and zero=%d.", v0x12830f0_0, v0x12831d0_0, v0x1283590_0, v0x1283630_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
T_10.20 ;
    %end;
    .scope S_0x11c6dc0;
T_11 ;
    %wait E_0x118dfd0;
    %load/vec4 v0x11c1b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12052f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c1c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c1cd0_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x11cbc20;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12834f0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x11cbc20;
T_13 ;
    %vpi_call 2 132 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1201320 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 2312, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 123, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 543290, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 34124123, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 1321, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 4294966083, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.add_test, S_0x11ac030;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 107, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 4294963875, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 4294965846, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294966746, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 4294966746, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294965846, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 550, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 1450, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 2500, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294966972, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 4294967065, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 43, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.subtractor_test, S_0x1282bd0;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 4294967173, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967275, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 4294943873, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294924083, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 23423, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294924083, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 4294943873, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 43213, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.stl_test, S_0x1282970;
    %join;
    %fork TD_testALU.overflow_test, S_0x12827a0;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.xor_test, S_0x1282d50;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.xor_test, S_0x1282d50;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.xor_test, S_0x1282d50;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.xor_test, S_0x1282d50;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.xor_test, S_0x1282d50;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nand_test, S_0x12821e0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nand_test, S_0x12821e0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nand_test, S_0x12821e0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nand_test, S_0x12821e0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nand_test, S_0x12821e0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.and_test, S_0x1182bf0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.and_test, S_0x1182bf0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.and_test, S_0x1182bf0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.and_test, S_0x1182bf0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.and_test, S_0x1182bf0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nor_test, S_0x1282400;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nor_test, S_0x1282400;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nor_test, S_0x1282400;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nor_test, S_0x1282400;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.nor_test, S_0x1282400;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.or_test, S_0x12825d0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4042322160, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.or_test, S_0x12825d0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 252645135, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.or_test, S_0x12825d0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.or_test, S_0x12825d0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12830f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12831d0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1283270_0, 0, 3;
    %delay 10000000, 0;
    %fork TD_testALU.or_test, S_0x12825d0;
    %join;
    %fork TD_testALU.logic_overflow_test, S_0x1282010;
    %join;
    %vpi_call 2 303 "$display", "DUT success?: %b", v0x12834f0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./adder_1bit.v";
