{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:56:18 2020 " "Info: Processing started: Wed Apr 08 17:56:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register noise_synth:nsynth0\|s_reg\[4\] register noise_synth:nsynth0\|noise_sample\[4\] 122.5 MHz 8.163 ns Internal " "Info: Clock \"clk\" has Internal fmax of 122.5 MHz between source register \"noise_synth:nsynth0\|s_reg\[4\]\" and destination register \"noise_synth:nsynth0\|noise_sample\[4\]\" (period= 8.163 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.454 ns + Longest register register " "Info: + Longest register to register delay is 7.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns noise_synth:nsynth0\|s_reg\[4\] 1 REG LC_X6_Y4_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N6; Fanout = 2; REG Node = 'noise_synth:nsynth0\|s_reg\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { noise_synth:nsynth0|s_reg[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.174 ns) + CELL(0.280 ns) 7.454 ns noise_synth:nsynth0\|noise_sample\[4\] 2 REG LC_X6_Y3_N4 1 " "Info: 2: + IC(7.174 ns) + CELL(0.280 ns) = 7.454 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'noise_synth:nsynth0\|noise_sample\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { noise_synth:nsynth0|s_reg[4] noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 3.76 % ) " "Info: Total cell delay = 0.280 ns ( 3.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.174 ns ( 96.24 % ) " "Info: Total interconnect delay = 7.174 ns ( 96.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { noise_synth:nsynth0|s_reg[4] noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { noise_synth:nsynth0|s_reg[4] {} noise_synth:nsynth0|noise_sample[4] {} } { 0.000ns 7.174ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns noise_synth:nsynth0\|noise_sample\[4\] 2 REG LC_X6_Y3_N4 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y3_N4; Fanout = 1; REG Node = 'noise_synth:nsynth0\|noise_sample\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|noise_sample[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns noise_synth:nsynth0\|s_reg\[4\] 2 REG LC_X6_Y4_N6 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y4_N6; Fanout = 2; REG Node = 'noise_synth:nsynth0\|s_reg\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk noise_synth:nsynth0|s_reg[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|s_reg[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|s_reg[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|noise_sample[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|s_reg[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|s_reg[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 168 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { noise_synth:nsynth0|s_reg[4] noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { noise_synth:nsynth0|s_reg[4] {} noise_synth:nsynth0|noise_sample[4] {} } { 0.000ns 7.174ns } { 0.000ns 0.280ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|noise_sample[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|noise_sample[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk noise_synth:nsynth0|s_reg[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} noise_synth:nsynth0|s_reg[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ch1_p_vol\[7\] wr clk 7.864 ns register " "Info: tsu for register \"ch1_p_vol\[7\]\" (data pin = \"wr\", clock pin = \"clk\") is 7.864 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.879 ns + Longest pin register " "Info: + Longest pin to register delay is 10.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns wr 1 PIN PIN_5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 4; PIN Node = 'wr'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.081 ns) + CELL(0.740 ns) 4.953 ns Decoder0~104 2 COMB LC_X2_Y4_N1 8 " "Info: 2: + IC(3.081 ns) + CELL(0.740 ns) = 4.953 ns; Loc. = LC_X2_Y4_N1; Fanout = 8; COMB Node = 'Decoder0~104'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { wr Decoder0~104 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.200 ns) 7.062 ns Decoder0~108 3 COMB LC_X6_Y4_N5 8 " "Info: 3: + IC(1.909 ns) + CELL(0.200 ns) = 7.062 ns; Loc. = LC_X6_Y4_N5; Fanout = 8; COMB Node = 'Decoder0~108'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { Decoder0~104 Decoder0~108 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(1.243 ns) 10.879 ns ch1_p_vol\[7\] 4 REG LC_X5_Y2_N1 1 " "Info: 4: + IC(2.574 ns) + CELL(1.243 ns) = 10.879 ns; Loc. = LC_X5_Y2_N1; Fanout = 1; REG Node = 'ch1_p_vol\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.817 ns" { Decoder0~108 ch1_p_vol[7] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 30.47 % ) " "Info: Total cell delay = 3.315 ns ( 30.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.564 ns ( 69.53 % ) " "Info: Total interconnect delay = 7.564 ns ( 69.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.879 ns" { wr Decoder0~104 Decoder0~108 ch1_p_vol[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.879 ns" { wr {} wr~combout {} Decoder0~104 {} Decoder0~108 {} ch1_p_vol[7] {} } { 0.000ns 0.000ns 3.081ns 1.909ns 2.574ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ch1_p_vol\[7\] 2 REG LC_X5_Y2_N1 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y2_N1; Fanout = 1; REG Node = 'ch1_p_vol\[7\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ch1_p_vol[7] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch1_p_vol[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch1_p_vol[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.879 ns" { wr Decoder0~104 Decoder0~108 ch1_p_vol[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.879 ns" { wr {} wr~combout {} Decoder0~104 {} Decoder0~108 {} ch1_p_vol[7] {} } { 0.000ns 0.000ns 3.081ns 1.909ns 2.574ns } { 0.000ns 1.132ns 0.740ns 0.200ns 1.243ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch1_p_vol[7] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch1_p_vol[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ch0_audio\[3\] ch0_duty\[1\] 22.907 ns register " "Info: tco from clock \"clk\" to destination pin \"ch0_audio\[3\]\" through register \"ch0_duty\[1\]\" is 22.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ch0_duty\[1\] 2 REG LC_X7_Y1_N0 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y1_N0; Fanout = 2; REG Node = 'ch0_duty\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ch0_duty[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch0_duty[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch0_duty[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.183 ns + Longest register pin " "Info: + Longest register to pin delay is 19.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ch0_duty\[1\] 1 REG LC_X7_Y1_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N0; Fanout = 2; REG Node = 'ch0_duty\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch0_duty[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.745 ns) + CELL(0.978 ns) 2.723 ns pulse_synth:psynth0\|LessThan0~136 2 COMB LC_X7_Y1_N1 1 " "Info: 2: + IC(1.745 ns) + CELL(0.978 ns) = 2.723 ns; Loc. = LC_X7_Y1_N1; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~136'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { ch0_duty[1] pulse_synth:psynth0|LessThan0~136 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.846 ns pulse_synth:psynth0\|LessThan0~131 3 COMB LC_X7_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.846 ns; Loc. = LC_X7_Y1_N2; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~136 pulse_synth:psynth0|LessThan0~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.969 ns pulse_synth:psynth0\|LessThan0~126 4 COMB LC_X7_Y1_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.969 ns; Loc. = LC_X7_Y1_N3; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~126'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.230 ns pulse_synth:psynth0\|LessThan0~121 5 COMB LC_X7_Y1_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 3.230 ns; Loc. = LC_X7_Y1_N4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~121'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.205 ns pulse_synth:psynth0\|LessThan0~104 6 COMB LC_X7_Y1_N7 8 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 4.205 ns; Loc. = LC_X7_Y1_N7; Fanout = 8; COMB Node = 'pulse_synth:psynth0\|LessThan0~104'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.140 ns) + CELL(0.200 ns) 6.545 ns Mux2~131 7 COMB LC_X7_Y3_N6 1 " "Info: 7: + IC(2.140 ns) + CELL(0.200 ns) = 6.545 ns; Loc. = LC_X7_Y3_N6; Fanout = 1; COMB Node = 'Mux2~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { pulse_synth:psynth0|LessThan0~104 Mux2~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.200 ns) 8.814 ns Mux2~132 8 COMB LC_X6_Y3_N3 2 " "Info: 8: + IC(2.069 ns) + CELL(0.200 ns) = 8.814 ns; Loc. = LC_X6_Y3_N3; Fanout = 2; COMB Node = 'Mux2~132'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { Mux2~131 Mux2~132 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.978 ns) 10.927 ns DAC:DAC0_inst\|LessThan0~142 9 COMB LC_X5_Y3_N7 1 " "Info: 9: + IC(1.135 ns) + CELL(0.978 ns) = 10.927 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~142'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { Mux2~132 DAC:DAC0_inst|LessThan0~142 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 11.050 ns DAC:DAC0_inst\|LessThan0~137 10 COMB LC_X5_Y3_N8 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 11.050 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~137'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 11.865 ns DAC:DAC0_inst\|LessThan0~130 11 COMB LC_X5_Y3_N9 4 " "Info: 11: + IC(0.000 ns) + CELL(0.815 ns) = 11.865 ns; Loc. = LC_X5_Y3_N9; Fanout = 4; COMB Node = 'DAC:DAC0_inst\|LessThan0~130'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.200 ns) 14.437 ns DAC:DAC0_inst\|audio\[3\] 12 COMB LC_X4_Y4_N9 1 " "Info: 12: + IC(2.372 ns) + CELL(0.200 ns) = 14.437 ns; Loc. = LC_X4_Y4_N9; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.424 ns) + CELL(2.322 ns) 19.183 ns ch0_audio\[3\] 13 PIN PIN_90 0 " "Info: 13: + IC(2.424 ns) + CELL(2.322 ns) = 19.183 ns; Loc. = PIN_90; Fanout = 0; PIN Node = 'ch0_audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.298 ns ( 38.04 % ) " "Info: Total cell delay = 7.298 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.885 ns ( 61.96 % ) " "Info: Total interconnect delay = 11.885 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.183 ns" { ch0_duty[1] pulse_synth:psynth0|LessThan0~136 pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 Mux2~131 Mux2~132 DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.183 ns" { ch0_duty[1] {} pulse_synth:psynth0|LessThan0~136 {} pulse_synth:psynth0|LessThan0~131 {} pulse_synth:psynth0|LessThan0~126 {} pulse_synth:psynth0|LessThan0~121 {} pulse_synth:psynth0|LessThan0~104 {} Mux2~131 {} Mux2~132 {} DAC:DAC0_inst|LessThan0~142 {} DAC:DAC0_inst|LessThan0~137 {} DAC:DAC0_inst|LessThan0~130 {} DAC:DAC0_inst|audio[3] {} ch0_audio[3] {} } { 0.000ns 1.745ns 0.000ns 0.000ns 0.000ns 0.000ns 2.140ns 2.069ns 1.135ns 0.000ns 0.000ns 2.372ns 2.424ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch0_duty[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch0_duty[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.183 ns" { ch0_duty[1] pulse_synth:psynth0|LessThan0~136 pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 Mux2~131 Mux2~132 DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.183 ns" { ch0_duty[1] {} pulse_synth:psynth0|LessThan0~136 {} pulse_synth:psynth0|LessThan0~131 {} pulse_synth:psynth0|LessThan0~126 {} pulse_synth:psynth0|LessThan0~121 {} pulse_synth:psynth0|LessThan0~104 {} Mux2~131 {} Mux2~132 {} DAC:DAC0_inst|LessThan0~142 {} DAC:DAC0_inst|LessThan0~137 {} DAC:DAC0_inst|LessThan0~130 {} DAC:DAC0_inst|audio[3] {} ch0_audio[3] {} } { 0.000ns 1.745ns 0.000ns 0.000ns 0.000ns 0.000ns 2.140ns 2.069ns 1.135ns 0.000ns 0.000ns 2.372ns 2.424ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ch0_duty\[0\] data\[0\] clk -1.271 ns register " "Info: th for register \"ch0_duty\[0\]\" (data pin = \"data\[0\]\", clock pin = \"clk\") is -1.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ch0_duty\[0\] 2 REG LC_X7_Y1_N8 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y1_N8; Fanout = 2; REG Node = 'ch0_duty\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ch0_duty[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch0_duty[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch0_duty[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.840 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data\[0\] 1 PIN PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_18; Fanout = 11; PIN Node = 'data\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(1.061 ns) 4.840 ns ch0_duty\[0\] 2 REG LC_X7_Y1_N8 2 " "Info: 2: + IC(2.647 ns) + CELL(1.061 ns) = 4.840 ns; Loc. = LC_X7_Y1_N8; Fanout = 2; REG Node = 'ch0_duty\[0\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.708 ns" { data[0] ch0_duty[0] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 45.31 % ) " "Info: Total cell delay = 2.193 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.647 ns ( 54.69 % ) " "Info: Total interconnect delay = 2.647 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.840 ns" { data[0] ch0_duty[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.840 ns" { data[0] {} data[0]~combout {} ch0_duty[0] {} } { 0.000ns 0.000ns 2.647ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch0_duty[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch0_duty[0] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.840 ns" { data[0] ch0_duty[0] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.840 ns" { data[0] {} data[0]~combout {} ch0_duty[0] {} } { 0.000ns 0.000ns 2.647ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "114 " "Info: Peak virtual memory: 114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:56:23 2020 " "Info: Processing ended: Wed Apr 08 17:56:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
