#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan  7 10:20:13 2025
# Process ID         : 3316
# Current directory  : /media/sohail/sohails/verilog-examples/full_adder_using_decoder
# Command line       : vivado
# Log file           : /media/sohail/sohails/verilog-examples/full_adder_using_decoder/vivado.log
# Journal file       : /media/sohail/sohails/verilog-examples/full_adder_using_decoder/vivado.jou
# Running On         : sohail
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 1251.053 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8041 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12335 MB
# Available Virtual  : 11050 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1 -part xc7a35tcpg236-1
file mkdir /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new
close [ open /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v w ]
add_files /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sources_1/new/fa.v
update_compile_order -fileset sources_1
file mkdir /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 /media/sohail/sohails/verilog-examples/full_adder_using_decoder/project_1/project_1.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_fa_decoder.tcl
close_sim
launch_simulation
source tb_fa_decoder.tcl
close_sim
