**CSE 2162: Digital System Design Lab (DSDL)** 

- Simulation of Logic Circuits Using Verilog: Verification of Logic Gates and logic expressions, Simplification of Expressions using Kmap: SOP and POS Forms, Multilevel NAND, NOR Circuits, Arithmetic Circuits: Half Adder, Full Adder, Multi-Bit Adder/Subtractor, BCD Adder, Multiplexers, Decoders and Encoders, Code Converters and Comparator, Flip-Flops: D, JK, and T Flip-Flops, Registers: Shift Register, Ring Counter, Johnson Counter, Binary Counters, Simple processor design

- Verilog (VHDL) has been used to write the programs on MAX+plus II.
