{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xcm.v@194:346@HdlStmIf", "    .RCALENB (1'h1));\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 1) begin\n  GTHE3_COMMON #(\n    .BIAS_CFG0 (16'h0000),\n    .BIAS_CFG1 (16'h0000),\n    .BIAS_CFG2 (16'h0000),\n    .BIAS_CFG3 (16'h0040),\n    .BIAS_CFG4 (16'h0000),\n    .BIAS_CFG_RSVD (10'b0000000000),\n    .COMMON_CFG0 (16'h0000),\n    .COMMON_CFG1 (16'h0000),\n    .POR_CFG (16'h0004),\n    .QPLL0_CFG0 (16'h321c),\n    .QPLL0_CFG1 (16'h1018),\n    .QPLL0_CFG1_G3 (16'h1018),\n    .QPLL0_CFG2 (16'h0048),\n    .QPLL0_CFG2_G3 (16'h0048),\n    .QPLL0_CFG3 (16'h0120),\n    .QPLL0_CFG4 (16'h0000),\n    .QPLL0_CP (10'b0000011111),\n    .QPLL0_CP_G3 (10'b1111111111),\n    .QPLL0_FBDIV (QPLL_FBDIV),\n    .QPLL0_FBDIV_G3 (80),\n    .QPLL0_INIT_CFG0 (16'h02b2),\n    .QPLL0_INIT_CFG1 (8'h00),\n    .QPLL0_LOCK_CFG (16'h21e8),\n    .QPLL0_LOCK_CFG_G3 (16'h21e8),\n    .QPLL0_LPF (10'b1111111111),\n    .QPLL0_LPF_G3 (10'b0000010101),\n    .QPLL0_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL0_SDM_CFG0 (16'b0000000000000000),\n    .QPLL0_SDM_CFG1 (16'b0000000000000000),\n    .QPLL0_SDM_CFG2 (16'b0000000000000000),\n    .QPLL1_CFG0 (16'h321c),\n    .QPLL1_CFG1 (16'h1018),\n    .QPLL1_CFG1_G3 (16'h1018),\n    .QPLL1_CFG2 (16'h0040),\n    .QPLL1_CFG2_G3 (16'h0040),\n    .QPLL1_CFG3 (16'h0120),\n    .QPLL1_CFG4 (16'h0000),\n    .QPLL1_CP (10'b0000011111),\n    .QPLL1_CP_G3 (10'b1111111111),\n    .QPLL1_FBDIV (QPLL_FBDIV),\n    .QPLL1_FBDIV_G3 (80),\n    .QPLL1_INIT_CFG0 (16'h02b2),\n    .QPLL1_INIT_CFG1 (8'h00),\n    .QPLL1_LOCK_CFG (16'h21e8),\n    .QPLL1_LOCK_CFG_G3 (16'h21e8),\n    .QPLL1_LPF (10'b1111111111),\n    .QPLL1_LPF_G3 (10'b0000010101),\n    .QPLL1_REFCLK_DIV (QPLL_REFCLK_DIV),\n    .QPLL1_SDM_CFG0 (16'b0000000000000000),\n    .QPLL1_SDM_CFG1 (16'b0000000000000000),\n    .QPLL1_SDM_CFG2 (16'b0000000000000000),\n    .RSVD_ATTR0 (16'h0000),\n    .RSVD_ATTR1 (16'h0000),\n    .RSVD_ATTR2 (16'h0000),\n    .RSVD_ATTR3 (16'h0000),\n    .RXRECCLKOUT0_SEL (2'b00),\n    .RXRECCLKOUT1_SEL (2'b00),\n    .SARC_EN (1'b1),\n    .SARC_SEL (1'b0),\n    .SDM0DATA1_0 (16'b0000000000000000),\n    .SDM0DATA1_1 (9'b000000000),\n    .SDM0INITSEED0_0 (16'b0000000000000000),\n    .SDM0INITSEED0_1 (9'b000000000),\n    .SDM0_DATA_PIN_SEL (1'b0),\n    .SDM0_WIDTH_PIN_SEL (1'b0),\n    .SDM1DATA1_0 (16'b0000000000000000),\n    .SDM1DATA1_1 (9'b000000000),\n    .SDM1INITSEED0_0 (16'b0000000000000000),\n    .SDM1INITSEED0_1 (9'b000000000),\n    .SDM1_DATA_PIN_SEL (1'b0),\n    .SDM1_WIDTH_PIN_SEL (1'b0),\n    .SIM_MODE (\"FAST\"),\n    .SIM_RESET_SPEEDUP (\"TRUE\"),\n    .SIM_VERSION (2))\n  i_gthe3_common (\n    .BGBYPASSB (1'h1),\n    .BGMONITORENB (1'h1),\n    .BGPDB (1'h1),\n    .BGRCALOVRD (5'h1f),\n    .BGRCALOVRDENB (1'h1),\n    .DRPADDR (up_addr_int[8:0]),\n    .DRPCLK (up_clk),\n    .DRPDI (up_wdata_int),\n    .DRPDO (up_rdata_s),\n    .DRPEN (up_enb_int),\n    .DRPRDY (up_ready_s),\n    .DRPWE (up_wr_int),\n    .GTGREFCLK0 (1'h0),\n    .GTGREFCLK1 (1'h0),\n    .GTNORTHREFCLK00 (1'h0),\n    .GTNORTHREFCLK01 (1'h0),\n    .GTNORTHREFCLK10 (1'h0),\n    .GTNORTHREFCLK11 (1'h0),\n    .GTREFCLK00 (qpll_ref_clk),\n    .GTREFCLK01 (1'h0),\n    .GTREFCLK10 (1'h0),\n    .GTREFCLK11 (1'h0),\n    .GTSOUTHREFCLK00 (1'h0),\n    .GTSOUTHREFCLK01 (1'h0),\n    .GTSOUTHREFCLK10 (1'h0),\n    .GTSOUTHREFCLK11 (1'h0),\n    .PMARSVD0 (8'h0),\n    .PMARSVD1 (8'h0),\n    .PMARSVDOUT0 (),\n    .PMARSVDOUT1 (),\n    .QPLL0CLKRSVD0 (1'h0),\n    .QPLL0CLKRSVD1 (1'h0),\n    .QPLL0FBCLKLOST (),\n    .QPLL0LOCK (qpll2ch_locked),\n    .QPLL0LOCKDETCLK (up_clk),\n    .QPLL0LOCKEN (1'h1),\n    .QPLL0OUTCLK (qpll2ch_clk),\n    .QPLL0OUTREFCLK (qpll2ch_ref_clk),\n    .QPLL0PD (1'h0),\n    .QPLL0REFCLKLOST (),\n    .QPLL0REFCLKSEL (3'h1),\n    .QPLL0RESET (up_qpll_rst),\n    .QPLL1CLKRSVD0 (1'h0),\n    .QPLL1CLKRSVD1 (1'h0),\n    .QPLL1FBCLKLOST (),\n    .QPLL1LOCK (),\n    .QPLL1LOCKDETCLK (1'h0),\n    .QPLL1LOCKEN (1'h0),\n    .QPLL1OUTCLK (),\n    .QPLL1OUTREFCLK (),\n    .QPLL1PD (1'h0),\n    .QPLL1REFCLKLOST (),\n    .QPLL1REFCLKSEL (3'h1),\n    .QPLL1RESET (1'h1),\n    .QPLLDMONITOR0 (),\n    .QPLLDMONITOR1 (),\n    .QPLLRSVD1 (8'h0),\n    .QPLLRSVD2 (5'h0),\n    .QPLLRSVD3 (5'h0),\n    .QPLLRSVD4 (8'h0),\n    .RCALENB (1'h1),\n    .REFCLKOUTMONITOR0 (),\n    .REFCLKOUTMONITOR1 (),\n    .RXRECCLK0_SEL (),\n    .RXRECCLK1_SEL ());\n  end\n  endgenerate\n\n  generate\n  if (XCVR_TYPE == 2) begin\n  GTHE4_COMMON #(\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[321, "    .QPLL1LOCK (),\n"], [322, "    .QPLL1LOCKDETCLK (1'h0),\n"], [323, "    .QPLL1LOCKEN (1'h0),\n"], [324, "    .QPLL1OUTCLK (),\n"], [325, "    .QPLL1OUTREFCLK (),\n"], [326, "    .QPLL1PD (1'h0),\n"], [329, "    .QPLL1RESET (1'h1),\n"]], "Add": [[326, "    .QPLL1LOCK (qpll1_locked),\n"], [326, "    .QPLL1LOCKDETCLK (up_clk),\n"], [326, "    .QPLL1LOCKEN (1'h1),\n"], [326, "    .QPLL1OUTCLK (qpll1_clk),\n"], [326, "    .QPLL1OUTREFCLK (qpll1_ref_clk),\n"], [326, "    .QPLL1PD (~qpll_sel),\n"], [329, "    .QPLL1RESET (up_qpll_rst),\n"]]}}