
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401708 <.init>:
  401708:	stp	x29, x30, [sp, #-16]!
  40170c:	mov	x29, sp
  401710:	bl	401bf0 <tigetstr@plt+0x60>
  401714:	ldp	x29, x30, [sp], #16
  401718:	ret

Disassembly of section .plt:

0000000000401720 <memcpy@plt-0x20>:
  401720:	stp	x16, x30, [sp, #-16]!
  401724:	adrp	x16, 417000 <tigetstr@plt+0x15470>
  401728:	ldr	x17, [x16, #4088]
  40172c:	add	x16, x16, #0xff8
  401730:	br	x17
  401734:	nop
  401738:	nop
  40173c:	nop

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401744:	ldr	x17, [x16]
  401748:	add	x16, x16, #0x0
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401754:	ldr	x17, [x16, #8]
  401758:	add	x16, x16, #0x8
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401764:	ldr	x17, [x16, #16]
  401768:	add	x16, x16, #0x10
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401774:	ldr	x17, [x16, #24]
  401778:	add	x16, x16, #0x18
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401784:	ldr	x17, [x16, #32]
  401788:	add	x16, x16, #0x20
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401794:	ldr	x17, [x16, #40]
  401798:	add	x16, x16, #0x28
  40179c:	br	x17

00000000004017a0 <dup@plt>:
  4017a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017a4:	ldr	x17, [x16, #48]
  4017a8:	add	x16, x16, #0x30
  4017ac:	br	x17

00000000004017b0 <setupterm@plt>:
  4017b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017b4:	ldr	x17, [x16, #56]
  4017b8:	add	x16, x16, #0x38
  4017bc:	br	x17

00000000004017c0 <strtoimax@plt>:
  4017c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017c4:	ldr	x17, [x16, #64]
  4017c8:	add	x16, x16, #0x40
  4017cc:	br	x17

00000000004017d0 <strtod@plt>:
  4017d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017d4:	ldr	x17, [x16, #72]
  4017d8:	add	x16, x16, #0x48
  4017dc:	br	x17

00000000004017e0 <putp@plt>:
  4017e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017e4:	ldr	x17, [x16, #80]
  4017e8:	add	x16, x16, #0x50
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4017f4:	ldr	x17, [x16, #88]
  4017f8:	add	x16, x16, #0x58
  4017fc:	br	x17

0000000000401800 <fputc@plt>:
  401800:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401804:	ldr	x17, [x16, #96]
  401808:	add	x16, x16, #0x60
  40180c:	br	x17

0000000000401810 <getopt_long_only@plt>:
  401810:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401814:	ldr	x17, [x16, #104]
  401818:	add	x16, x16, #0x68
  40181c:	br	x17

0000000000401820 <__fpending@plt>:
  401820:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401824:	ldr	x17, [x16, #112]
  401828:	add	x16, x16, #0x70
  40182c:	br	x17

0000000000401830 <snprintf@plt>:
  401830:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401834:	ldr	x17, [x16, #120]
  401838:	add	x16, x16, #0x78
  40183c:	br	x17

0000000000401840 <localeconv@plt>:
  401840:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401844:	ldr	x17, [x16, #128]
  401848:	add	x16, x16, #0x80
  40184c:	br	x17

0000000000401850 <tcgetattr@plt>:
  401850:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401854:	ldr	x17, [x16, #136]
  401858:	add	x16, x16, #0x88
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401864:	ldr	x17, [x16, #144]
  401868:	add	x16, x16, #0x90
  40186c:	br	x17

0000000000401870 <klogctl@plt>:
  401870:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401874:	ldr	x17, [x16, #152]
  401878:	add	x16, x16, #0x98
  40187c:	br	x17

0000000000401880 <fclose@plt>:
  401880:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401884:	ldr	x17, [x16, #160]
  401888:	add	x16, x16, #0xa0
  40188c:	br	x17

0000000000401890 <fopen@plt>:
  401890:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401894:	ldr	x17, [x16, #168]
  401898:	add	x16, x16, #0xa8
  40189c:	br	x17

00000000004018a0 <malloc@plt>:
  4018a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018a4:	ldr	x17, [x16, #176]
  4018a8:	add	x16, x16, #0xb0
  4018ac:	br	x17

00000000004018b0 <open@plt>:
  4018b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018b4:	ldr	x17, [x16, #184]
  4018b8:	add	x16, x16, #0xb8
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018c4:	ldr	x17, [x16, #192]
  4018c8:	add	x16, x16, #0xc0
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018d4:	ldr	x17, [x16, #200]
  4018d8:	add	x16, x16, #0xc8
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018e4:	ldr	x17, [x16, #208]
  4018e8:	add	x16, x16, #0xd0
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4018f4:	ldr	x17, [x16, #216]
  4018f8:	add	x16, x16, #0xd8
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401904:	ldr	x17, [x16, #224]
  401908:	add	x16, x16, #0xe0
  40190c:	br	x17

0000000000401910 <strdup@plt>:
  401910:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401914:	ldr	x17, [x16, #232]
  401918:	add	x16, x16, #0xe8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401924:	ldr	x17, [x16, #240]
  401928:	add	x16, x16, #0xf0
  40192c:	br	x17

0000000000401930 <__gmon_start__@plt>:
  401930:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401934:	ldr	x17, [x16, #248]
  401938:	add	x16, x16, #0xf8
  40193c:	br	x17

0000000000401940 <write@plt>:
  401940:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401944:	ldr	x17, [x16, #256]
  401948:	add	x16, x16, #0x100
  40194c:	br	x17

0000000000401950 <strtoumax@plt>:
  401950:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401954:	ldr	x17, [x16, #264]
  401958:	add	x16, x16, #0x108
  40195c:	br	x17

0000000000401960 <abort@plt>:
  401960:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401964:	ldr	x17, [x16, #272]
  401968:	add	x16, x16, #0x110
  40196c:	br	x17

0000000000401970 <textdomain@plt>:
  401970:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401974:	ldr	x17, [x16, #280]
  401978:	add	x16, x16, #0x118
  40197c:	br	x17

0000000000401980 <strcmp@plt>:
  401980:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401984:	ldr	x17, [x16, #288]
  401988:	add	x16, x16, #0x120
  40198c:	br	x17

0000000000401990 <warn@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401994:	ldr	x17, [x16, #296]
  401998:	add	x16, x16, #0x128
  40199c:	br	x17

00000000004019a0 <__ctype_b_loc@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019a4:	ldr	x17, [x16, #304]
  4019a8:	add	x16, x16, #0x130
  4019ac:	br	x17

00000000004019b0 <strtol@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019b4:	ldr	x17, [x16, #312]
  4019b8:	add	x16, x16, #0x138
  4019bc:	br	x17

00000000004019c0 <free@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019c4:	ldr	x17, [x16, #320]
  4019c8:	add	x16, x16, #0x140
  4019cc:	br	x17

00000000004019d0 <nanosleep@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019d4:	ldr	x17, [x16, #328]
  4019d8:	add	x16, x16, #0x148
  4019dc:	br	x17

00000000004019e0 <vasprintf@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019e4:	ldr	x17, [x16, #336]
  4019e8:	add	x16, x16, #0x150
  4019ec:	br	x17

00000000004019f0 <strndup@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  4019f4:	ldr	x17, [x16, #344]
  4019f8:	add	x16, x16, #0x158
  4019fc:	br	x17

0000000000401a00 <strspn@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a04:	ldr	x17, [x16, #352]
  401a08:	add	x16, x16, #0x160
  401a0c:	br	x17

0000000000401a10 <strchr@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a14:	ldr	x17, [x16, #360]
  401a18:	add	x16, x16, #0x168
  401a1c:	br	x17

0000000000401a20 <fwrite@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a24:	ldr	x17, [x16, #368]
  401a28:	add	x16, x16, #0x170
  401a2c:	br	x17

0000000000401a30 <fcntl@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a34:	ldr	x17, [x16, #376]
  401a38:	add	x16, x16, #0x178
  401a3c:	br	x17

0000000000401a40 <fflush@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a44:	ldr	x17, [x16, #384]
  401a48:	add	x16, x16, #0x180
  401a4c:	br	x17

0000000000401a50 <warnx@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a54:	ldr	x17, [x16, #392]
  401a58:	add	x16, x16, #0x188
  401a5c:	br	x17

0000000000401a60 <read@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a64:	ldr	x17, [x16, #400]
  401a68:	add	x16, x16, #0x190
  401a6c:	br	x17

0000000000401a70 <memchr@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a74:	ldr	x17, [x16, #408]
  401a78:	add	x16, x16, #0x198
  401a7c:	br	x17

0000000000401a80 <tcsetattr@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a84:	ldr	x17, [x16, #416]
  401a88:	add	x16, x16, #0x1a0
  401a8c:	br	x17

0000000000401a90 <isatty@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401a94:	ldr	x17, [x16, #424]
  401a98:	add	x16, x16, #0x1a8
  401a9c:	br	x17

0000000000401aa0 <select@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401aa4:	ldr	x17, [x16, #432]
  401aa8:	add	x16, x16, #0x1b0
  401aac:	br	x17

0000000000401ab0 <dcgettext@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ab4:	ldr	x17, [x16, #440]
  401ab8:	add	x16, x16, #0x1b8
  401abc:	br	x17

0000000000401ac0 <__isoc99_sscanf@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ac4:	ldr	x17, [x16, #448]
  401ac8:	add	x16, x16, #0x1c0
  401acc:	br	x17

0000000000401ad0 <errx@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ad4:	ldr	x17, [x16, #456]
  401ad8:	add	x16, x16, #0x1c8
  401adc:	br	x17

0000000000401ae0 <strcspn@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401ae4:	ldr	x17, [x16, #464]
  401ae8:	add	x16, x16, #0x1d0
  401aec:	br	x17

0000000000401af0 <printf@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401af4:	ldr	x17, [x16, #472]
  401af8:	add	x16, x16, #0x1d8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b04:	ldr	x17, [x16, #480]
  401b08:	add	x16, x16, #0x1e0
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b14:	ldr	x17, [x16, #488]
  401b18:	add	x16, x16, #0x1e8
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b24:	ldr	x17, [x16, #496]
  401b28:	add	x16, x16, #0x1f0
  401b2c:	br	x17

0000000000401b30 <tigetnum@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b34:	ldr	x17, [x16, #504]
  401b38:	add	x16, x16, #0x1f8
  401b3c:	br	x17

0000000000401b40 <fprintf@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b44:	ldr	x17, [x16, #512]
  401b48:	add	x16, x16, #0x200
  401b4c:	br	x17

0000000000401b50 <err@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b54:	ldr	x17, [x16, #520]
  401b58:	add	x16, x16, #0x208
  401b5c:	br	x17

0000000000401b60 <ioctl@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b64:	ldr	x17, [x16, #528]
  401b68:	add	x16, x16, #0x210
  401b6c:	br	x17

0000000000401b70 <setlocale@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b74:	ldr	x17, [x16, #536]
  401b78:	add	x16, x16, #0x218
  401b7c:	br	x17

0000000000401b80 <ferror@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b84:	ldr	x17, [x16, #544]
  401b88:	add	x16, x16, #0x220
  401b8c:	br	x17

0000000000401b90 <tigetstr@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16470>
  401b94:	ldr	x17, [x16, #552]
  401b98:	add	x16, x16, #0x228
  401b9c:	br	x17

Disassembly of section .text:

0000000000401ba0 <.text>:
  401ba0:	mov	x29, #0x0                   	// #0
  401ba4:	mov	x30, #0x0                   	// #0
  401ba8:	mov	x5, x0
  401bac:	ldr	x1, [sp]
  401bb0:	add	x2, sp, #0x8
  401bb4:	mov	x6, sp
  401bb8:	movz	x0, #0x0, lsl #48
  401bbc:	movk	x0, #0x0, lsl #32
  401bc0:	movk	x0, #0x40, lsl #16
  401bc4:	movk	x0, #0x1cf0
  401bc8:	movz	x3, #0x0, lsl #48
  401bcc:	movk	x3, #0x0, lsl #32
  401bd0:	movk	x3, #0x40, lsl #16
  401bd4:	movk	x3, #0x60f0
  401bd8:	movz	x4, #0x0, lsl #48
  401bdc:	movk	x4, #0x0, lsl #32
  401be0:	movk	x4, #0x40, lsl #16
  401be4:	movk	x4, #0x6170
  401be8:	bl	4018e0 <__libc_start_main@plt>
  401bec:	bl	401960 <abort@plt>
  401bf0:	adrp	x0, 417000 <tigetstr@plt+0x15470>
  401bf4:	ldr	x0, [x0, #4064]
  401bf8:	cbz	x0, 401c00 <tigetstr@plt+0x70>
  401bfc:	b	401930 <__gmon_start__@plt>
  401c00:	ret
  401c04:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c08:	add	x0, x0, #0x248
  401c0c:	adrp	x1, 418000 <tigetstr@plt+0x16470>
  401c10:	add	x1, x1, #0x248
  401c14:	cmp	x0, x1
  401c18:	b.eq	401c4c <tigetstr@plt+0xbc>  // b.none
  401c1c:	stp	x29, x30, [sp, #-32]!
  401c20:	mov	x29, sp
  401c24:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  401c28:	ldr	x0, [x0, #416]
  401c2c:	str	x0, [sp, #24]
  401c30:	mov	x1, x0
  401c34:	cbz	x1, 401c44 <tigetstr@plt+0xb4>
  401c38:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c3c:	add	x0, x0, #0x248
  401c40:	blr	x1
  401c44:	ldp	x29, x30, [sp], #32
  401c48:	ret
  401c4c:	ret
  401c50:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c54:	add	x0, x0, #0x248
  401c58:	adrp	x1, 418000 <tigetstr@plt+0x16470>
  401c5c:	add	x1, x1, #0x248
  401c60:	sub	x0, x0, x1
  401c64:	lsr	x1, x0, #63
  401c68:	add	x0, x1, x0, asr #3
  401c6c:	cmp	xzr, x0, asr #1
  401c70:	b.eq	401ca8 <tigetstr@plt+0x118>  // b.none
  401c74:	stp	x29, x30, [sp, #-32]!
  401c78:	mov	x29, sp
  401c7c:	asr	x1, x0, #1
  401c80:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  401c84:	ldr	x0, [x0, #424]
  401c88:	str	x0, [sp, #24]
  401c8c:	mov	x2, x0
  401c90:	cbz	x2, 401ca0 <tigetstr@plt+0x110>
  401c94:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401c98:	add	x0, x0, #0x248
  401c9c:	blr	x2
  401ca0:	ldp	x29, x30, [sp], #32
  401ca4:	ret
  401ca8:	ret
  401cac:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401cb0:	ldrb	w0, [x0, #624]
  401cb4:	cbnz	w0, 401cd8 <tigetstr@plt+0x148>
  401cb8:	stp	x29, x30, [sp, #-16]!
  401cbc:	mov	x29, sp
  401cc0:	bl	401c04 <tigetstr@plt+0x74>
  401cc4:	adrp	x0, 418000 <tigetstr@plt+0x16470>
  401cc8:	mov	w1, #0x1                   	// #1
  401ccc:	strb	w1, [x0, #624]
  401cd0:	ldp	x29, x30, [sp], #16
  401cd4:	ret
  401cd8:	ret
  401cdc:	stp	x29, x30, [sp, #-16]!
  401ce0:	mov	x29, sp
  401ce4:	bl	401c50 <tigetstr@plt+0xc0>
  401ce8:	ldp	x29, x30, [sp], #16
  401cec:	ret
  401cf0:	stp	x29, x30, [sp, #-48]!
  401cf4:	stp	x28, x21, [sp, #16]
  401cf8:	stp	x20, x19, [sp, #32]
  401cfc:	mov	x29, sp
  401d00:	sub	sp, sp, #0x2d0
  401d04:	mov	x19, x1
  401d08:	mov	w20, w0
  401d0c:	add	x0, sp, #0x8
  401d10:	mov	w2, #0x2c8                 	// #712
  401d14:	mov	w1, wzr
  401d18:	bl	401900 <memset@plt>
  401d1c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  401d20:	add	x1, x1, #0x5fa
  401d24:	mov	w0, #0x6                   	// #6
  401d28:	bl	401b70 <setlocale@plt>
  401d2c:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  401d30:	add	x21, x21, #0x7e8
  401d34:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401d38:	add	x1, x1, #0x7f3
  401d3c:	mov	x0, x21
  401d40:	bl	4018d0 <bindtextdomain@plt>
  401d44:	mov	x0, x21
  401d48:	bl	401970 <textdomain@plt>
  401d4c:	bl	401de0 <tigetstr@plt+0x250>
  401d50:	cmp	w20, #0x1
  401d54:	b.le	401d90 <tigetstr@plt+0x200>
  401d58:	add	x0, sp, #0x8
  401d5c:	mov	w1, w20
  401d60:	mov	x2, x19
  401d64:	bl	401dfc <tigetstr@plt+0x26c>
  401d68:	add	x0, sp, #0x8
  401d6c:	bl	4025e8 <tigetstr@plt+0xa58>
  401d70:	add	x0, sp, #0x8
  401d74:	bl	40270c <tigetstr@plt+0xb7c>
  401d78:	mov	w0, wzr
  401d7c:	add	sp, sp, #0x2d0
  401d80:	ldp	x20, x19, [sp, #32]
  401d84:	ldp	x28, x21, [sp, #16]
  401d88:	ldp	x29, x30, [sp], #48
  401d8c:	ret
  401d90:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401d94:	add	x1, x1, #0x805
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	mov	x0, xzr
  401da0:	bl	401ab0 <dcgettext@plt>
  401da4:	bl	401a50 <warnx@plt>
  401da8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401dac:	ldr	x19, [x8, #584]
  401db0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401db4:	add	x1, x1, #0x80f
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	mov	x0, xzr
  401dc0:	bl	401ab0 <dcgettext@plt>
  401dc4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401dc8:	ldr	x2, [x8, #616]
  401dcc:	mov	x1, x0
  401dd0:	mov	x0, x19
  401dd4:	bl	401b40 <fprintf@plt>
  401dd8:	mov	w0, #0x1                   	// #1
  401ddc:	bl	401790 <exit@plt>
  401de0:	stp	x29, x30, [sp, #-16]!
  401de4:	adrp	x0, 402000 <tigetstr@plt+0x470>
  401de8:	add	x0, x0, #0xef0
  401dec:	mov	x29, sp
  401df0:	bl	406178 <tigetstr@plt+0x45e8>
  401df4:	ldp	x29, x30, [sp], #16
  401df8:	ret
  401dfc:	sub	sp, sp, #0x60
  401e00:	stp	x20, x19, [sp, #80]
  401e04:	mov	x19, x2
  401e08:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  401e0c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401e10:	stp	x22, x21, [sp, #64]
  401e14:	mov	w20, w1
  401e18:	mov	x21, x0
  401e1c:	add	x2, x2, #0x5fa
  401e20:	add	x3, x3, #0x1f8
  401e24:	mov	w0, w1
  401e28:	mov	x1, x19
  401e2c:	mov	x4, xzr
  401e30:	stp	x29, x30, [sp, #16]
  401e34:	str	x25, [sp, #32]
  401e38:	stp	x24, x23, [sp, #48]
  401e3c:	add	x29, sp, #0x10
  401e40:	stp	xzr, xzr, [sp]
  401e44:	bl	401810 <getopt_long_only@plt>
  401e48:	cmn	w0, #0x1
  401e4c:	b.eq	402560 <tigetstr@plt+0x9d0>  // b.none
  401e50:	adrp	x25, 406000 <tigetstr@plt+0x4470>
  401e54:	mov	w23, w0
  401e58:	add	x24, x21, #0x2bc
  401e5c:	add	x22, x21, #0x38
  401e60:	add	x25, x25, #0x1b0
  401e64:	b	401ef0 <tigetstr@plt+0x360>
  401e68:	ldr	x8, [x24]
  401e6c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401e70:	add	x1, x1, #0x8f2
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	orr	x8, x8, #0x8000000000
  401e7c:	str	x8, [x24]
  401e80:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401e84:	ldr	x23, [x8, #592]
  401e88:	mov	x0, xzr
  401e8c:	bl	401ab0 <dcgettext@plt>
  401e90:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  401e94:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401e98:	mov	x1, x0
  401e9c:	add	x2, x2, #0x3ba
  401ea0:	add	x3, x3, #0x901
  401ea4:	mov	x0, x23
  401ea8:	mov	x4, xzr
  401eac:	bl	404c7c <tigetstr@plt+0x30ec>
  401eb0:	ldr	x8, [x24]
  401eb4:	ubfiz	w9, w0, #20, #1
  401eb8:	and	x8, x8, #0xffffffffffefffff
  401ebc:	orr	x8, x8, x9
  401ec0:	str	x8, [x24]
  401ec4:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  401ec8:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401ecc:	add	x2, x2, #0x5fa
  401ed0:	add	x3, x3, #0x1f8
  401ed4:	mov	w0, w20
  401ed8:	mov	x1, x19
  401edc:	mov	x4, xzr
  401ee0:	bl	401810 <getopt_long_only@plt>
  401ee4:	mov	w23, w0
  401ee8:	cmn	w0, #0x1
  401eec:	b.eq	402560 <tigetstr@plt+0x9d0>  // b.none
  401ef0:	mov	x1, sp
  401ef4:	mov	w0, w23
  401ef8:	bl	402fd8 <tigetstr@plt+0x1448>
  401efc:	sub	w8, w23, #0x80
  401f00:	cmp	w8, #0x23
  401f04:	b.hi	40257c <tigetstr@plt+0x9ec>  // b.pmore
  401f08:	adr	x9, 401e68 <tigetstr@plt+0x2d8>
  401f0c:	ldrh	w10, [x25, x8, lsl #1]
  401f10:	add	x9, x9, x10, lsl #2
  401f14:	br	x9
  401f18:	ldr	x8, [x24]
  401f1c:	orr	x8, x8, #0x20000000
  401f20:	str	x8, [x24]
  401f24:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401f28:	ldr	x8, [x8, #592]
  401f2c:	str	x8, [x21]
  401f30:	b	401ec4 <tigetstr@plt+0x334>
  401f34:	ldr	x8, [x24]
  401f38:	orr	x8, x8, #0x400000000000
  401f3c:	str	x8, [x24]
  401f40:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401f44:	ldr	x8, [x8, #592]
  401f48:	str	x8, [x21, #24]
  401f4c:	b	401ec4 <tigetstr@plt+0x334>
  401f50:	ldr	x8, [x24]
  401f54:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401f58:	add	x1, x1, #0x8f2
  401f5c:	mov	w2, #0x5                   	// #5
  401f60:	orr	x8, x8, #0x4000000000
  401f64:	str	x8, [x24]
  401f68:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401f6c:	ldr	x23, [x8, #592]
  401f70:	mov	x0, xzr
  401f74:	bl	401ab0 <dcgettext@plt>
  401f78:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  401f7c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  401f80:	mov	x1, x0
  401f84:	add	x2, x2, #0x3ba
  401f88:	add	x3, x3, #0x901
  401f8c:	mov	x0, x23
  401f90:	mov	x4, xzr
  401f94:	bl	404c7c <tigetstr@plt+0x30ec>
  401f98:	ldr	x8, [x24]
  401f9c:	ubfiz	w9, w0, #18, #1
  401fa0:	and	x8, x8, #0xfffffffffffbffff
  401fa4:	b	401ebc <tigetstr@plt+0x32c>
  401fa8:	ldr	x8, [x24]
  401fac:	mov	x0, x19
  401fb0:	orr	x8, x8, #0x4000000000000000
  401fb4:	str	x8, [x24]
  401fb8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401fbc:	ldr	x1, [x8, #592]
  401fc0:	bl	4036f0 <tigetstr@plt+0x1b60>
  401fc4:	str	w0, [x21, #16]
  401fc8:	b	401ec4 <tigetstr@plt+0x334>
  401fcc:	ldr	x8, [x24]
  401fd0:	orr	x8, x8, #0x80000000
  401fd4:	b	401ec0 <tigetstr@plt+0x330>
  401fd8:	ldr	x8, [x24]
  401fdc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  401fe0:	add	x1, x1, #0x8f2
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	orr	x8, x8, #0x200000000
  401fec:	str	x8, [x24]
  401ff0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  401ff4:	ldr	x23, [x8, #592]
  401ff8:	mov	x0, xzr
  401ffc:	bl	401ab0 <dcgettext@plt>
  402000:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402004:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402008:	mov	x1, x0
  40200c:	add	x2, x2, #0x3ba
  402010:	add	x3, x3, #0x901
  402014:	mov	x0, x23
  402018:	mov	x4, xzr
  40201c:	bl	404c7c <tigetstr@plt+0x30ec>
  402020:	ldr	x8, [x24]
  402024:	ubfiz	w9, w0, #16, #1
  402028:	and	x8, x8, #0xfffffffffffeffff
  40202c:	b	401ebc <tigetstr@plt+0x32c>
  402030:	ldr	x8, [x24]
  402034:	orr	x8, x8, #0x1000000000
  402038:	str	x8, [x24]
  40203c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402040:	ldr	x0, [x8, #592]
  402044:	bl	403128 <tigetstr@plt+0x1598>
  402048:	ldr	x8, [x24]
  40204c:	and	w9, w0, #0xf
  402050:	and	x8, x8, #0xfffffffffffffff0
  402054:	b	401ebc <tigetstr@plt+0x32c>
  402058:	ldr	x8, [x24]
  40205c:	mov	x0, x19
  402060:	orr	x8, x8, #0x1000000000000
  402064:	str	x8, [x24]
  402068:	bl	4031ac <tigetstr@plt+0x161c>
  40206c:	ldr	x8, [x24]
  402070:	ubfiz	w9, w0, #8, #4
  402074:	and	x8, x8, #0xfffffffffffff0ff
  402078:	b	401ebc <tigetstr@plt+0x32c>
  40207c:	ldr	x8, [x24]
  402080:	mov	x0, x19
  402084:	orr	x8, x8, #0x2000000000000
  402088:	str	x8, [x24]
  40208c:	bl	4031ac <tigetstr@plt+0x161c>
  402090:	ldr	x8, [x24]
  402094:	ubfiz	w9, w0, #12, #4
  402098:	and	x8, x8, #0xffffffffffff0fff
  40209c:	b	401ebc <tigetstr@plt+0x32c>
  4020a0:	ldr	x8, [x24]
  4020a4:	mov	x0, x19
  4020a8:	orr	x8, x8, #0x100000000000
  4020ac:	str	x8, [x24]
  4020b0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4020b4:	ldr	x1, [x8, #592]
  4020b8:	bl	403424 <tigetstr@plt+0x1894>
  4020bc:	str	w0, [x21, #8]
  4020c0:	b	401ec4 <tigetstr@plt+0x334>
  4020c4:	ldr	x8, [x24]
  4020c8:	orr	x8, x8, #0x200000000000
  4020cc:	b	402538 <tigetstr@plt+0x9a8>
  4020d0:	ldr	x8, [x24]
  4020d4:	orr	x8, x8, #0x40000000
  4020d8:	b	401ec0 <tigetstr@plt+0x330>
  4020dc:	ldr	x8, [x24]
  4020e0:	orr	x8, x8, #0x100000000
  4020e4:	b	401ec0 <tigetstr@plt+0x330>
  4020e8:	ldr	x8, [x24]
  4020ec:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4020f0:	add	x1, x1, #0x8f2
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	orr	x8, x8, #0x8000000000000
  4020fc:	str	x8, [x24]
  402100:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402104:	ldr	x23, [x8, #592]
  402108:	mov	x0, xzr
  40210c:	bl	401ab0 <dcgettext@plt>
  402110:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402114:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402118:	mov	x1, x0
  40211c:	add	x2, x2, #0x3ba
  402120:	add	x3, x3, #0x901
  402124:	mov	x0, x23
  402128:	mov	x4, xzr
  40212c:	bl	404c7c <tigetstr@plt+0x30ec>
  402130:	ldr	x8, [x24]
  402134:	ubfiz	w9, w0, #23, #1
  402138:	and	x8, x8, #0xffffffffff7fffff
  40213c:	b	401ebc <tigetstr@plt+0x32c>
  402140:	ldr	x8, [x24]
  402144:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402148:	add	x1, x1, #0x8f2
  40214c:	mov	w2, #0x5                   	// #5
  402150:	orr	x8, x8, #0x80000000000000
  402154:	str	x8, [x24]
  402158:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40215c:	ldr	x23, [x8, #592]
  402160:	mov	x0, xzr
  402164:	bl	401ab0 <dcgettext@plt>
  402168:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  40216c:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402170:	mov	x1, x0
  402174:	add	x2, x2, #0x3ba
  402178:	add	x3, x3, #0x901
  40217c:	mov	x0, x23
  402180:	mov	x4, xzr
  402184:	bl	404c7c <tigetstr@plt+0x30ec>
  402188:	ldr	x8, [x24]
  40218c:	ubfiz	w9, w0, #24, #1
  402190:	and	x8, x8, #0xfffffffffeffffff
  402194:	b	401ebc <tigetstr@plt+0x32c>
  402198:	ldr	x8, [x24]
  40219c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4021a0:	add	x1, x1, #0x8f2
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	orr	x8, x8, #0x400000000
  4021ac:	str	x8, [x24]
  4021b0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4021b4:	ldr	x23, [x8, #592]
  4021b8:	mov	x0, xzr
  4021bc:	bl	401ab0 <dcgettext@plt>
  4021c0:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  4021c4:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4021c8:	mov	x1, x0
  4021cc:	add	x2, x2, #0x3ba
  4021d0:	add	x3, x3, #0x901
  4021d4:	mov	x0, x23
  4021d8:	mov	x4, xzr
  4021dc:	bl	404c7c <tigetstr@plt+0x30ec>
  4021e0:	ldr	x8, [x24]
  4021e4:	ubfiz	w9, w0, #17, #1
  4021e8:	and	x8, x8, #0xfffffffffffdffff
  4021ec:	b	401ebc <tigetstr@plt+0x32c>
  4021f0:	ldr	x8, [x24]
  4021f4:	orr	x8, x8, #0x800000000
  4021f8:	b	401ec0 <tigetstr@plt+0x330>
  4021fc:	ldr	x8, [x24]
  402200:	orr	x8, x8, #0x2000000000
  402204:	str	x8, [x24]
  402208:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40220c:	ldr	x0, [x8, #592]
  402210:	bl	403128 <tigetstr@plt+0x1598>
  402214:	ldr	x8, [x24]
  402218:	ubfiz	w9, w0, #4, #4
  40221c:	and	x8, x8, #0xffffffffffffff0f
  402220:	b	401ebc <tigetstr@plt+0x32c>
  402224:	ldr	x8, [x24]
  402228:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40222c:	add	x1, x1, #0x8f2
  402230:	mov	w2, #0x5                   	// #5
  402234:	orr	x8, x8, #0x100000000000000
  402238:	str	x8, [x24]
  40223c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402240:	ldr	x23, [x8, #592]
  402244:	mov	x0, xzr
  402248:	bl	401ab0 <dcgettext@plt>
  40224c:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402250:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402254:	mov	x1, x0
  402258:	add	x2, x2, #0x3ba
  40225c:	add	x3, x3, #0x901
  402260:	mov	x0, x23
  402264:	mov	x4, xzr
  402268:	bl	404c7c <tigetstr@plt+0x30ec>
  40226c:	ldr	x8, [x24]
  402270:	ubfiz	w9, w0, #25, #1
  402274:	and	x8, x8, #0xfffffffffdffffff
  402278:	b	401ebc <tigetstr@plt+0x32c>
  40227c:	ldr	x8, [x24]
  402280:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402284:	add	x1, x1, #0x8f2
  402288:	mov	w2, #0x5                   	// #5
  40228c:	orr	x8, x8, #0x4000000000000
  402290:	str	x8, [x24]
  402294:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402298:	ldr	x23, [x8, #592]
  40229c:	mov	x0, xzr
  4022a0:	bl	401ab0 <dcgettext@plt>
  4022a4:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  4022a8:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4022ac:	mov	x1, x0
  4022b0:	add	x2, x2, #0x3ba
  4022b4:	add	x3, x3, #0x901
  4022b8:	mov	x0, x23
  4022bc:	mov	x4, xzr
  4022c0:	bl	404c7c <tigetstr@plt+0x30ec>
  4022c4:	ldr	x8, [x24]
  4022c8:	ubfiz	w9, w0, #19, #1
  4022cc:	and	x8, x8, #0xfffffffffff7ffff
  4022d0:	b	401ebc <tigetstr@plt+0x32c>
  4022d4:	ldr	x8, [x24]
  4022d8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4022dc:	add	x1, x1, #0x8f2
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	orr	x8, x8, #0x10000000000
  4022e8:	str	x8, [x24]
  4022ec:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4022f0:	ldr	x23, [x8, #592]
  4022f4:	mov	x0, xzr
  4022f8:	bl	401ab0 <dcgettext@plt>
  4022fc:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402300:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  402304:	mov	x1, x0
  402308:	add	x2, x2, #0x3ba
  40230c:	add	x3, x3, #0x901
  402310:	mov	x0, x23
  402314:	mov	x4, xzr
  402318:	bl	404c7c <tigetstr@plt+0x30ec>
  40231c:	ldr	x8, [x24]
  402320:	ubfiz	w9, w0, #21, #1
  402324:	and	x8, x8, #0xffffffffffdfffff
  402328:	b	401ebc <tigetstr@plt+0x32c>
  40232c:	ldr	x8, [x24]
  402330:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402334:	add	x1, x1, #0x8f2
  402338:	mov	w2, #0x5                   	// #5
  40233c:	orr	x8, x8, #0x20000000000
  402340:	str	x8, [x24]
  402344:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402348:	ldr	x23, [x8, #592]
  40234c:	mov	x0, xzr
  402350:	bl	401ab0 <dcgettext@plt>
  402354:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402358:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  40235c:	mov	x1, x0
  402360:	add	x2, x2, #0x3ba
  402364:	add	x3, x3, #0x901
  402368:	mov	x0, x23
  40236c:	mov	x4, xzr
  402370:	bl	404c7c <tigetstr@plt+0x30ec>
  402374:	ldr	x8, [x24]
  402378:	ubfiz	w9, w0, #22, #1
  40237c:	and	x8, x8, #0xffffffffffbfffff
  402380:	b	401ebc <tigetstr@plt+0x32c>
  402384:	ldr	x8, [x24]
  402388:	orr	x9, x8, #0x80000000000
  40238c:	str	x9, [x24]
  402390:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  402394:	ldr	x23, [x9, #592]
  402398:	cbz	x23, 402554 <tigetstr@plt+0x9c4>
  40239c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4023a0:	add	x1, x1, #0x8f2
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	bl	401ab0 <dcgettext@plt>
  4023b0:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4023b4:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4023b8:	mov	x1, x0
  4023bc:	add	x2, x2, #0x905
  4023c0:	add	x3, x3, #0x909
  4023c4:	mov	x0, x23
  4023c8:	mov	x4, xzr
  4023cc:	bl	404c7c <tigetstr@plt+0x30ec>
  4023d0:	ldr	x8, [x24]
  4023d4:	ubfiz	w9, w0, #27, #1
  4023d8:	and	x8, x8, #0xfffffffff7ffffff
  4023dc:	b	401ebc <tigetstr@plt+0x32c>
  4023e0:	ldr	x8, [x24]
  4023e4:	orr	x8, x8, #0x10000000000000
  4023e8:	b	40245c <tigetstr@plt+0x8cc>
  4023ec:	ldr	x8, [x24]
  4023f0:	orr	x8, x8, #0x800000000000000
  4023f4:	str	x8, [x24]
  4023f8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4023fc:	ldr	x0, [x8, #592]
  402400:	bl	4035bc <tigetstr@plt+0x1a2c>
  402404:	str	w0, [x21, #44]
  402408:	b	401ec4 <tigetstr@plt+0x334>
  40240c:	ldr	x8, [x24]
  402410:	mov	x0, x19
  402414:	orr	x8, x8, #0x1000000000000000
  402418:	str	x8, [x24]
  40241c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402420:	ldr	x1, [x8, #592]
  402424:	bl	403424 <tigetstr@plt+0x1894>
  402428:	str	w0, [x21, #48]
  40242c:	b	401ec4 <tigetstr@plt+0x334>
  402430:	ldr	x8, [x24]
  402434:	mov	x0, x19
  402438:	orr	x8, x8, #0x2000000000000000
  40243c:	str	x8, [x24]
  402440:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402444:	ldr	x1, [x8, #592]
  402448:	bl	403678 <tigetstr@plt+0x1ae8>
  40244c:	str	w0, [x21, #12]
  402450:	b	401ec4 <tigetstr@plt+0x334>
  402454:	ldr	x8, [x24]
  402458:	orr	x8, x8, #0x20000000000000
  40245c:	str	x8, [x24]
  402460:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402464:	ldr	x1, [x8, #592]
  402468:	mov	x0, x19
  40246c:	mov	x2, x22
  402470:	bl	4032b0 <tigetstr@plt+0x1720>
  402474:	b	401ec4 <tigetstr@plt+0x334>
  402478:	ldr	x8, [x24]
  40247c:	orr	x8, x8, #0x40000000000
  402480:	b	401ec0 <tigetstr@plt+0x330>
  402484:	ldr	x8, [x24]
  402488:	mov	x0, x19
  40248c:	orr	x8, x8, #0x40000000000000
  402490:	str	x8, [x24]
  402494:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402498:	ldr	x1, [x8, #592]
  40249c:	bl	4033a4 <tigetstr@plt+0x1814>
  4024a0:	str	w0, [x21, #52]
  4024a4:	b	401ec4 <tigetstr@plt+0x334>
  4024a8:	ldr	x8, [x24]
  4024ac:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4024b0:	add	x1, x1, #0x8f2
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	orr	x8, x8, #0x200000000000000
  4024bc:	str	x8, [x24]
  4024c0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4024c4:	ldr	x23, [x8, #592]
  4024c8:	mov	x0, xzr
  4024cc:	bl	401ab0 <dcgettext@plt>
  4024d0:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  4024d4:	adrp	x3, 406000 <tigetstr@plt+0x4470>
  4024d8:	mov	x1, x0
  4024dc:	add	x2, x2, #0x3ba
  4024e0:	add	x3, x3, #0x901
  4024e4:	mov	x0, x23
  4024e8:	mov	x4, xzr
  4024ec:	bl	404c7c <tigetstr@plt+0x30ec>
  4024f0:	ldr	x8, [x24]
  4024f4:	ubfiz	w9, w0, #26, #1
  4024f8:	and	x8, x8, #0xfffffffffbffffff
  4024fc:	b	401ebc <tigetstr@plt+0x32c>
  402500:	ldr	x8, [x24]
  402504:	orr	x8, x8, #0x400000000000000
  402508:	str	x8, [x24]
  40250c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402510:	ldr	x0, [x8, #592]
  402514:	bl	40354c <tigetstr@plt+0x19bc>
  402518:	str	w0, [x21, #40]
  40251c:	cbnz	w0, 401ec4 <tigetstr@plt+0x334>
  402520:	ldr	x8, [x24]
  402524:	mov	x9, #0x4000000             	// #67108864
  402528:	movk	x9, #0x200, lsl #48
  40252c:	b	401ebc <tigetstr@plt+0x32c>
  402530:	ldr	x8, [x24]
  402534:	orr	x8, x8, #0x800000000000
  402538:	str	x8, [x24]
  40253c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402540:	ldr	x1, [x8, #592]
  402544:	mov	x0, x19
  402548:	bl	4034d4 <tigetstr@plt+0x1944>
  40254c:	str	w0, [x21, #20]
  402550:	b	401ec4 <tigetstr@plt+0x334>
  402554:	mov	x9, #0x8000000             	// #134217728
  402558:	movk	x9, #0x800, lsl #32
  40255c:	b	401ebc <tigetstr@plt+0x32c>
  402560:	ldp	x20, x19, [sp, #80]
  402564:	ldp	x22, x21, [sp, #64]
  402568:	ldp	x24, x23, [sp, #48]
  40256c:	ldr	x25, [sp, #32]
  402570:	ldp	x29, x30, [sp, #16]
  402574:	add	sp, sp, #0x60
  402578:	ret
  40257c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402580:	ldr	x19, [x8, #584]
  402584:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402588:	add	x1, x1, #0x80f
  40258c:	mov	w2, #0x5                   	// #5
  402590:	mov	x0, xzr
  402594:	bl	401ab0 <dcgettext@plt>
  402598:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40259c:	ldr	x2, [x8, #616]
  4025a0:	mov	x1, x0
  4025a4:	mov	x0, x19
  4025a8:	bl	401b40 <fprintf@plt>
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	bl	401790 <exit@plt>
  4025b4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4025b8:	add	x1, x1, #0x90e
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	mov	x0, xzr
  4025c4:	bl	401ab0 <dcgettext@plt>
  4025c8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4025cc:	ldr	x1, [x8, #616]
  4025d0:	adrp	x2, 406000 <tigetstr@plt+0x4470>
  4025d4:	add	x2, x2, #0x91a
  4025d8:	bl	401af0 <printf@plt>
  4025dc:	mov	w0, wzr
  4025e0:	bl	401790 <exit@plt>
  4025e4:	bl	403734 <tigetstr@plt+0x1ba4>
  4025e8:	sub	sp, sp, #0x30
  4025ec:	stp	x29, x30, [sp, #16]
  4025f0:	stp	x20, x19, [sp, #32]
  4025f4:	ldr	x8, [x0]
  4025f8:	mov	x19, x0
  4025fc:	add	x29, sp, #0x10
  402600:	cbnz	x8, 402618 <tigetstr@plt+0xa88>
  402604:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402608:	add	x0, x0, #0x34d
  40260c:	bl	401b10 <getenv@plt>
  402610:	str	x0, [x19]
  402614:	cbz	x0, 4026f0 <tigetstr@plt+0xb60>
  402618:	ldr	x0, [x19]
  40261c:	sub	x2, x29, #0x4
  402620:	mov	w1, #0x1                   	// #1
  402624:	bl	4017b0 <setupterm@plt>
  402628:	cbz	w0, 402644 <tigetstr@plt+0xab4>
  40262c:	ldur	w8, [x29, #-4]
  402630:	cmp	w8, #0x1
  402634:	b.eq	4026ac <tigetstr@plt+0xb1c>  // b.none
  402638:	cbz	w8, 4026b8 <tigetstr@plt+0xb28>
  40263c:	cmn	w8, #0x1
  402640:	b.eq	4026dc <tigetstr@plt+0xb4c>  // b.none
  402644:	ldr	x20, [x19]
  402648:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  40264c:	add	x1, x1, #0x3b9
  402650:	mov	w2, #0x3                   	// #3
  402654:	mov	x0, x20
  402658:	bl	4018c0 <strncmp@plt>
  40265c:	cbz	w0, 402684 <tigetstr@plt+0xaf4>
  402660:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402664:	add	x1, x1, #0x7ed
  402668:	mov	w2, #0x5                   	// #5
  40266c:	mov	x0, x20
  402670:	bl	4018c0 <strncmp@plt>
  402674:	cmp	w0, #0x0
  402678:	cset	w8, eq  // eq = none
  40267c:	lsl	x8, x8, #28
  402680:	b	402688 <tigetstr@plt+0xaf8>
  402684:	mov	w8, #0x10000000            	// #268435456
  402688:	add	x9, x19, #0x2bc
  40268c:	ldr	x10, [x9]
  402690:	and	x10, x10, #0xffffffffefffffff
  402694:	orr	x8, x10, x8
  402698:	str	x8, [x9]
  40269c:	ldp	x20, x19, [sp, #32]
  4026a0:	ldp	x29, x30, [sp, #16]
  4026a4:	add	sp, sp, #0x30
  4026a8:	ret
  4026ac:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4026b0:	add	x1, x1, #0x3a4
  4026b4:	b	4026e4 <tigetstr@plt+0xb54>
  4026b8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4026bc:	add	x1, x1, #0x38a
  4026c0:	mov	w2, #0x5                   	// #5
  4026c4:	mov	x0, xzr
  4026c8:	bl	401ab0 <dcgettext@plt>
  4026cc:	ldr	x2, [x19]
  4026d0:	mov	x1, x0
  4026d4:	mov	w0, #0x1                   	// #1
  4026d8:	bl	401ad0 <errx@plt>
  4026dc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4026e0:	add	x1, x1, #0x368
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	b	4026fc <tigetstr@plt+0xb6c>
  4026f0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4026f4:	add	x1, x1, #0x352
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	bl	401ab0 <dcgettext@plt>
  402700:	mov	x1, x0
  402704:	mov	w0, #0x1                   	// #1
  402708:	bl	401ad0 <errx@plt>
  40270c:	sub	sp, sp, #0x40
  402710:	stp	x29, x30, [sp, #16]
  402714:	stp	x22, x21, [sp, #32]
  402718:	stp	x20, x19, [sp, #48]
  40271c:	ldrb	w8, [x0, #703]
  402720:	mov	x19, x0
  402724:	add	x21, x0, #0x2bc
  402728:	add	x29, sp, #0x10
  40272c:	tbz	w8, #6, 402740 <tigetstr@plt+0xbb0>
  402730:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402734:	add	x0, x0, #0x3bd
  402738:	bl	403d7c <tigetstr@plt+0x21ec>
  40273c:	bl	4017e0 <putp@plt>
  402740:	ldr	w8, [x21]
  402744:	tbz	w8, #31, 402768 <tigetstr@plt+0xbd8>
  402748:	bl	403d98 <tigetstr@plt+0x2208>
  40274c:	cbz	w0, 402768 <tigetstr@plt+0xbd8>
  402750:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402754:	add	x1, x1, #0x3c1
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, xzr
  402760:	bl	401ab0 <dcgettext@plt>
  402764:	bl	401a50 <warnx@plt>
  402768:	ldrb	w8, [x21, #4]
  40276c:	tbnz	w8, #0, 40278c <tigetstr@plt+0xbfc>
  402770:	ldr	x8, [x21]
  402774:	tbnz	x8, #33, 4027a4 <tigetstr@plt+0xc14>
  402778:	ldr	x8, [x21]
  40277c:	tbnz	x8, #34, 4027cc <tigetstr@plt+0xc3c>
  402780:	ldrb	w8, [x21, #6]
  402784:	tbnz	w8, #3, 402800 <tigetstr@plt+0xc70>
  402788:	b	402844 <tigetstr@plt+0xcb4>
  40278c:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402790:	add	x0, x0, #0x3ce
  402794:	bl	403d7c <tigetstr@plt+0x21ec>
  402798:	bl	4017e0 <putp@plt>
  40279c:	ldr	x8, [x21]
  4027a0:	tbz	x8, #33, 402778 <tigetstr@plt+0xbe8>
  4027a4:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  4027a8:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  4027ac:	add	x9, x9, #0x3d2
  4027b0:	add	x10, x10, #0x3d8
  4027b4:	tst	x8, #0x10000
  4027b8:	csel	x0, x10, x9, eq  // eq = none
  4027bc:	bl	403d7c <tigetstr@plt+0x21ec>
  4027c0:	bl	4017e0 <putp@plt>
  4027c4:	ldr	x8, [x21]
  4027c8:	tbz	x8, #34, 402780 <tigetstr@plt+0xbf0>
  4027cc:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  4027d0:	ldr	x3, [x10, #608]
  4027d4:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  4027d8:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  4027dc:	add	x9, x9, #0x3de
  4027e0:	add	x10, x10, #0x3e4
  4027e4:	tst	x8, #0x20000
  4027e8:	csel	x0, x10, x9, eq  // eq = none
  4027ec:	mov	w1, #0x5                   	// #5
  4027f0:	mov	w2, #0x1                   	// #1
  4027f4:	bl	401a20 <fwrite@plt>
  4027f8:	ldrb	w8, [x21, #6]
  4027fc:	tbz	w8, #3, 402844 <tigetstr@plt+0xcb4>
  402800:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402804:	add	x1, x1, #0x3ea
  402808:	mov	x0, x19
  40280c:	bl	403f2c <tigetstr@plt+0x239c>
  402810:	cbz	w0, 402844 <tigetstr@plt+0xcb4>
  402814:	ldr	x8, [x21]
  402818:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  40281c:	ldr	x3, [x10, #608]
  402820:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  402824:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  402828:	add	x9, x9, #0x3f3
  40282c:	add	x10, x10, #0x3f9
  402830:	tst	x8, #0x800000
  402834:	csel	x0, x10, x9, eq  // eq = none
  402838:	mov	w1, #0x5                   	// #5
  40283c:	mov	w2, #0x1                   	// #1
  402840:	bl	401a20 <fwrite@plt>
  402844:	ldrb	w8, [x21, #6]
  402848:	tbz	w8, #7, 402890 <tigetstr@plt+0xd00>
  40284c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402850:	add	x1, x1, #0x3ff
  402854:	mov	x0, x19
  402858:	bl	403f2c <tigetstr@plt+0x239c>
  40285c:	cbz	w0, 402890 <tigetstr@plt+0xd00>
  402860:	ldr	x8, [x21]
  402864:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  402868:	ldr	x3, [x10, #608]
  40286c:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  402870:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  402874:	add	x9, x9, #0x40f
  402878:	add	x10, x10, #0x415
  40287c:	tst	x8, #0x1000000
  402880:	csel	x0, x10, x9, eq  // eq = none
  402884:	mov	w1, #0x5                   	// #5
  402888:	mov	w2, #0x1                   	// #1
  40288c:	bl	401a20 <fwrite@plt>
  402890:	ldrb	w8, [x21, #4]
  402894:	tbnz	w8, #3, 4028b4 <tigetstr@plt+0xd24>
  402898:	ldr	x8, [x21]
  40289c:	tbnz	x8, #36, 4028f4 <tigetstr@plt+0xd64>
  4028a0:	ldr	x8, [x21]
  4028a4:	tbnz	x8, #37, 402918 <tigetstr@plt+0xd88>
  4028a8:	ldrb	w8, [x21, #6]
  4028ac:	tbnz	w8, #0, 40293c <tigetstr@plt+0xdac>
  4028b0:	b	402964 <tigetstr@plt+0xdd4>
  4028b4:	mov	x0, x19
  4028b8:	mov	x1, xzr
  4028bc:	bl	403f2c <tigetstr@plt+0x239c>
  4028c0:	cbz	w0, 4028dc <tigetstr@plt+0xd4c>
  4028c4:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  4028c8:	add	x0, x0, #0x41b
  4028cc:	bl	401af0 <printf@plt>
  4028d0:	ldr	x8, [x21]
  4028d4:	tbz	x8, #36, 4028a0 <tigetstr@plt+0xd10>
  4028d8:	b	4028f4 <tigetstr@plt+0xd64>
  4028dc:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  4028e0:	add	x0, x0, #0x420
  4028e4:	bl	403d7c <tigetstr@plt+0x21ec>
  4028e8:	bl	4017e0 <putp@plt>
  4028ec:	ldr	x8, [x21]
  4028f0:	tbz	x8, #36, 4028a0 <tigetstr@plt+0xd10>
  4028f4:	mov	w1, #0x30                  	// #48
  4028f8:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  4028fc:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402900:	bfxil	w1, w8, #0, #4
  402904:	add	x0, x0, #0x425
  402908:	add	x2, x2, #0x41e
  40290c:	bl	401af0 <printf@plt>
  402910:	ldr	x8, [x21]
  402914:	tbz	x8, #37, 4028a8 <tigetstr@plt+0xd18>
  402918:	mov	w1, #0x30                  	// #48
  40291c:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402920:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  402924:	bfxil	w1, w8, #4, #4
  402928:	add	x0, x0, #0x42d
  40292c:	add	x2, x2, #0x41e
  402930:	bl	401af0 <printf@plt>
  402934:	ldrb	w8, [x21, #6]
  402938:	tbz	w8, #0, 402964 <tigetstr@plt+0xdd4>
  40293c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402940:	add	x1, x1, #0x435
  402944:	mov	x0, x19
  402948:	bl	403f2c <tigetstr@plt+0x239c>
  40294c:	cbz	w0, 402964 <tigetstr@plt+0xdd4>
  402950:	ldr	w8, [x21]
  402954:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402958:	add	x0, x0, #0x43f
  40295c:	ubfx	w1, w8, #8, #4
  402960:	bl	401af0 <printf@plt>
  402964:	ldr	x8, [x21]
  402968:	tbnz	x8, #49, 4029a8 <tigetstr@plt+0xe18>
  40296c:	ldr	x8, [x21]
  402970:	tbnz	x8, #56, 4029c0 <tigetstr@plt+0xe30>
  402974:	ldr	x8, [x21]
  402978:	tbnz	x8, #38, 4029f4 <tigetstr@plt+0xe64>
  40297c:	ldr	x8, [x21]
  402980:	tbnz	x8, #50, 402a54 <tigetstr@plt+0xec4>
  402984:	ldr	x8, [x21]
  402988:	tbnz	x8, #39, 402ab4 <tigetstr@plt+0xf24>
  40298c:	ldr	x8, [x21]
  402990:	tbnz	x8, #40, 402b14 <tigetstr@plt+0xf84>
  402994:	ldr	x8, [x21]
  402998:	tbnz	x8, #41, 402b74 <tigetstr@plt+0xfe4>
  40299c:	ldrb	w8, [x21, #5]
  4029a0:	tbnz	w8, #2, 402b9c <tigetstr@plt+0x100c>
  4029a4:	b	402bcc <tigetstr@plt+0x103c>
  4029a8:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  4029ac:	ubfx	w1, w8, #12, #4
  4029b0:	add	x0, x0, #0x447
  4029b4:	bl	401af0 <printf@plt>
  4029b8:	ldr	x8, [x21]
  4029bc:	tbz	x8, #56, 402974 <tigetstr@plt+0xde4>
  4029c0:	adrp	x10, 418000 <tigetstr@plt+0x16470>
  4029c4:	ldr	x3, [x10, #608]
  4029c8:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  4029cc:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  4029d0:	add	x9, x9, #0x44f
  4029d4:	add	x10, x10, #0x455
  4029d8:	tst	x8, #0x2000000
  4029dc:	csel	x0, x10, x9, eq  // eq = none
  4029e0:	mov	w1, #0x5                   	// #5
  4029e4:	mov	w2, #0x1                   	// #1
  4029e8:	bl	401a20 <fwrite@plt>
  4029ec:	ldr	x8, [x21]
  4029f0:	tbz	x8, #38, 40297c <tigetstr@plt+0xdec>
  4029f4:	tbnz	w8, #18, 402a30 <tigetstr@plt+0xea0>
  4029f8:	mov	x0, x19
  4029fc:	mov	x1, xzr
  402a00:	bl	403f2c <tigetstr@plt+0x239c>
  402a04:	cbz	w0, 402a3c <tigetstr@plt+0xeac>
  402a08:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402a0c:	ldr	x3, [x8, #608]
  402a10:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402a14:	add	x0, x0, #0x45b
  402a18:	mov	w1, #0x5                   	// #5
  402a1c:	mov	w2, #0x1                   	// #1
  402a20:	bl	401a20 <fwrite@plt>
  402a24:	ldr	x8, [x21]
  402a28:	tbz	x8, #50, 402984 <tigetstr@plt+0xdf4>
  402a2c:	b	402a54 <tigetstr@plt+0xec4>
  402a30:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402a34:	add	x0, x0, #0x8a3
  402a38:	b	402a44 <tigetstr@plt+0xeb4>
  402a3c:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402a40:	add	x0, x0, #0x420
  402a44:	bl	403d7c <tigetstr@plt+0x21ec>
  402a48:	bl	4017e0 <putp@plt>
  402a4c:	ldr	x8, [x21]
  402a50:	tbz	x8, #50, 402984 <tigetstr@plt+0xdf4>
  402a54:	tbnz	w8, #19, 402a90 <tigetstr@plt+0xf00>
  402a58:	mov	x0, x19
  402a5c:	mov	x1, xzr
  402a60:	bl	403f2c <tigetstr@plt+0x239c>
  402a64:	cbz	w0, 402a9c <tigetstr@plt+0xf0c>
  402a68:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402a6c:	ldr	x3, [x8, #608]
  402a70:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402a74:	add	x0, x0, #0x45b
  402a78:	mov	w1, #0x5                   	// #5
  402a7c:	mov	w2, #0x1                   	// #1
  402a80:	bl	401a20 <fwrite@plt>
  402a84:	ldr	x8, [x21]
  402a88:	tbz	x8, #39, 40298c <tigetstr@plt+0xdfc>
  402a8c:	b	402ab4 <tigetstr@plt+0xf24>
  402a90:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402a94:	add	x0, x0, #0x461
  402a98:	b	402aa4 <tigetstr@plt+0xf14>
  402a9c:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402aa0:	add	x0, x0, #0x420
  402aa4:	bl	403d7c <tigetstr@plt+0x21ec>
  402aa8:	bl	4017e0 <putp@plt>
  402aac:	ldr	x8, [x21]
  402ab0:	tbz	x8, #39, 40298c <tigetstr@plt+0xdfc>
  402ab4:	tbnz	w8, #20, 402af0 <tigetstr@plt+0xf60>
  402ab8:	mov	x0, x19
  402abc:	mov	x1, xzr
  402ac0:	bl	403f2c <tigetstr@plt+0x239c>
  402ac4:	cbz	w0, 402afc <tigetstr@plt+0xf6c>
  402ac8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402acc:	ldr	x3, [x8, #608]
  402ad0:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402ad4:	add	x0, x0, #0x465
  402ad8:	mov	w1, #0x5                   	// #5
  402adc:	mov	w2, #0x1                   	// #1
  402ae0:	bl	401a20 <fwrite@plt>
  402ae4:	ldr	x8, [x21]
  402ae8:	tbz	x8, #40, 402994 <tigetstr@plt+0xe04>
  402aec:	b	402b14 <tigetstr@plt+0xf84>
  402af0:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  402af4:	add	x0, x0, #0x8b4
  402af8:	b	402b04 <tigetstr@plt+0xf74>
  402afc:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402b00:	add	x0, x0, #0x420
  402b04:	bl	403d7c <tigetstr@plt+0x21ec>
  402b08:	bl	4017e0 <putp@plt>
  402b0c:	ldr	x8, [x21]
  402b10:	tbz	x8, #40, 402994 <tigetstr@plt+0xe04>
  402b14:	tbnz	w8, #21, 402b50 <tigetstr@plt+0xfc0>
  402b18:	mov	x0, x19
  402b1c:	mov	x1, xzr
  402b20:	bl	403f2c <tigetstr@plt+0x239c>
  402b24:	cbz	w0, 402b5c <tigetstr@plt+0xfcc>
  402b28:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402b2c:	ldr	x3, [x8, #608]
  402b30:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402b34:	add	x0, x0, #0x46f
  402b38:	mov	w1, #0x5                   	// #5
  402b3c:	mov	w2, #0x1                   	// #1
  402b40:	bl	401a20 <fwrite@plt>
  402b44:	ldr	x8, [x21]
  402b48:	tbz	x8, #41, 40299c <tigetstr@plt+0xe0c>
  402b4c:	b	402b74 <tigetstr@plt+0xfe4>
  402b50:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402b54:	add	x0, x0, #0x46b
  402b58:	b	402b64 <tigetstr@plt+0xfd4>
  402b5c:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402b60:	add	x0, x0, #0x420
  402b64:	bl	403d7c <tigetstr@plt+0x21ec>
  402b68:	bl	4017e0 <putp@plt>
  402b6c:	ldr	x8, [x21]
  402b70:	tbz	x8, #41, 40299c <tigetstr@plt+0xe0c>
  402b74:	adrp	x9, 407000 <tigetstr@plt+0x5470>
  402b78:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  402b7c:	add	x9, x9, #0x475
  402b80:	add	x10, x10, #0x47a
  402b84:	tst	x8, #0x400000
  402b88:	csel	x0, x10, x9, eq  // eq = none
  402b8c:	bl	403d7c <tigetstr@plt+0x21ec>
  402b90:	bl	4017e0 <putp@plt>
  402b94:	ldrb	w8, [x21, #5]
  402b98:	tbz	w8, #2, 402bcc <tigetstr@plt+0x103c>
  402b9c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402ba0:	add	x1, x1, #0x47f
  402ba4:	mov	x0, x19
  402ba8:	bl	403f2c <tigetstr@plt+0x239c>
  402bac:	cbz	w0, 402bcc <tigetstr@plt+0x103c>
  402bb0:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402bb4:	ldr	x3, [x8, #608]
  402bb8:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402bbc:	add	x0, x0, #0x487
  402bc0:	mov	w1, #0x4                   	// #4
  402bc4:	mov	w2, #0x1                   	// #1
  402bc8:	bl	401a20 <fwrite@plt>
  402bcc:	ldr	x8, [x21]
  402bd0:	tbnz	x8, #43, 402be8 <tigetstr@plt+0x1058>
  402bd4:	ldrb	w8, [x21, #6]
  402bd8:	tbnz	w8, #4, 402c10 <tigetstr@plt+0x1080>
  402bdc:	ldrb	w8, [x21, #6]
  402be0:	tbnz	w8, #5, 402c68 <tigetstr@plt+0x10d8>
  402be4:	b	402cdc <tigetstr@plt+0x114c>
  402be8:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  402bec:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  402bf0:	add	x9, x9, #0x8cc
  402bf4:	add	x10, x10, #0x58b
  402bf8:	tst	x8, #0x8000000
  402bfc:	csel	x0, x10, x9, eq  // eq = none
  402c00:	bl	403d7c <tigetstr@plt+0x21ec>
  402c04:	bl	4017e0 <putp@plt>
  402c08:	ldrb	w8, [x21, #6]
  402c0c:	tbz	w8, #4, 402bdc <tigetstr@plt+0x104c>
  402c10:	ldr	w8, [x19, #56]
  402c14:	cmn	w8, #0x1
  402c18:	b.eq	402c5c <tigetstr@plt+0x10cc>  // b.none
  402c1c:	ldr	w1, [x19, #56]
  402c20:	cmp	w1, #0x1
  402c24:	b.lt	402c48 <tigetstr@plt+0x10b8>  // b.tstop
  402c28:	adrp	x20, 407000 <tigetstr@plt+0x5470>
  402c2c:	add	x22, x19, #0x3c
  402c30:	add	x20, x20, #0x48c
  402c34:	mov	x0, x20
  402c38:	bl	401af0 <printf@plt>
  402c3c:	ldr	w1, [x22], #4
  402c40:	cmp	w1, #0x0
  402c44:	b.gt	402c34 <tigetstr@plt+0x10a4>
  402c48:	mov	w0, #0xd                   	// #13
  402c4c:	bl	401b20 <putchar@plt>
  402c50:	ldrb	w8, [x21, #6]
  402c54:	tbnz	w8, #5, 402c68 <tigetstr@plt+0x10d8>
  402c58:	b	402cdc <tigetstr@plt+0x114c>
  402c5c:	bl	403f8c <tigetstr@plt+0x23fc>
  402c60:	ldrb	w8, [x21, #6]
  402c64:	tbz	w8, #5, 402cdc <tigetstr@plt+0x114c>
  402c68:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402c6c:	add	x1, x1, #0x494
  402c70:	mov	x0, x19
  402c74:	bl	403f2c <tigetstr@plt+0x239c>
  402c78:	cbz	w0, 402cdc <tigetstr@plt+0x114c>
  402c7c:	ldr	w8, [x19, #56]
  402c80:	cmn	w8, #0x1
  402c84:	b.eq	402cb8 <tigetstr@plt+0x1128>  // b.none
  402c88:	ldr	w1, [x19, #56]
  402c8c:	cmp	w1, #0x1
  402c90:	b.lt	402cd4 <tigetstr@plt+0x1144>  // b.tstop
  402c94:	adrp	x20, 407000 <tigetstr@plt+0x5470>
  402c98:	add	x22, x19, #0x3c
  402c9c:	add	x20, x20, #0x4a3
  402ca0:	mov	x0, x20
  402ca4:	bl	401af0 <printf@plt>
  402ca8:	ldr	w1, [x22], #4
  402cac:	cmp	w1, #0x0
  402cb0:	b.gt	402ca0 <tigetstr@plt+0x1110>
  402cb4:	b	402cd4 <tigetstr@plt+0x1144>
  402cb8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402cbc:	ldr	x3, [x8, #608]
  402cc0:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402cc4:	add	x0, x0, #0x49e
  402cc8:	mov	w1, #0x4                   	// #4
  402ccc:	mov	w2, #0x1                   	// #1
  402cd0:	bl	401a20 <fwrite@plt>
  402cd4:	mov	w0, #0xd                   	// #13
  402cd8:	bl	401b20 <putchar@plt>
  402cdc:	ldrb	w8, [x21, #6]
  402ce0:	tbz	w8, #6, 402d50 <tigetstr@plt+0x11c0>
  402ce4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402ce8:	add	x1, x1, #0x4ac
  402cec:	mov	x0, x19
  402cf0:	bl	403f2c <tigetstr@plt+0x239c>
  402cf4:	cbz	w0, 402d50 <tigetstr@plt+0x11c0>
  402cf8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402cfc:	ldr	x3, [x8, #608]
  402d00:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402d04:	add	x0, x0, #0x4b6
  402d08:	mov	w1, #0x5                   	// #5
  402d0c:	mov	w2, #0x1                   	// #1
  402d10:	bl	401a20 <fwrite@plt>
  402d14:	ldr	w8, [x19, #52]
  402d18:	cmp	w8, #0x9f
  402d1c:	b.gt	402d48 <tigetstr@plt+0x11b8>
  402d20:	adrp	x20, 407000 <tigetstr@plt+0x5470>
  402d24:	add	w22, w8, #0x1
  402d28:	add	x20, x20, #0x4bc
  402d2c:	ldr	w1, [x19, #52]
  402d30:	mov	x0, x20
  402d34:	bl	401af0 <printf@plt>
  402d38:	ldr	w8, [x19, #52]
  402d3c:	add	w22, w8, w22
  402d40:	cmp	w22, #0xa1
  402d44:	b.lt	402d2c <tigetstr@plt+0x119c>  // b.tstop
  402d48:	mov	w0, #0xd                   	// #13
  402d4c:	bl	401b20 <putchar@plt>
  402d50:	ldrb	w8, [x21, #5]
  402d54:	tbz	w8, #4, 402d74 <tigetstr@plt+0x11e4>
  402d58:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402d5c:	add	x1, x1, #0x4c4
  402d60:	mov	x0, x19
  402d64:	bl	403f2c <tigetstr@plt+0x239c>
  402d68:	cbz	w0, 402d74 <tigetstr@plt+0x11e4>
  402d6c:	mov	x0, x19
  402d70:	bl	40407c <tigetstr@plt+0x24ec>
  402d74:	ldrb	w8, [x21, #7]
  402d78:	tbz	w8, #3, 402db8 <tigetstr@plt+0x1228>
  402d7c:	mov	w8, #0xa                   	// #10
  402d80:	sturb	w8, [x29, #-4]
  402d84:	ldr	w8, [x19, #44]
  402d88:	sub	x2, x29, #0x4
  402d8c:	mov	w1, #0x541c                	// #21532
  402d90:	mov	w0, wzr
  402d94:	sturb	w8, [x29, #-3]
  402d98:	bl	401b60 <ioctl@plt>
  402d9c:	cbz	w0, 402db8 <tigetstr@plt+0x1228>
  402da0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402da4:	add	x1, x1, #0x4cc
  402da8:	mov	w2, #0x5                   	// #5
  402dac:	mov	x0, xzr
  402db0:	bl	401ab0 <dcgettext@plt>
  402db4:	bl	401990 <warn@plt>
  402db8:	ldrb	w8, [x21, #7]
  402dbc:	tbz	w8, #4, 402dd0 <tigetstr@plt+0x1240>
  402dc0:	ldr	w1, [x19, #48]
  402dc4:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402dc8:	add	x0, x0, #0x4ea
  402dcc:	bl	401af0 <printf@plt>
  402dd0:	ldrb	w8, [x21, #5]
  402dd4:	mov	w9, #0xa0                  	// #160
  402dd8:	tst	w8, w9
  402ddc:	b.eq	402de8 <tigetstr@plt+0x1258>  // b.none
  402de0:	mov	x0, x19
  402de4:	bl	40415c <tigetstr@plt+0x25cc>
  402de8:	ldrb	w8, [x21, #7]
  402dec:	tbz	w8, #1, 402e3c <tigetstr@plt+0x12ac>
  402df0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402df4:	add	x1, x1, #0x4f3
  402df8:	mov	x0, x19
  402dfc:	bl	403f2c <tigetstr@plt+0x239c>
  402e00:	cbz	w0, 402e3c <tigetstr@plt+0x12ac>
  402e04:	ldr	x8, [x21]
  402e08:	mov	x1, xzr
  402e0c:	mov	w2, wzr
  402e10:	tst	x8, #0x4000000
  402e14:	mov	w8, #0x6                   	// #6
  402e18:	cinc	w0, w8, ne  // ne = any
  402e1c:	bl	401870 <klogctl@plt>
  402e20:	cbz	w0, 402e3c <tigetstr@plt+0x12ac>
  402e24:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402e28:	add	x1, x1, #0x4f9
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	mov	x0, xzr
  402e34:	bl	401ab0 <dcgettext@plt>
  402e38:	bl	401990 <warn@plt>
  402e3c:	ldr	w8, [x19, #40]
  402e40:	cbz	w8, 402e84 <tigetstr@plt+0x12f4>
  402e44:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402e48:	add	x1, x1, #0x507
  402e4c:	mov	x0, x19
  402e50:	bl	403f2c <tigetstr@plt+0x239c>
  402e54:	cbz	w0, 402e84 <tigetstr@plt+0x12f4>
  402e58:	ldr	w2, [x19, #40]
  402e5c:	mov	w0, #0x8                   	// #8
  402e60:	mov	x1, xzr
  402e64:	bl	401870 <klogctl@plt>
  402e68:	cbz	w0, 402e84 <tigetstr@plt+0x12f4>
  402e6c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402e70:	add	x1, x1, #0x4f9
  402e74:	mov	w2, #0x5                   	// #5
  402e78:	mov	x0, xzr
  402e7c:	bl	401ab0 <dcgettext@plt>
  402e80:	bl	401990 <warn@plt>
  402e84:	ldrb	w8, [x21, #7]
  402e88:	tbz	w8, #5, 402eb0 <tigetstr@plt+0x1320>
  402e8c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402e90:	add	x1, x1, #0x512
  402e94:	mov	x0, x19
  402e98:	bl	403f2c <tigetstr@plt+0x239c>
  402e9c:	cbz	w0, 402eb0 <tigetstr@plt+0x1320>
  402ea0:	ldr	w1, [x19, #12]
  402ea4:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402ea8:	add	x0, x0, #0x51c
  402eac:	bl	401af0 <printf@plt>
  402eb0:	ldrb	w8, [x21, #7]
  402eb4:	tbz	w8, #6, 402edc <tigetstr@plt+0x134c>
  402eb8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  402ebc:	add	x1, x1, #0x525
  402ec0:	mov	x0, x19
  402ec4:	bl	403f2c <tigetstr@plt+0x239c>
  402ec8:	cbz	w0, 402edc <tigetstr@plt+0x134c>
  402ecc:	ldr	w1, [x19, #16]
  402ed0:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  402ed4:	add	x0, x0, #0x52d
  402ed8:	bl	401af0 <printf@plt>
  402edc:	ldp	x20, x19, [sp, #48]
  402ee0:	ldp	x22, x21, [sp, #32]
  402ee4:	ldp	x29, x30, [sp, #16]
  402ee8:	add	sp, sp, #0x40
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-32]!
  402ef4:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402ef8:	ldr	x0, [x8, #608]
  402efc:	str	x19, [sp, #16]
  402f00:	mov	x29, sp
  402f04:	bl	402f6c <tigetstr@plt+0x13dc>
  402f08:	cbz	w0, 402f1c <tigetstr@plt+0x138c>
  402f0c:	bl	401b00 <__errno_location@plt>
  402f10:	ldr	w8, [x0]
  402f14:	cmp	w8, #0x20
  402f18:	b.ne	402f38 <tigetstr@plt+0x13a8>  // b.any
  402f1c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  402f20:	ldr	x0, [x8, #584]
  402f24:	bl	402f6c <tigetstr@plt+0x13dc>
  402f28:	cbnz	w0, 402f58 <tigetstr@plt+0x13c8>
  402f2c:	ldr	x19, [sp, #16]
  402f30:	ldp	x29, x30, [sp], #32
  402f34:	ret
  402f38:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  402f3c:	add	x1, x1, #0x836
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	mov	x0, xzr
  402f48:	mov	w19, w8
  402f4c:	bl	401ab0 <dcgettext@plt>
  402f50:	cbnz	w19, 402f60 <tigetstr@plt+0x13d0>
  402f54:	bl	401a50 <warnx@plt>
  402f58:	mov	w0, #0x1                   	// #1
  402f5c:	bl	401750 <_exit@plt>
  402f60:	bl	401990 <warn@plt>
  402f64:	mov	w0, #0x1                   	// #1
  402f68:	bl	401750 <_exit@plt>
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	stp	x20, x19, [sp, #16]
  402f74:	mov	x29, sp
  402f78:	mov	x20, x0
  402f7c:	bl	401b00 <__errno_location@plt>
  402f80:	mov	x19, x0
  402f84:	str	wzr, [x0]
  402f88:	mov	x0, x20
  402f8c:	bl	401b80 <ferror@plt>
  402f90:	cbnz	w0, 402fa0 <tigetstr@plt+0x1410>
  402f94:	mov	x0, x20
  402f98:	bl	401a40 <fflush@plt>
  402f9c:	cbz	w0, 402fb8 <tigetstr@plt+0x1428>
  402fa0:	ldr	w8, [x19]
  402fa4:	cmp	w8, #0x9
  402fa8:	csetm	w0, ne  // ne = any
  402fac:	ldp	x20, x19, [sp, #16]
  402fb0:	ldp	x29, x30, [sp], #32
  402fb4:	ret
  402fb8:	mov	x0, x20
  402fbc:	bl	401860 <fileno@plt>
  402fc0:	tbnz	w0, #31, 402fa0 <tigetstr@plt+0x1410>
  402fc4:	bl	4017a0 <dup@plt>
  402fc8:	tbnz	w0, #31, 402fa0 <tigetstr@plt+0x1410>
  402fcc:	bl	401920 <close@plt>
  402fd0:	cbnz	w0, 402fa0 <tigetstr@plt+0x1410>
  402fd4:	b	402fac <tigetstr@plt+0x141c>
  402fd8:	stp	x29, x30, [sp, #-64]!
  402fdc:	cmp	w0, #0x88
  402fe0:	stp	x24, x23, [sp, #16]
  402fe4:	stp	x22, x21, [sp, #32]
  402fe8:	stp	x20, x19, [sp, #48]
  402fec:	mov	x29, sp
  402ff0:	b.ge	403008 <tigetstr@plt+0x1478>  // b.tcont
  402ff4:	ldp	x20, x19, [sp, #48]
  402ff8:	ldp	x22, x21, [sp, #32]
  402ffc:	ldp	x24, x23, [sp, #16]
  403000:	ldp	x29, x30, [sp], #64
  403004:	ret
  403008:	adrp	x20, 406000 <tigetstr@plt+0x4470>
  40300c:	mov	x8, xzr
  403010:	add	x20, x20, #0x698
  403014:	ldr	w9, [x20]
  403018:	cbz	w9, 403058 <tigetstr@plt+0x14c8>
  40301c:	cmp	w9, w0
  403020:	b.gt	403058 <tigetstr@plt+0x14c8>
  403024:	mov	w10, #0x4                   	// #4
  403028:	cmp	w9, w0
  40302c:	b.eq	403048 <tigetstr@plt+0x14b8>  // b.none
  403030:	ldr	w9, [x20, x10]
  403034:	cbz	w9, 403058 <tigetstr@plt+0x14c8>
  403038:	cmp	w9, w0
  40303c:	add	x10, x10, #0x4
  403040:	b.le	403028 <tigetstr@plt+0x1498>
  403044:	b	403058 <tigetstr@plt+0x14c8>
  403048:	ldr	w9, [x1, x8, lsl #2]
  40304c:	cbz	w9, 403070 <tigetstr@plt+0x14e0>
  403050:	cmp	w9, w0
  403054:	b.ne	403080 <tigetstr@plt+0x14f0>  // b.any
  403058:	ldr	w9, [x20, #64]!
  40305c:	cbz	w9, 402ff4 <tigetstr@plt+0x1464>
  403060:	cmp	w9, w0
  403064:	add	x8, x8, #0x1
  403068:	b.le	403014 <tigetstr@plt+0x1484>
  40306c:	b	402ff4 <tigetstr@plt+0x1464>
  403070:	str	w0, [x1, x8, lsl #2]
  403074:	ldr	w9, [x20, #64]!
  403078:	cbnz	w9, 403060 <tigetstr@plt+0x14d0>
  40307c:	b	402ff4 <tigetstr@plt+0x1464>
  403080:	adrp	x22, 418000 <tigetstr@plt+0x16470>
  403084:	ldr	x19, [x22, #584]
  403088:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40308c:	add	x1, x1, #0x92c
  403090:	mov	w2, #0x5                   	// #5
  403094:	mov	x0, xzr
  403098:	bl	401ab0 <dcgettext@plt>
  40309c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  4030a0:	ldr	x2, [x8, #616]
  4030a4:	mov	x1, x0
  4030a8:	mov	x0, x19
  4030ac:	bl	401b40 <fprintf@plt>
  4030b0:	adrp	x19, 406000 <tigetstr@plt+0x4470>
  4030b4:	adrp	x23, 406000 <tigetstr@plt+0x4470>
  4030b8:	mov	x24, xzr
  4030bc:	add	x19, x19, #0x954
  4030c0:	add	x23, x23, #0x94e
  4030c4:	ldr	w21, [x20, x24]
  4030c8:	cbz	w21, 403114 <tigetstr@plt+0x1584>
  4030cc:	mov	w0, w21
  4030d0:	bl	403c9c <tigetstr@plt+0x210c>
  4030d4:	cbnz	x0, 4030f8 <tigetstr@plt+0x1568>
  4030d8:	mov	w0, w21
  4030dc:	bl	403cd8 <tigetstr@plt+0x2148>
  4030e0:	cbz	w0, 403108 <tigetstr@plt+0x1578>
  4030e4:	ldr	x0, [x22, #584]
  4030e8:	mov	x1, x19
  4030ec:	mov	w2, w21
  4030f0:	bl	401b40 <fprintf@plt>
  4030f4:	b	403108 <tigetstr@plt+0x1578>
  4030f8:	mov	x2, x0
  4030fc:	ldr	x0, [x22, #584]
  403100:	mov	x1, x23
  403104:	bl	401b40 <fprintf@plt>
  403108:	add	x24, x24, #0x4
  40310c:	cmp	x24, #0x3c
  403110:	b.ne	4030c4 <tigetstr@plt+0x1534>  // b.any
  403114:	ldr	x1, [x22, #584]
  403118:	mov	w0, #0xa                   	// #10
  40311c:	bl	401800 <fputc@plt>
  403120:	mov	w0, #0x1                   	// #1
  403124:	bl	401790 <exit@plt>
  403128:	stp	x29, x30, [sp, #-32]!
  40312c:	str	x19, [sp, #16]
  403130:	mov	x29, sp
  403134:	mov	x19, x0
  403138:	bl	403ce8 <tigetstr@plt+0x2158>
  40313c:	tbz	w0, #31, 403160 <tigetstr@plt+0x15d0>
  403140:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403144:	add	x1, x1, #0x8f2
  403148:	mov	w2, #0x5                   	// #5
  40314c:	mov	x0, xzr
  403150:	bl	401ab0 <dcgettext@plt>
  403154:	mov	x1, x0
  403158:	mov	x0, x19
  40315c:	bl	404e24 <tigetstr@plt+0x3294>
  403160:	tbnz	w0, #31, 403180 <tigetstr@plt+0x15f0>
  403164:	cmp	w0, #0x9
  403168:	b.hi	403180 <tigetstr@plt+0x15f0>  // b.pmore
  40316c:	cmp	w0, #0x8
  403170:	b.eq	403180 <tigetstr@plt+0x15f0>  // b.none
  403174:	ldr	x19, [sp, #16]
  403178:	ldp	x29, x30, [sp], #32
  40317c:	ret
  403180:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403184:	add	x1, x1, #0x8f2
  403188:	mov	w2, #0x5                   	// #5
  40318c:	mov	x0, xzr
  403190:	bl	401ab0 <dcgettext@plt>
  403194:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403198:	mov	x2, x0
  40319c:	add	x1, x1, #0x959
  4031a0:	mov	w0, #0x1                   	// #1
  4031a4:	mov	x3, x19
  4031a8:	bl	401ad0 <errx@plt>
  4031ac:	stp	x29, x30, [sp, #-48]!
  4031b0:	stp	x22, x21, [sp, #16]
  4031b4:	adrp	x21, 418000 <tigetstr@plt+0x16470>
  4031b8:	ldrsw	x22, [x21, #600]
  4031bc:	stp	x20, x19, [sp, #32]
  4031c0:	mov	x20, x0
  4031c4:	mov	x29, sp
  4031c8:	ldr	x19, [x0, x22, lsl #3]
  4031cc:	cbz	x19, 4031e8 <tigetstr@plt+0x1658>
  4031d0:	sub	w8, w22, #0x1
  4031d4:	ldr	x0, [x20, w8, sxtw #3]
  4031d8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4031dc:	add	x1, x1, #0x8ad
  4031e0:	bl	401980 <strcmp@plt>
  4031e4:	cbz	w0, 4031f8 <tigetstr@plt+0x1668>
  4031e8:	sub	w8, w22, #0x1
  4031ec:	ldr	x19, [x20, w8, sxtw #3]
  4031f0:	mov	w20, wzr
  4031f4:	b	403204 <tigetstr@plt+0x1674>
  4031f8:	add	w8, w22, #0x1
  4031fc:	str	w8, [x21, #600]
  403200:	mov	w20, #0x1                   	// #1
  403204:	mov	x0, x19
  403208:	bl	403ce8 <tigetstr@plt+0x2158>
  40320c:	tbz	w0, #31, 403230 <tigetstr@plt+0x16a0>
  403210:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403214:	add	x1, x1, #0x8f2
  403218:	mov	w2, #0x5                   	// #5
  40321c:	mov	x0, xzr
  403220:	bl	401ab0 <dcgettext@plt>
  403224:	mov	x1, x0
  403228:	mov	x0, x19
  40322c:	bl	404e24 <tigetstr@plt+0x3294>
  403230:	cmp	w0, #0x9
  403234:	b.cs	403260 <tigetstr@plt+0x16d0>  // b.hs, b.nlast
  403238:	cbz	w20, 403244 <tigetstr@plt+0x16b4>
  40323c:	and	w8, w0, #0xfffffff7
  403240:	cbz	w8, 40328c <tigetstr@plt+0x16fc>
  403244:	cmp	w20, #0x0
  403248:	ldp	x20, x19, [sp, #32]
  40324c:	ldp	x22, x21, [sp, #16]
  403250:	orr	w8, w0, #0x8
  403254:	csel	w0, w8, w0, ne  // ne = any
  403258:	ldp	x29, x30, [sp], #48
  40325c:	ret
  403260:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403264:	add	x1, x1, #0x8f2
  403268:	mov	w2, #0x5                   	// #5
  40326c:	mov	x0, xzr
  403270:	bl	401ab0 <dcgettext@plt>
  403274:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403278:	mov	x2, x0
  40327c:	add	x1, x1, #0x959
  403280:	mov	w0, #0x1                   	// #1
  403284:	mov	x3, x19
  403288:	bl	401ad0 <errx@plt>
  40328c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403290:	add	x1, x1, #0x994
  403294:	mov	w2, #0x5                   	// #5
  403298:	mov	x0, xzr
  40329c:	bl	401ab0 <dcgettext@plt>
  4032a0:	mov	x1, x0
  4032a4:	mov	w0, #0x1                   	// #1
  4032a8:	mov	x2, x19
  4032ac:	bl	401ad0 <errx@plt>
  4032b0:	stp	x29, x30, [sp, #-64]!
  4032b4:	stp	x20, x19, [sp, #48]
  4032b8:	mov	x19, x2
  4032bc:	mov	x20, x0
  4032c0:	stp	x24, x23, [sp, #16]
  4032c4:	stp	x22, x21, [sp, #32]
  4032c8:	mov	x29, sp
  4032cc:	cbz	x1, 403300 <tigetstr@plt+0x1770>
  4032d0:	mov	x21, x1
  4032d4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4032d8:	add	x1, x1, #0x8f2
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	mov	x0, xzr
  4032e4:	bl	401ab0 <dcgettext@plt>
  4032e8:	mov	x1, x0
  4032ec:	mov	x0, x21
  4032f0:	bl	404e24 <tigetstr@plt+0x3294>
  4032f4:	mov	w23, #0x1                   	// #1
  4032f8:	str	w0, [x19]
  4032fc:	b	403304 <tigetstr@plt+0x1774>
  403300:	mov	w23, wzr
  403304:	adrp	x24, 418000 <tigetstr@plt+0x16470>
  403308:	ldrsw	x8, [x24, #600]
  40330c:	ldr	x22, [x20, x8, lsl #3]
  403310:	cbz	x22, 403368 <tigetstr@plt+0x17d8>
  403314:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  403318:	add	x21, x21, #0x8f2
  40331c:	cmp	x23, #0xa1
  403320:	b.eq	403384 <tigetstr@plt+0x17f4>  // b.none
  403324:	ldrb	w8, [x22]
  403328:	cmp	w8, #0x2d
  40332c:	b.eq	403368 <tigetstr@plt+0x17d8>  // b.none
  403330:	mov	w2, #0x5                   	// #5
  403334:	mov	x0, xzr
  403338:	mov	x1, x21
  40333c:	bl	401ab0 <dcgettext@plt>
  403340:	mov	x1, x0
  403344:	mov	x0, x22
  403348:	bl	404e24 <tigetstr@plt+0x3294>
  40334c:	str	w0, [x19, x23, lsl #2]
  403350:	ldrsw	x8, [x24, #600]
  403354:	add	x23, x23, #0x1
  403358:	add	x8, x8, #0x1
  40335c:	str	w8, [x24, #600]
  403360:	ldr	x22, [x20, x8, lsl #3]
  403364:	cbnz	x22, 40331c <tigetstr@plt+0x178c>
  403368:	mov	w8, #0xffffffff            	// #-1
  40336c:	str	w8, [x19, w23, uxtw #2]
  403370:	ldp	x20, x19, [sp, #48]
  403374:	ldp	x22, x21, [sp, #32]
  403378:	ldp	x24, x23, [sp, #16]
  40337c:	ldp	x29, x30, [sp], #64
  403380:	ret
  403384:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403388:	add	x1, x1, #0x9bf
  40338c:	mov	w2, #0x5                   	// #5
  403390:	mov	x0, xzr
  403394:	bl	401ab0 <dcgettext@plt>
  403398:	mov	x1, x0
  40339c:	mov	w0, #0x1                   	// #1
  4033a0:	bl	401ad0 <errx@plt>
  4033a4:	stp	x29, x30, [sp, #-32]!
  4033a8:	str	x19, [sp, #16]
  4033ac:	mov	x29, sp
  4033b0:	bl	403d3c <tigetstr@plt+0x21ac>
  4033b4:	cbz	x0, 403414 <tigetstr@plt+0x1884>
  4033b8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4033bc:	mov	x19, x0
  4033c0:	add	x1, x1, #0x8f2
  4033c4:	mov	w2, #0x5                   	// #5
  4033c8:	mov	x0, xzr
  4033cc:	bl	401ab0 <dcgettext@plt>
  4033d0:	mov	x1, x0
  4033d4:	mov	x0, x19
  4033d8:	bl	404e24 <tigetstr@plt+0x3294>
  4033dc:	sub	w8, w0, #0x1
  4033e0:	cmp	w8, #0xa0
  4033e4:	b.cc	403418 <tigetstr@plt+0x1888>  // b.lo, b.ul, b.last
  4033e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4033ec:	add	x1, x1, #0x8f2
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	mov	x0, xzr
  4033f8:	bl	401ab0 <dcgettext@plt>
  4033fc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403400:	mov	x2, x0
  403404:	add	x1, x1, #0x959
  403408:	mov	w0, #0x1                   	// #1
  40340c:	mov	x3, x19
  403410:	bl	401ad0 <errx@plt>
  403414:	mov	w0, #0x8                   	// #8
  403418:	ldr	x19, [sp, #16]
  40341c:	ldp	x29, x30, [sp], #32
  403420:	ret
  403424:	stp	x29, x30, [sp, #-32]!
  403428:	str	x19, [sp, #16]
  40342c:	mov	x29, sp
  403430:	bl	403d3c <tigetstr@plt+0x21ac>
  403434:	cbz	x0, 4034b4 <tigetstr@plt+0x1924>
  403438:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40343c:	add	x1, x1, #0x9cd
  403440:	mov	x19, x0
  403444:	bl	401980 <strcmp@plt>
  403448:	cbz	w0, 4034bc <tigetstr@plt+0x192c>
  40344c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403450:	add	x1, x1, #0x9d3
  403454:	mov	x0, x19
  403458:	bl	401980 <strcmp@plt>
  40345c:	cbz	w0, 4034c4 <tigetstr@plt+0x1934>
  403460:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403464:	add	x1, x1, #0x8f2
  403468:	mov	w2, #0x5                   	// #5
  40346c:	mov	x0, xzr
  403470:	bl	401ab0 <dcgettext@plt>
  403474:	mov	x1, x0
  403478:	mov	x0, x19
  40347c:	bl	404e24 <tigetstr@plt+0x3294>
  403480:	cmp	w0, #0x3d
  403484:	b.cc	4034c8 <tigetstr@plt+0x1938>  // b.lo, b.ul, b.last
  403488:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40348c:	add	x1, x1, #0x8f2
  403490:	mov	w2, #0x5                   	// #5
  403494:	mov	x0, xzr
  403498:	bl	401ab0 <dcgettext@plt>
  40349c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4034a0:	mov	x2, x0
  4034a4:	add	x1, x1, #0x959
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	mov	x3, x19
  4034b0:	bl	401ad0 <errx@plt>
  4034b4:	mov	w0, #0xfffffffd            	// #-3
  4034b8:	b	4034c8 <tigetstr@plt+0x1938>
  4034bc:	mov	w0, #0xffffffff            	// #-1
  4034c0:	b	4034c8 <tigetstr@plt+0x1938>
  4034c4:	mov	w0, #0xfffffffe            	// #-2
  4034c8:	ldr	x19, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #32
  4034d0:	ret
  4034d4:	stp	x29, x30, [sp, #-32]!
  4034d8:	str	x19, [sp, #16]
  4034dc:	mov	x29, sp
  4034e0:	bl	403d3c <tigetstr@plt+0x21ac>
  4034e4:	cbz	x0, 403514 <tigetstr@plt+0x1984>
  4034e8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4034ec:	mov	x19, x0
  4034f0:	add	x1, x1, #0x8f2
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	mov	x0, xzr
  4034fc:	bl	401ab0 <dcgettext@plt>
  403500:	mov	x1, x0
  403504:	mov	x0, x19
  403508:	bl	404e24 <tigetstr@plt+0x3294>
  40350c:	cmp	w0, #0x0
  403510:	b.le	403520 <tigetstr@plt+0x1990>
  403514:	ldr	x19, [sp, #16]
  403518:	ldp	x29, x30, [sp], #32
  40351c:	ret
  403520:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403524:	add	x1, x1, #0x8f2
  403528:	mov	w2, #0x5                   	// #5
  40352c:	mov	x0, xzr
  403530:	bl	401ab0 <dcgettext@plt>
  403534:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403538:	mov	x2, x0
  40353c:	add	x1, x1, #0x959
  403540:	mov	w0, #0x1                   	// #1
  403544:	mov	x3, x19
  403548:	bl	401ad0 <errx@plt>
  40354c:	stp	x29, x30, [sp, #-32]!
  403550:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403554:	str	x19, [sp, #16]
  403558:	mov	x19, x0
  40355c:	add	x1, x1, #0x8f2
  403560:	mov	w2, #0x5                   	// #5
  403564:	mov	x0, xzr
  403568:	mov	x29, sp
  40356c:	bl	401ab0 <dcgettext@plt>
  403570:	mov	x1, x0
  403574:	mov	x0, x19
  403578:	bl	404e24 <tigetstr@plt+0x3294>
  40357c:	cmp	w0, #0x9
  403580:	b.cs	403590 <tigetstr@plt+0x1a00>  // b.hs, b.nlast
  403584:	ldr	x19, [sp, #16]
  403588:	ldp	x29, x30, [sp], #32
  40358c:	ret
  403590:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403594:	add	x1, x1, #0x8f2
  403598:	mov	w2, #0x5                   	// #5
  40359c:	mov	x0, xzr
  4035a0:	bl	401ab0 <dcgettext@plt>
  4035a4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035a8:	mov	x2, x0
  4035ac:	add	x1, x1, #0x959
  4035b0:	mov	w0, #0x1                   	// #1
  4035b4:	mov	x3, x19
  4035b8:	bl	401ad0 <errx@plt>
  4035bc:	stp	x29, x30, [sp, #-32]!
  4035c0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4035c4:	add	x1, x1, #0x3ba
  4035c8:	str	x19, [sp, #16]
  4035cc:	mov	x29, sp
  4035d0:	mov	x19, x0
  4035d4:	bl	401980 <strcmp@plt>
  4035d8:	cbz	w0, 403658 <tigetstr@plt+0x1ac8>
  4035dc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035e0:	add	x1, x1, #0x9d8
  4035e4:	mov	x0, x19
  4035e8:	bl	401980 <strcmp@plt>
  4035ec:	cbz	w0, 403658 <tigetstr@plt+0x1ac8>
  4035f0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4035f4:	add	x1, x1, #0x9de
  4035f8:	mov	x0, x19
  4035fc:	bl	401980 <strcmp@plt>
  403600:	cbz	w0, 403668 <tigetstr@plt+0x1ad8>
  403604:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403608:	add	x1, x1, #0x8e8
  40360c:	mov	x0, x19
  403610:	bl	401980 <strcmp@plt>
  403614:	cbz	w0, 403670 <tigetstr@plt+0x1ae0>
  403618:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40361c:	add	x1, x1, #0x901
  403620:	mov	x0, x19
  403624:	bl	401980 <strcmp@plt>
  403628:	cbz	w0, 40365c <tigetstr@plt+0x1acc>
  40362c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403630:	add	x1, x1, #0x8f2
  403634:	mov	w2, #0x5                   	// #5
  403638:	mov	x0, xzr
  40363c:	bl	401ab0 <dcgettext@plt>
  403640:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403644:	mov	x2, x0
  403648:	add	x1, x1, #0x959
  40364c:	mov	w0, #0x1                   	// #1
  403650:	mov	x3, x19
  403654:	bl	401ad0 <errx@plt>
  403658:	mov	w0, #0x1                   	// #1
  40365c:	ldr	x19, [sp, #16]
  403660:	ldp	x29, x30, [sp], #32
  403664:	ret
  403668:	mov	w0, #0x2                   	// #2
  40366c:	b	40365c <tigetstr@plt+0x1acc>
  403670:	mov	w0, #0x3                   	// #3
  403674:	b	40365c <tigetstr@plt+0x1acc>
  403678:	stp	x29, x30, [sp, #-32]!
  40367c:	str	x19, [sp, #16]
  403680:	mov	x29, sp
  403684:	bl	403d3c <tigetstr@plt+0x21ac>
  403688:	cbz	x0, 4036b8 <tigetstr@plt+0x1b28>
  40368c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403690:	mov	x19, x0
  403694:	add	x1, x1, #0x8f2
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	bl	401ab0 <dcgettext@plt>
  4036a4:	mov	x1, x0
  4036a8:	mov	x0, x19
  4036ac:	bl	404e24 <tigetstr@plt+0x3294>
  4036b0:	cmp	w0, #0x7d1
  4036b4:	b.cs	4036c4 <tigetstr@plt+0x1b34>  // b.hs, b.nlast
  4036b8:	ldr	x19, [sp, #16]
  4036bc:	ldp	x29, x30, [sp], #32
  4036c0:	ret
  4036c4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4036c8:	add	x1, x1, #0x8f2
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	mov	x0, xzr
  4036d4:	bl	401ab0 <dcgettext@plt>
  4036d8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4036dc:	mov	x2, x0
  4036e0:	add	x1, x1, #0x959
  4036e4:	mov	w0, #0x1                   	// #1
  4036e8:	mov	x3, x19
  4036ec:	bl	401ad0 <errx@plt>
  4036f0:	stp	x29, x30, [sp, #-32]!
  4036f4:	str	x19, [sp, #16]
  4036f8:	mov	x29, sp
  4036fc:	bl	403d3c <tigetstr@plt+0x21ac>
  403700:	cbz	x0, 403728 <tigetstr@plt+0x1b98>
  403704:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403708:	mov	x19, x0
  40370c:	add	x1, x1, #0x8f2
  403710:	mov	w2, #0x5                   	// #5
  403714:	mov	x0, xzr
  403718:	bl	401ab0 <dcgettext@plt>
  40371c:	mov	x1, x0
  403720:	mov	x0, x19
  403724:	bl	404e24 <tigetstr@plt+0x3294>
  403728:	ldr	x19, [sp, #16]
  40372c:	ldp	x29, x30, [sp], #32
  403730:	ret
  403734:	stp	x29, x30, [sp, #-32]!
  403738:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40373c:	str	x19, [sp, #16]
  403740:	ldr	x19, [x8, #608]
  403744:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403748:	add	x1, x1, #0x9e4
  40374c:	mov	w2, #0x5                   	// #5
  403750:	mov	x0, xzr
  403754:	mov	x29, sp
  403758:	bl	401ab0 <dcgettext@plt>
  40375c:	mov	x1, x19
  403760:	bl	401780 <fputs@plt>
  403764:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403768:	add	x1, x1, #0x9ed
  40376c:	mov	w2, #0x5                   	// #5
  403770:	mov	x0, xzr
  403774:	bl	401ab0 <dcgettext@plt>
  403778:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  40377c:	ldr	x2, [x8, #616]
  403780:	mov	x1, x0
  403784:	mov	x0, x19
  403788:	bl	401b40 <fprintf@plt>
  40378c:	mov	w0, #0xa                   	// #10
  403790:	mov	x1, x19
  403794:	bl	401800 <fputc@plt>
  403798:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40379c:	add	x1, x1, #0x9fc
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	mov	x0, xzr
  4037a8:	bl	401ab0 <dcgettext@plt>
  4037ac:	mov	x1, x19
  4037b0:	bl	401780 <fputs@plt>
  4037b4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4037b8:	add	x1, x1, #0xa1f
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	mov	x0, xzr
  4037c4:	bl	401ab0 <dcgettext@plt>
  4037c8:	mov	x1, x19
  4037cc:	bl	401780 <fputs@plt>
  4037d0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4037d4:	add	x1, x1, #0xa2a
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	mov	x0, xzr
  4037e0:	bl	401ab0 <dcgettext@plt>
  4037e4:	mov	x1, x19
  4037e8:	bl	401780 <fputs@plt>
  4037ec:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4037f0:	add	x1, x1, #0xa6d
  4037f4:	mov	w2, #0x5                   	// #5
  4037f8:	mov	x0, xzr
  4037fc:	bl	401ab0 <dcgettext@plt>
  403800:	mov	x1, x19
  403804:	bl	401780 <fputs@plt>
  403808:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40380c:	add	x1, x1, #0xaae
  403810:	mov	w2, #0x5                   	// #5
  403814:	mov	x0, xzr
  403818:	bl	401ab0 <dcgettext@plt>
  40381c:	mov	x1, x19
  403820:	bl	401780 <fputs@plt>
  403824:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403828:	add	x1, x1, #0xaee
  40382c:	mov	w2, #0x5                   	// #5
  403830:	mov	x0, xzr
  403834:	bl	401ab0 <dcgettext@plt>
  403838:	mov	x1, x19
  40383c:	bl	401780 <fputs@plt>
  403840:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403844:	add	x1, x1, #0xb3c
  403848:	mov	w2, #0x5                   	// #5
  40384c:	mov	x0, xzr
  403850:	bl	401ab0 <dcgettext@plt>
  403854:	mov	x1, x19
  403858:	bl	401780 <fputs@plt>
  40385c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403860:	add	x1, x1, #0xb7a
  403864:	mov	w2, #0x5                   	// #5
  403868:	mov	x0, xzr
  40386c:	bl	401ab0 <dcgettext@plt>
  403870:	mov	x1, x19
  403874:	bl	401780 <fputs@plt>
  403878:	mov	w0, #0xa                   	// #10
  40387c:	mov	x1, x19
  403880:	bl	401800 <fputc@plt>
  403884:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403888:	add	x1, x1, #0xbc4
  40388c:	mov	w2, #0x5                   	// #5
  403890:	mov	x0, xzr
  403894:	bl	401ab0 <dcgettext@plt>
  403898:	mov	x1, x19
  40389c:	bl	401780 <fputs@plt>
  4038a0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4038a4:	add	x1, x1, #0xbf3
  4038a8:	mov	w2, #0x5                   	// #5
  4038ac:	mov	x0, xzr
  4038b0:	bl	401ab0 <dcgettext@plt>
  4038b4:	mov	x1, x19
  4038b8:	bl	401780 <fputs@plt>
  4038bc:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4038c0:	add	x1, x1, #0xc23
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	bl	401ab0 <dcgettext@plt>
  4038d0:	mov	x1, x19
  4038d4:	bl	401780 <fputs@plt>
  4038d8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4038dc:	add	x1, x1, #0xc5f
  4038e0:	mov	w2, #0x5                   	// #5
  4038e4:	mov	x0, xzr
  4038e8:	bl	401ab0 <dcgettext@plt>
  4038ec:	mov	x1, x19
  4038f0:	bl	401780 <fputs@plt>
  4038f4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4038f8:	add	x1, x1, #0xcaa
  4038fc:	mov	w2, #0x5                   	// #5
  403900:	mov	x0, xzr
  403904:	bl	401ab0 <dcgettext@plt>
  403908:	mov	x1, x19
  40390c:	bl	401780 <fputs@plt>
  403910:	mov	w0, #0xa                   	// #10
  403914:	mov	x1, x19
  403918:	bl	401800 <fputc@plt>
  40391c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403920:	add	x1, x1, #0xceb
  403924:	mov	w2, #0x5                   	// #5
  403928:	mov	x0, xzr
  40392c:	bl	401ab0 <dcgettext@plt>
  403930:	mov	x1, x19
  403934:	bl	401780 <fputs@plt>
  403938:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40393c:	add	x1, x1, #0xd2b
  403940:	mov	w2, #0x5                   	// #5
  403944:	mov	x0, xzr
  403948:	bl	401ab0 <dcgettext@plt>
  40394c:	mov	x1, x19
  403950:	bl	401780 <fputs@plt>
  403954:	mov	w0, #0xa                   	// #10
  403958:	mov	x1, x19
  40395c:	bl	401800 <fputc@plt>
  403960:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403964:	add	x1, x1, #0xd64
  403968:	mov	w2, #0x5                   	// #5
  40396c:	mov	x0, xzr
  403970:	bl	401ab0 <dcgettext@plt>
  403974:	mov	x1, x19
  403978:	bl	401780 <fputs@plt>
  40397c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403980:	add	x1, x1, #0xd99
  403984:	mov	w2, #0x5                   	// #5
  403988:	mov	x0, xzr
  40398c:	bl	401ab0 <dcgettext@plt>
  403990:	mov	x1, x19
  403994:	bl	401780 <fputs@plt>
  403998:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  40399c:	add	x1, x1, #0xdce
  4039a0:	mov	w2, #0x5                   	// #5
  4039a4:	mov	x0, xzr
  4039a8:	bl	401ab0 <dcgettext@plt>
  4039ac:	mov	x1, x19
  4039b0:	bl	401780 <fputs@plt>
  4039b4:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4039b8:	add	x1, x1, #0xe08
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401ab0 <dcgettext@plt>
  4039c8:	mov	x1, x19
  4039cc:	bl	401780 <fputs@plt>
  4039d0:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4039d4:	add	x1, x1, #0xe43
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	bl	401ab0 <dcgettext@plt>
  4039e4:	mov	x1, x19
  4039e8:	bl	401780 <fputs@plt>
  4039ec:	mov	w0, #0xa                   	// #10
  4039f0:	mov	x1, x19
  4039f4:	bl	401800 <fputc@plt>
  4039f8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  4039fc:	add	x1, x1, #0xe89
  403a00:	mov	w2, #0x5                   	// #5
  403a04:	mov	x0, xzr
  403a08:	bl	401ab0 <dcgettext@plt>
  403a0c:	mov	x1, x19
  403a10:	bl	401780 <fputs@plt>
  403a14:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a18:	add	x1, x1, #0xeae
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	401ab0 <dcgettext@plt>
  403a28:	mov	x1, x19
  403a2c:	bl	401780 <fputs@plt>
  403a30:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a34:	add	x1, x1, #0xed2
  403a38:	mov	w2, #0x5                   	// #5
  403a3c:	mov	x0, xzr
  403a40:	bl	401ab0 <dcgettext@plt>
  403a44:	mov	x1, x19
  403a48:	bl	401780 <fputs@plt>
  403a4c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a50:	add	x1, x1, #0xef8
  403a54:	mov	w2, #0x5                   	// #5
  403a58:	mov	x0, xzr
  403a5c:	bl	401ab0 <dcgettext@plt>
  403a60:	mov	x1, x19
  403a64:	bl	401780 <fputs@plt>
  403a68:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a6c:	add	x1, x1, #0xf22
  403a70:	mov	w2, #0x5                   	// #5
  403a74:	mov	x0, xzr
  403a78:	bl	401ab0 <dcgettext@plt>
  403a7c:	mov	x1, x19
  403a80:	bl	401780 <fputs@plt>
  403a84:	mov	w0, #0xa                   	// #10
  403a88:	mov	x1, x19
  403a8c:	bl	401800 <fputc@plt>
  403a90:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403a94:	add	x1, x1, #0xf68
  403a98:	mov	w2, #0x5                   	// #5
  403a9c:	mov	x0, xzr
  403aa0:	bl	401ab0 <dcgettext@plt>
  403aa4:	mov	x1, x19
  403aa8:	bl	401780 <fputs@plt>
  403aac:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403ab0:	add	x1, x1, #0xfad
  403ab4:	mov	w2, #0x5                   	// #5
  403ab8:	mov	x0, xzr
  403abc:	bl	401ab0 <dcgettext@plt>
  403ac0:	mov	x1, x19
  403ac4:	bl	401780 <fputs@plt>
  403ac8:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  403acc:	add	x1, x1, #0xff8
  403ad0:	mov	w2, #0x5                   	// #5
  403ad4:	mov	x0, xzr
  403ad8:	bl	401ab0 <dcgettext@plt>
  403adc:	mov	x1, x19
  403ae0:	bl	401780 <fputs@plt>
  403ae4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403ae8:	add	x1, x1, #0x3f
  403aec:	mov	w2, #0x5                   	// #5
  403af0:	mov	x0, xzr
  403af4:	bl	401ab0 <dcgettext@plt>
  403af8:	mov	x1, x19
  403afc:	bl	401780 <fputs@plt>
  403b00:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403b04:	add	x1, x1, #0x7f
  403b08:	mov	w2, #0x5                   	// #5
  403b0c:	mov	x0, xzr
  403b10:	bl	401ab0 <dcgettext@plt>
  403b14:	mov	x1, x19
  403b18:	bl	401780 <fputs@plt>
  403b1c:	mov	w0, #0xa                   	// #10
  403b20:	mov	x1, x19
  403b24:	bl	401800 <fputc@plt>
  403b28:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403b2c:	add	x1, x1, #0xcb
  403b30:	mov	w2, #0x5                   	// #5
  403b34:	mov	x0, xzr
  403b38:	bl	401ab0 <dcgettext@plt>
  403b3c:	mov	x1, x19
  403b40:	bl	401780 <fputs@plt>
  403b44:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403b48:	add	x1, x1, #0x113
  403b4c:	mov	w2, #0x5                   	// #5
  403b50:	mov	x0, xzr
  403b54:	bl	401ab0 <dcgettext@plt>
  403b58:	mov	x1, x19
  403b5c:	bl	401780 <fputs@plt>
  403b60:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403b64:	add	x1, x1, #0x15c
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	mov	x0, xzr
  403b70:	bl	401ab0 <dcgettext@plt>
  403b74:	mov	x1, x19
  403b78:	bl	401780 <fputs@plt>
  403b7c:	mov	w0, #0xa                   	// #10
  403b80:	mov	x1, x19
  403b84:	bl	401800 <fputc@plt>
  403b88:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403b8c:	add	x1, x1, #0x192
  403b90:	mov	w2, #0x5                   	// #5
  403b94:	mov	x0, xzr
  403b98:	bl	401ab0 <dcgettext@plt>
  403b9c:	mov	x1, x19
  403ba0:	bl	401780 <fputs@plt>
  403ba4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403ba8:	add	x1, x1, #0x1bd
  403bac:	mov	w2, #0x5                   	// #5
  403bb0:	mov	x0, xzr
  403bb4:	bl	401ab0 <dcgettext@plt>
  403bb8:	mov	x1, x19
  403bbc:	bl	401780 <fputs@plt>
  403bc0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403bc4:	add	x1, x1, #0x1fb
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	mov	x0, xzr
  403bd0:	bl	401ab0 <dcgettext@plt>
  403bd4:	mov	x1, x19
  403bd8:	bl	401780 <fputs@plt>
  403bdc:	mov	w0, #0xa                   	// #10
  403be0:	mov	x1, x19
  403be4:	bl	401800 <fputc@plt>
  403be8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403bec:	add	x1, x1, #0x242
  403bf0:	mov	w2, #0x5                   	// #5
  403bf4:	mov	x0, xzr
  403bf8:	bl	401ab0 <dcgettext@plt>
  403bfc:	mov	x1, x19
  403c00:	bl	401780 <fputs@plt>
  403c04:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403c08:	add	x1, x1, #0x287
  403c0c:	mov	w2, #0x5                   	// #5
  403c10:	mov	x0, xzr
  403c14:	bl	401ab0 <dcgettext@plt>
  403c18:	mov	x1, x19
  403c1c:	bl	401780 <fputs@plt>
  403c20:	mov	w0, #0xa                   	// #10
  403c24:	mov	x1, x19
  403c28:	bl	401800 <fputc@plt>
  403c2c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403c30:	add	x1, x1, #0x2e2
  403c34:	mov	w2, #0x5                   	// #5
  403c38:	mov	x0, xzr
  403c3c:	bl	401ab0 <dcgettext@plt>
  403c40:	mov	x1, x0
  403c44:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  403c48:	add	x0, x0, #0x2bf
  403c4c:	bl	401af0 <printf@plt>
  403c50:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403c54:	add	x1, x1, #0x317
  403c58:	mov	w2, #0x5                   	// #5
  403c5c:	mov	x0, xzr
  403c60:	bl	401ab0 <dcgettext@plt>
  403c64:	mov	x1, x0
  403c68:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  403c6c:	add	x0, x0, #0x2f4
  403c70:	bl	401af0 <printf@plt>
  403c74:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403c78:	add	x1, x1, #0x327
  403c7c:	mov	w2, #0x5                   	// #5
  403c80:	mov	x0, xzr
  403c84:	bl	401ab0 <dcgettext@plt>
  403c88:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403c8c:	add	x1, x1, #0x342
  403c90:	bl	401af0 <printf@plt>
  403c94:	mov	w0, wzr
  403c98:	bl	401790 <exit@plt>
  403c9c:	cmp	w0, #0x80
  403ca0:	b.ne	403cb0 <tigetstr@plt+0x2120>  // b.any
  403ca4:	adrp	x0, 406000 <tigetstr@plt+0x4470>
  403ca8:	add	x0, x0, #0x842
  403cac:	ret
  403cb0:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  403cb4:	mov	w8, w0
  403cb8:	add	x9, x9, #0x218
  403cbc:	ldr	x0, [x9]
  403cc0:	cbz	x0, 403cd4 <tigetstr@plt+0x2144>
  403cc4:	ldr	w10, [x9, #24]
  403cc8:	add	x9, x9, #0x20
  403ccc:	cmp	w10, w8
  403cd0:	b.ne	403cbc <tigetstr@plt+0x212c>  // b.any
  403cd4:	ret
  403cd8:	sub	w8, w0, #0x21
  403cdc:	cmp	w8, #0x5e
  403ce0:	cset	w0, cc  // cc = lo, ul, last
  403ce4:	ret
  403ce8:	stp	x29, x30, [sp, #-48]!
  403cec:	str	x21, [sp, #16]
  403cf0:	adrp	x21, 406000 <tigetstr@plt+0x4470>
  403cf4:	stp	x20, x19, [sp, #32]
  403cf8:	mov	x20, x0
  403cfc:	mov	x19, xzr
  403d00:	add	x21, x21, #0x798
  403d04:	mov	x29, sp
  403d08:	ldr	x0, [x21, x19, lsl #3]
  403d0c:	mov	x1, x20
  403d10:	bl	401980 <strcmp@plt>
  403d14:	cbz	w0, 403d28 <tigetstr@plt+0x2198>
  403d18:	add	x19, x19, #0x1
  403d1c:	cmp	x19, #0xa
  403d20:	b.ne	403d08 <tigetstr@plt+0x2178>  // b.any
  403d24:	mov	w19, #0xffffffea            	// #-22
  403d28:	mov	w0, w19
  403d2c:	ldp	x20, x19, [sp, #32]
  403d30:	ldr	x21, [sp, #16]
  403d34:	ldp	x29, x30, [sp], #48
  403d38:	ret
  403d3c:	cbz	x1, 403d48 <tigetstr@plt+0x21b8>
  403d40:	mov	x0, x1
  403d44:	ret
  403d48:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  403d4c:	ldrsw	x9, [x8, #600]
  403d50:	ldr	x1, [x0, x9, lsl #3]
  403d54:	cbz	x1, 403d40 <tigetstr@plt+0x21b0>
  403d58:	ldrb	w10, [x1]
  403d5c:	cmp	w10, #0x2d
  403d60:	b.ne	403d6c <tigetstr@plt+0x21dc>  // b.any
  403d64:	mov	x0, xzr
  403d68:	ret
  403d6c:	add	w9, w9, #0x1
  403d70:	str	w9, [x8, #600]
  403d74:	mov	x0, x1
  403d78:	ret
  403d7c:	stp	x29, x30, [sp, #-16]!
  403d80:	mov	x29, sp
  403d84:	bl	401b90 <tigetstr@plt>
  403d88:	cmn	x0, #0x1
  403d8c:	csel	x0, xzr, x0, eq  // eq = none
  403d90:	ldp	x29, x30, [sp], #16
  403d94:	ret
  403d98:	sub	sp, sp, #0xb0
  403d9c:	mov	w0, wzr
  403da0:	stp	x29, x30, [sp, #112]
  403da4:	str	x23, [sp, #128]
  403da8:	stp	x22, x21, [sp, #144]
  403dac:	stp	x20, x19, [sp, #160]
  403db0:	add	x29, sp, #0x70
  403db4:	bl	401a90 <isatty@plt>
  403db8:	cbz	w0, 403f0c <tigetstr@plt+0x237c>
  403dbc:	add	x0, sp, #0x8
  403dc0:	add	x1, sp, #0x4
  403dc4:	bl	40435c <tigetstr@plt+0x27cc>
  403dc8:	mov	w0, #0x1b                  	// #27
  403dcc:	bl	4043ec <tigetstr@plt+0x285c>
  403dd0:	tbnz	w0, #31, 403ea0 <tigetstr@plt+0x2310>
  403dd4:	mov	x21, xzr
  403dd8:	sub	x22, x29, #0x20
  403ddc:	mov	w23, #0x1f                  	// #31
  403de0:	add	x19, x22, x21
  403de4:	sub	x20, x23, x21
  403de8:	cmp	x21, #0x1e
  403dec:	b.hi	403e34 <tigetstr@plt+0x22a4>  // b.pmore
  403df0:	bl	4044cc <tigetstr@plt+0x293c>
  403df4:	cbz	w0, 403e34 <tigetstr@plt+0x22a4>
  403df8:	mov	w0, wzr
  403dfc:	mov	x1, x19
  403e00:	mov	x2, x20
  403e04:	bl	401a60 <read@plt>
  403e08:	tbz	x0, #63, 403e20 <tigetstr@plt+0x2290>
  403e0c:	bl	401b00 <__errno_location@plt>
  403e10:	ldr	w8, [x0]
  403e14:	cmp	w8, #0x4
  403e18:	b.eq	403de8 <tigetstr@plt+0x2258>  // b.none
  403e1c:	b	403ecc <tigetstr@plt+0x233c>
  403e20:	add	x21, x0, x21
  403e24:	add	x8, x21, x22
  403e28:	ldurb	w8, [x8, #-1]
  403e2c:	cmp	w8, #0x52
  403e30:	b.ne	403de0 <tigetstr@plt+0x2250>  // b.any
  403e34:	sub	x8, x29, #0x20
  403e38:	add	x0, sp, #0x8
  403e3c:	add	x1, sp, #0x4
  403e40:	strb	wzr, [x8, x21]
  403e44:	bl	404490 <tigetstr@plt+0x2900>
  403e48:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403e4c:	add	x1, x1, #0x58e
  403e50:	sub	x0, x29, #0x20
  403e54:	add	x2, x29, #0x1c
  403e58:	add	x3, x29, #0x18
  403e5c:	bl	401ac0 <__isoc99_sscanf@plt>
  403e60:	cmp	w0, #0x2
  403e64:	b.ne	403eac <tigetstr@plt+0x231c>  // b.any
  403e68:	sub	x2, x29, #0x28
  403e6c:	mov	w1, #0x5413                	// #21523
  403e70:	mov	w0, wzr
  403e74:	stur	xzr, [x29, #-40]
  403e78:	bl	401b60 <ioctl@plt>
  403e7c:	ldp	w9, w8, [x29, #24]
  403e80:	sub	x2, x29, #0x28
  403e84:	mov	w1, #0x5414                	// #21524
  403e88:	mov	w0, wzr
  403e8c:	sturh	w8, [x29, #-40]
  403e90:	sturh	w9, [x29, #-38]
  403e94:	bl	401b60 <ioctl@plt>
  403e98:	mov	w0, wzr
  403e9c:	b	403ef4 <tigetstr@plt+0x2364>
  403ea0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403ea4:	add	x1, x1, #0x575
  403ea8:	b	403ed4 <tigetstr@plt+0x2344>
  403eac:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403eb0:	add	x1, x1, #0x597
  403eb4:	mov	w2, #0x5                   	// #5
  403eb8:	mov	x0, xzr
  403ebc:	bl	401ab0 <dcgettext@plt>
  403ec0:	sub	x1, x29, #0x20
  403ec4:	bl	401a50 <warnx@plt>
  403ec8:	b	403ef0 <tigetstr@plt+0x2360>
  403ecc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403ed0:	add	x1, x1, #0x582
  403ed4:	mov	w2, #0x5                   	// #5
  403ed8:	mov	x0, xzr
  403edc:	bl	401ab0 <dcgettext@plt>
  403ee0:	bl	401990 <warn@plt>
  403ee4:	add	x0, sp, #0x8
  403ee8:	add	x1, sp, #0x4
  403eec:	bl	404490 <tigetstr@plt+0x2900>
  403ef0:	mov	w0, #0x1                   	// #1
  403ef4:	ldp	x20, x19, [sp, #160]
  403ef8:	ldp	x22, x21, [sp, #144]
  403efc:	ldr	x23, [sp, #128]
  403f00:	ldp	x29, x30, [sp, #112]
  403f04:	add	sp, sp, #0xb0
  403f08:	ret
  403f0c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403f10:	add	x1, x1, #0x552
  403f14:	mov	w2, #0x5                   	// #5
  403f18:	mov	x0, xzr
  403f1c:	bl	401ab0 <dcgettext@plt>
  403f20:	mov	x1, x0
  403f24:	mov	w0, #0x1                   	// #1
  403f28:	bl	401ad0 <errx@plt>
  403f2c:	stp	x29, x30, [sp, #-48]!
  403f30:	str	x21, [sp, #16]
  403f34:	add	x21, x0, #0x2bc
  403f38:	stp	x20, x19, [sp, #32]
  403f3c:	mov	x29, sp
  403f40:	cbz	x1, 403f74 <tigetstr@plt+0x23e4>
  403f44:	ldr	x8, [x21]
  403f48:	tbnz	w8, #28, 403f74 <tigetstr@plt+0x23e4>
  403f4c:	mov	x19, x1
  403f50:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  403f54:	mov	x20, x0
  403f58:	add	x1, x1, #0x5c1
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	mov	x0, xzr
  403f64:	bl	401ab0 <dcgettext@plt>
  403f68:	ldr	x1, [x20]
  403f6c:	mov	x2, x19
  403f70:	bl	401a50 <warnx@plt>
  403f74:	ldr	w8, [x21]
  403f78:	ldp	x20, x19, [sp, #32]
  403f7c:	ldr	x21, [sp, #16]
  403f80:	ubfx	w0, w8, #28, #1
  403f84:	ldp	x29, x30, [sp], #48
  403f88:	ret
  403f8c:	stp	x29, x30, [sp, #-64]!
  403f90:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  403f94:	add	x0, x0, #0x5e1
  403f98:	str	x23, [sp, #16]
  403f9c:	stp	x22, x21, [sp, #32]
  403fa0:	stp	x20, x19, [sp, #48]
  403fa4:	mov	x29, sp
  403fa8:	bl	401b30 <tigetnum@plt>
  403fac:	cmp	w0, #0x1
  403fb0:	b.lt	404068 <tigetstr@plt+0x24d8>  // b.tstop
  403fb4:	mov	w19, w0
  403fb8:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  403fbc:	add	x0, x0, #0x5e6
  403fc0:	bl	401af0 <printf@plt>
  403fc4:	cmp	w19, #0xd
  403fc8:	b.lt	403ff4 <tigetstr@plt+0x2464>  // b.tstop
  403fcc:	adrp	x21, 407000 <tigetstr@plt+0x5470>
  403fd0:	sub	w22, w19, #0x2
  403fd4:	mov	w20, #0xa                   	// #10
  403fd8:	add	x21, x21, #0x5f1
  403fdc:	mov	x0, x21
  403fe0:	mov	w1, w20
  403fe4:	bl	401af0 <printf@plt>
  403fe8:	add	w20, w20, #0xa
  403fec:	cmp	w20, w22
  403ff0:	b.lt	403fdc <tigetstr@plt+0x244c>  // b.tstop
  403ff4:	mov	w0, #0xa                   	// #10
  403ff8:	mov	w20, #0xa                   	// #10
  403ffc:	bl	401b20 <putchar@plt>
  404000:	cmp	w19, #0x1
  404004:	b.lt	404038 <tigetstr@plt+0x24a8>  // b.tstop
  404008:	mov	w22, #0xcccd                	// #52429
  40400c:	mov	w21, #0x1                   	// #1
  404010:	movk	w22, #0xcccc, lsl #16
  404014:	mov	w23, w19
  404018:	umull	x8, w21, w22
  40401c:	lsr	x8, x8, #35
  404020:	msub	w8, w8, w20, w21
  404024:	orr	w0, w8, #0x30
  404028:	bl	401b20 <putchar@plt>
  40402c:	subs	w23, w23, #0x1
  404030:	add	w21, w21, #0x1
  404034:	b.ne	404018 <tigetstr@plt+0x2488>  // b.any
  404038:	mov	w0, #0xa                   	// #10
  40403c:	bl	401b20 <putchar@plt>
  404040:	subs	w20, w19, #0x1
  404044:	b.le	404060 <tigetstr@plt+0x24d0>
  404048:	adrp	x19, 407000 <tigetstr@plt+0x5470>
  40404c:	add	x19, x19, #0x5f7
  404050:	mov	x0, x19
  404054:	bl	401af0 <printf@plt>
  404058:	subs	w20, w20, #0x1
  40405c:	b.ne	404050 <tigetstr@plt+0x24c0>  // b.any
  404060:	mov	w0, #0xa                   	// #10
  404064:	bl	401b20 <putchar@plt>
  404068:	ldp	x20, x19, [sp, #48]
  40406c:	ldp	x22, x21, [sp, #32]
  404070:	ldr	x23, [sp, #16]
  404074:	ldp	x29, x30, [sp], #64
  404078:	ret
  40407c:	sub	sp, sp, #0x20
  404080:	stp	x29, x30, [sp, #16]
  404084:	ldr	w1, [x0, #8]
  404088:	add	x29, sp, #0x10
  40408c:	tbnz	w1, #31, 4040a0 <tigetstr@plt+0x2510>
  404090:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  404094:	add	x0, x0, #0x5fb
  404098:	bl	401af0 <printf@plt>
  40409c:	b	40414c <tigetstr@plt+0x25bc>
  4040a0:	cmn	w1, #0x3
  4040a4:	b.eq	404108 <tigetstr@plt+0x2578>  // b.none
  4040a8:	cmn	w1, #0x2
  4040ac:	b.eq	4040e0 <tigetstr@plt+0x2550>  // b.none
  4040b0:	cmn	w1, #0x1
  4040b4:	b.ne	404158 <tigetstr@plt+0x25c8>  // b.any
  4040b8:	mov	w8, #0xe                   	// #14
  4040bc:	sub	x2, x29, #0x4
  4040c0:	mov	w1, #0x541c                	// #21532
  4040c4:	mov	w0, wzr
  4040c8:	sturb	w8, [x29, #-4]
  4040cc:	bl	401b60 <ioctl@plt>
  4040d0:	cbz	w0, 40414c <tigetstr@plt+0x25bc>
  4040d4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4040d8:	add	x1, x1, #0x603
  4040dc:	b	40413c <tigetstr@plt+0x25ac>
  4040e0:	mov	w8, #0x4                   	// #4
  4040e4:	sub	x2, x29, #0x4
  4040e8:	mov	w1, #0x541c                	// #21532
  4040ec:	mov	w0, wzr
  4040f0:	sturb	w8, [x29, #-4]
  4040f4:	bl	401b60 <ioctl@plt>
  4040f8:	cbz	w0, 40414c <tigetstr@plt+0x25bc>
  4040fc:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404100:	add	x1, x1, #0x616
  404104:	b	40413c <tigetstr@plt+0x25ac>
  404108:	mov	w8, #0xf                   	// #15
  40410c:	sub	x2, x29, #0x4
  404110:	mov	w1, #0x541c                	// #21532
  404114:	mov	w0, wzr
  404118:	sturb	w8, [x29, #-4]
  40411c:	bl	401b60 <ioctl@plt>
  404120:	tbnz	w0, #31, 404134 <tigetstr@plt+0x25a4>
  404124:	mov	w1, w0
  404128:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  40412c:	add	x0, x0, #0x643
  404130:	b	404098 <tigetstr@plt+0x2508>
  404134:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404138:	add	x1, x1, #0x62b
  40413c:	mov	w2, #0x5                   	// #5
  404140:	mov	x0, xzr
  404144:	bl	401ab0 <dcgettext@plt>
  404148:	bl	401990 <warn@plt>
  40414c:	ldp	x29, x30, [sp, #16]
  404150:	add	sp, sp, #0x20
  404154:	ret
  404158:	bl	401960 <abort@plt>
  40415c:	sub	sp, sp, #0x60
  404160:	stp	x29, x30, [sp, #16]
  404164:	stp	x26, x25, [sp, #32]
  404168:	stp	x24, x23, [sp, #48]
  40416c:	stp	x22, x21, [sp, #64]
  404170:	stp	x20, x19, [sp, #80]
  404174:	add	x29, sp, #0x10
  404178:	mov	x19, x0
  40417c:	bl	404588 <tigetstr@plt+0x29f8>
  404180:	ldr	x8, [x19, #24]
  404184:	mov	w20, w0
  404188:	cbnz	x8, 404198 <tigetstr@plt+0x2608>
  40418c:	adrp	x8, 407000 <tigetstr@plt+0x5470>
  404190:	add	x8, x8, #0x647
  404194:	str	x8, [x19, #24]
  404198:	add	x8, x19, #0x2bc
  40419c:	ldr	x8, [x8]
  4041a0:	ldr	x0, [x19, #24]
  4041a4:	adrp	x9, 406000 <tigetstr@plt+0x4470>
  4041a8:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  4041ac:	add	x9, x9, #0x975
  4041b0:	add	x10, x10, #0x69a
  4041b4:	tst	x8, #0x200000000000
  4041b8:	csel	x1, x10, x9, eq  // eq = none
  4041bc:	bl	401890 <fopen@plt>
  4041c0:	cbz	x0, 40431c <tigetstr@plt+0x278c>
  4041c4:	mov	x21, x0
  4041c8:	sub	x1, x29, #0x4
  4041cc:	mov	w2, #0x4                   	// #4
  4041d0:	mov	w0, w20
  4041d4:	bl	401a60 <read@plt>
  4041d8:	cmp	x0, #0x4
  4041dc:	b.ne	404300 <tigetstr@plt+0x2770>  // b.any
  4041e0:	ldurb	w25, [x29, #-4]
  4041e4:	ldurb	w26, [x29, #-3]
  4041e8:	umull	x8, w26, w25
  4041ec:	cbz	w8, 404300 <tigetstr@plt+0x2770>
  4041f0:	lsl	x24, x8, #1
  4041f4:	mov	x0, x24
  4041f8:	bl	404604 <tigetstr@plt+0x2a74>
  4041fc:	add	x8, x26, #0x1
  404200:	mov	x22, x0
  404204:	mul	x0, x8, x25
  404208:	bl	404604 <tigetstr@plt+0x2a74>
  40420c:	mov	x23, x0
  404210:	mov	w0, w20
  404214:	mov	x1, x22
  404218:	mov	x2, x24
  40421c:	bl	401a60 <read@plt>
  404220:	tbnz	x0, #63, 404300 <tigetstr@plt+0x2770>
  404224:	cmp	x0, x24
  404228:	b.ne	404300 <tigetstr@plt+0x2770>  // b.any
  40422c:	mov	x9, x23
  404230:	cbz	w25, 4042a4 <tigetstr@plt+0x2714>
  404234:	mov	x8, xzr
  404238:	mov	w10, #0xa                   	// #10
  40423c:	mov	x9, x23
  404240:	mov	x11, x22
  404244:	b	40425c <tigetstr@plt+0x26cc>
  404248:	mov	x9, x13
  40424c:	add	x8, x8, #0x1
  404250:	cmp	x8, x25
  404254:	strb	w10, [x9], #1
  404258:	b.eq	4042a4 <tigetstr@plt+0x2714>  // b.none
  40425c:	cbz	w26, 40427c <tigetstr@plt+0x26ec>
  404260:	mov	x12, x26
  404264:	ldrb	w13, [x11], #2
  404268:	subs	x12, x12, #0x1
  40426c:	strb	w13, [x9], #1
  404270:	b.ne	404264 <tigetstr@plt+0x26d4>  // b.any
  404274:	mov	x12, x26
  404278:	b	404280 <tigetstr@plt+0x26f0>
  40427c:	mov	x12, xzr
  404280:	sub	x13, x9, x12
  404284:	add	x9, x9, #0x1
  404288:	cbz	x12, 404248 <tigetstr@plt+0x26b8>
  40428c:	ldurb	w14, [x9, #-2]
  404290:	sub	x12, x12, #0x1
  404294:	sub	x9, x9, #0x1
  404298:	cmp	w14, #0x20
  40429c:	b.eq	404288 <tigetstr@plt+0x26f8>  // b.none
  4042a0:	b	40424c <tigetstr@plt+0x26bc>
  4042a4:	sub	x2, x9, x23
  4042a8:	mov	w1, #0x1                   	// #1
  4042ac:	mov	x0, x23
  4042b0:	mov	x3, x21
  4042b4:	bl	401a20 <fwrite@plt>
  4042b8:	mov	w0, w20
  4042bc:	bl	401920 <close@plt>
  4042c0:	mov	x0, x22
  4042c4:	bl	4019c0 <free@plt>
  4042c8:	mov	x0, x23
  4042cc:	bl	4019c0 <free@plt>
  4042d0:	ldr	x0, [x19, #32]
  4042d4:	bl	4019c0 <free@plt>
  4042d8:	mov	x0, x21
  4042dc:	bl	404640 <tigetstr@plt+0x2ab0>
  4042e0:	cbnz	w0, 40433c <tigetstr@plt+0x27ac>
  4042e4:	ldp	x20, x19, [sp, #80]
  4042e8:	ldp	x22, x21, [sp, #64]
  4042ec:	ldp	x24, x23, [sp, #48]
  4042f0:	ldp	x26, x25, [sp, #32]
  4042f4:	ldp	x29, x30, [sp, #16]
  4042f8:	add	sp, sp, #0x60
  4042fc:	ret
  404300:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404304:	add	x1, x1, #0x677
  404308:	mov	w2, #0x5                   	// #5
  40430c:	mov	x0, xzr
  404310:	bl	401ab0 <dcgettext@plt>
  404314:	ldr	x2, [x19, #32]
  404318:	b	404330 <tigetstr@plt+0x27a0>
  40431c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404320:	add	x1, x1, #0x653
  404324:	mov	w2, #0x5                   	// #5
  404328:	bl	401ab0 <dcgettext@plt>
  40432c:	ldr	x2, [x19, #24]
  404330:	mov	x1, x0
  404334:	mov	w0, #0xffffffff            	// #-1
  404338:	bl	401b50 <err@plt>
  40433c:	adrp	x1, 406000 <tigetstr@plt+0x4470>
  404340:	add	x1, x1, #0x836
  404344:	mov	w2, #0x5                   	// #5
  404348:	mov	x0, xzr
  40434c:	bl	401ab0 <dcgettext@plt>
  404350:	mov	x1, x0
  404354:	mov	w0, #0x1                   	// #1
  404358:	bl	401ad0 <errx@plt>
  40435c:	sub	sp, sp, #0x60
  404360:	str	x19, [sp, #80]
  404364:	mov	x2, x1
  404368:	mov	x19, x0
  40436c:	mov	w1, #0x3                   	// #3
  404370:	mov	w0, wzr
  404374:	stp	x29, x30, [sp, #64]
  404378:	add	x29, sp, #0x40
  40437c:	bl	401a30 <fcntl@plt>
  404380:	mov	w0, wzr
  404384:	mov	x1, x19
  404388:	bl	401850 <tcgetattr@plt>
  40438c:	mov	w1, #0x4                   	// #4
  404390:	mov	w2, #0x800                 	// #2048
  404394:	mov	w0, wzr
  404398:	bl	401a30 <fcntl@plt>
  40439c:	ldp	q1, q0, [x19]
  4043a0:	ldr	q2, [x19, #32]
  4043a4:	ldur	q3, [x19, #44]
  4043a8:	mov	w8, #0xfffffff5            	// #-11
  4043ac:	stp	q1, q0, [sp]
  4043b0:	ldr	w9, [sp, #12]
  4043b4:	mov	w10, #0x100                 	// #256
  4043b8:	mov	x2, sp
  4043bc:	mov	w1, #0x2                   	// #2
  4043c0:	and	w8, w9, w8
  4043c4:	mov	w0, wzr
  4043c8:	stur	q3, [sp, #44]
  4043cc:	str	q2, [sp, #32]
  4043d0:	str	w8, [sp, #12]
  4043d4:	strh	w10, [sp, #22]
  4043d8:	bl	401a80 <tcsetattr@plt>
  4043dc:	ldr	x19, [sp, #80]
  4043e0:	ldp	x29, x30, [sp, #64]
  4043e4:	add	sp, sp, #0x60
  4043e8:	ret
  4043ec:	stp	x29, x30, [sp, #-48]!
  4043f0:	stp	x20, x19, [sp, #32]
  4043f4:	adrp	x20, 407000 <tigetstr@plt+0x5470>
  4043f8:	mov	x19, x0
  4043fc:	add	x20, x20, #0x536
  404400:	str	x21, [sp, #16]
  404404:	mov	x29, sp
  404408:	cbz	x19, 40447c <tigetstr@plt+0x28ec>
  40440c:	bl	401b00 <__errno_location@plt>
  404410:	mov	x21, x0
  404414:	str	wzr, [x0]
  404418:	mov	w0, wzr
  40441c:	mov	x1, x20
  404420:	mov	x2, x19
  404424:	bl	401940 <write@plt>
  404428:	cmp	x0, #0x1
  40442c:	b.lt	404458 <tigetstr@plt+0x28c8>  // b.tstop
  404430:	subs	x19, x19, x0
  404434:	add	x8, x20, x0
  404438:	csel	x20, x20, x8, eq  // eq = none
  40443c:	ldr	w8, [x21]
  404440:	cmp	w8, #0xb
  404444:	b.ne	40444c <tigetstr@plt+0x28bc>  // b.any
  404448:	bl	404558 <tigetstr@plt+0x29c8>
  40444c:	mov	w8, #0x1                   	// #1
  404450:	tbnz	w8, #0, 404408 <tigetstr@plt+0x2878>
  404454:	b	404474 <tigetstr@plt+0x28e4>
  404458:	ldr	w8, [x21]
  40445c:	cmp	w8, #0xb
  404460:	b.eq	40443c <tigetstr@plt+0x28ac>  // b.none
  404464:	cmp	w8, #0x4
  404468:	b.eq	40443c <tigetstr@plt+0x28ac>  // b.none
  40446c:	mov	w8, wzr
  404470:	tbnz	w8, #0, 404408 <tigetstr@plt+0x2878>
  404474:	mov	w0, #0xffffffff            	// #-1
  404478:	b	404480 <tigetstr@plt+0x28f0>
  40447c:	mov	w0, wzr
  404480:	ldp	x20, x19, [sp, #32]
  404484:	ldr	x21, [sp, #16]
  404488:	ldp	x29, x30, [sp], #48
  40448c:	ret
  404490:	stp	x29, x30, [sp, #-32]!
  404494:	ldr	w2, [x1]
  404498:	str	x19, [sp, #16]
  40449c:	mov	x19, x0
  4044a0:	mov	w1, #0x4                   	// #4
  4044a4:	mov	w0, wzr
  4044a8:	mov	x29, sp
  4044ac:	bl	401a30 <fcntl@plt>
  4044b0:	mov	w0, wzr
  4044b4:	mov	w1, wzr
  4044b8:	mov	x2, x19
  4044bc:	bl	401a80 <tcsetattr@plt>
  4044c0:	ldr	x19, [sp, #16]
  4044c4:	ldp	x29, x30, [sp], #32
  4044c8:	ret
  4044cc:	sub	sp, sp, #0xa0
  4044d0:	movi	v0.2d, #0x0
  4044d4:	stp	q0, q0, [sp]
  4044d8:	ldr	x9, [sp]
  4044dc:	stp	x29, x30, [sp, #144]
  4044e0:	add	x29, sp, #0x90
  4044e4:	mov	w8, #0xa                   	// #10
  4044e8:	orr	x9, x9, #0x1
  4044ec:	stp	q0, q0, [sp, #96]
  4044f0:	stp	q0, q0, [sp, #64]
  4044f4:	stp	q0, q0, [sp, #32]
  4044f8:	str	x9, [sp]
  4044fc:	stp	x8, xzr, [x29, #-16]
  404500:	mov	x1, sp
  404504:	sub	x4, x29, #0x10
  404508:	mov	w0, #0x1                   	// #1
  40450c:	mov	x2, xzr
  404510:	mov	x3, xzr
  404514:	bl	401aa0 <select@plt>
  404518:	tbz	w0, #31, 40454c <tigetstr@plt+0x29bc>
  40451c:	bl	401b00 <__errno_location@plt>
  404520:	ldr	w8, [x0]
  404524:	cmp	w8, #0x4
  404528:	b.eq	404500 <tigetstr@plt+0x2970>  // b.none
  40452c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404530:	add	x1, x1, #0x5b3
  404534:	mov	w2, #0x5                   	// #5
  404538:	mov	x0, xzr
  40453c:	bl	401ab0 <dcgettext@plt>
  404540:	mov	x1, x0
  404544:	mov	w0, #0x1                   	// #1
  404548:	bl	401b50 <err@plt>
  40454c:	ldp	x29, x30, [sp, #144]
  404550:	add	sp, sp, #0xa0
  404554:	ret
  404558:	sub	sp, sp, #0x20
  40455c:	mov	w8, #0xb280                	// #45696
  404560:	movk	w8, #0xee6, lsl #16
  404564:	mov	x0, sp
  404568:	mov	x1, xzr
  40456c:	stp	x29, x30, [sp, #16]
  404570:	add	x29, sp, #0x10
  404574:	stp	xzr, x8, [sp]
  404578:	bl	4019d0 <nanosleep@plt>
  40457c:	ldp	x29, x30, [sp, #16]
  404580:	add	sp, sp, #0x20
  404584:	ret
  404588:	stp	x29, x30, [sp, #-32]!
  40458c:	ldr	w2, [x0, #20]
  404590:	str	x19, [sp, #16]
  404594:	add	x19, x0, #0x20
  404598:	mov	x29, sp
  40459c:	cbz	w2, 4045b4 <tigetstr@plt+0x2a24>
  4045a0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4045a4:	add	x1, x1, #0x686
  4045a8:	mov	x0, x19
  4045ac:	bl	4046bc <tigetstr@plt+0x2b2c>
  4045b0:	b	4045c4 <tigetstr@plt+0x2a34>
  4045b4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4045b8:	add	x1, x1, #0x692
  4045bc:	mov	x0, x19
  4045c0:	bl	4046bc <tigetstr@plt+0x2b2c>
  4045c4:	ldr	x0, [x19]
  4045c8:	mov	w1, wzr
  4045cc:	bl	4018b0 <open@plt>
  4045d0:	tbnz	w0, #31, 4045e0 <tigetstr@plt+0x2a50>
  4045d4:	ldr	x19, [sp, #16]
  4045d8:	ldp	x29, x30, [sp], #32
  4045dc:	ret
  4045e0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4045e4:	add	x1, x1, #0x677
  4045e8:	mov	w2, #0x5                   	// #5
  4045ec:	mov	x0, xzr
  4045f0:	bl	401ab0 <dcgettext@plt>
  4045f4:	ldr	x2, [x19]
  4045f8:	mov	x1, x0
  4045fc:	mov	w0, #0xffffffff            	// #-1
  404600:	bl	401b50 <err@plt>
  404604:	stp	x29, x30, [sp, #-32]!
  404608:	str	x19, [sp, #16]
  40460c:	mov	x29, sp
  404610:	mov	x19, x0
  404614:	bl	4018a0 <malloc@plt>
  404618:	cbz	x19, 404620 <tigetstr@plt+0x2a90>
  40461c:	cbz	x0, 40462c <tigetstr@plt+0x2a9c>
  404620:	ldr	x19, [sp, #16]
  404624:	ldp	x29, x30, [sp], #32
  404628:	ret
  40462c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404630:	add	x1, x1, #0x6b3
  404634:	mov	w0, #0x1                   	// #1
  404638:	mov	x2, x19
  40463c:	bl	401b50 <err@plt>
  404640:	stp	x29, x30, [sp, #-48]!
  404644:	str	x21, [sp, #16]
  404648:	stp	x20, x19, [sp, #32]
  40464c:	mov	x29, sp
  404650:	mov	x20, x0
  404654:	bl	401820 <__fpending@plt>
  404658:	mov	x19, x0
  40465c:	mov	x0, x20
  404660:	bl	401b80 <ferror@plt>
  404664:	mov	w21, w0
  404668:	mov	x0, x20
  40466c:	bl	401880 <fclose@plt>
  404670:	cbz	w21, 4046a0 <tigetstr@plt+0x2b10>
  404674:	cbnz	w0, 40468c <tigetstr@plt+0x2afc>
  404678:	bl	401b00 <__errno_location@plt>
  40467c:	ldr	w8, [x0]
  404680:	cmp	w8, #0x20
  404684:	b.eq	40468c <tigetstr@plt+0x2afc>  // b.none
  404688:	str	wzr, [x0]
  40468c:	mov	w0, #0xffffffff            	// #-1
  404690:	ldp	x20, x19, [sp, #32]
  404694:	ldr	x21, [sp, #16]
  404698:	ldp	x29, x30, [sp], #48
  40469c:	ret
  4046a0:	cbz	w0, 404690 <tigetstr@plt+0x2b00>
  4046a4:	cbnz	x19, 404674 <tigetstr@plt+0x2ae4>
  4046a8:	bl	401b00 <__errno_location@plt>
  4046ac:	ldr	w8, [x0]
  4046b0:	cmp	w8, #0x9
  4046b4:	csetm	w0, ne  // ne = any
  4046b8:	b	404690 <tigetstr@plt+0x2b00>
  4046bc:	sub	sp, sp, #0x100
  4046c0:	stp	x29, x30, [sp, #240]
  4046c4:	add	x29, sp, #0xf0
  4046c8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4046cc:	mov	x9, sp
  4046d0:	sub	x10, x29, #0x70
  4046d4:	movk	x8, #0xff80, lsl #32
  4046d8:	add	x11, x29, #0x10
  4046dc:	add	x9, x9, #0x80
  4046e0:	add	x10, x10, #0x30
  4046e4:	stp	x9, x8, [x29, #-16]
  4046e8:	stp	x11, x10, [x29, #-32]
  4046ec:	stp	x2, x3, [x29, #-112]
  4046f0:	stp	x4, x5, [x29, #-96]
  4046f4:	stp	x6, x7, [x29, #-80]
  4046f8:	stp	q1, q2, [sp, #16]
  4046fc:	str	q0, [sp]
  404700:	ldp	q0, q1, [x29, #-32]
  404704:	sub	x2, x29, #0x40
  404708:	stp	q3, q4, [sp, #48]
  40470c:	stp	q5, q6, [sp, #80]
  404710:	str	q7, [sp, #112]
  404714:	stp	q0, q1, [x29, #-64]
  404718:	bl	4019e0 <vasprintf@plt>
  40471c:	tbnz	w0, #31, 40472c <tigetstr@plt+0x2b9c>
  404720:	ldp	x29, x30, [sp, #240]
  404724:	add	sp, sp, #0x100
  404728:	ret
  40472c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404730:	add	x1, x1, #0x69c
  404734:	mov	w0, #0x1                   	// #1
  404738:	bl	401b50 <err@plt>
  40473c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404740:	str	w0, [x8, #576]
  404744:	ret
  404748:	sub	sp, sp, #0x80
  40474c:	stp	x29, x30, [sp, #32]
  404750:	stp	x28, x27, [sp, #48]
  404754:	stp	x26, x25, [sp, #64]
  404758:	stp	x24, x23, [sp, #80]
  40475c:	stp	x22, x21, [sp, #96]
  404760:	stp	x20, x19, [sp, #112]
  404764:	add	x29, sp, #0x20
  404768:	str	xzr, [x1]
  40476c:	cbz	x0, 4047a8 <tigetstr@plt+0x2c18>
  404770:	ldrb	w8, [x0]
  404774:	mov	x21, x0
  404778:	cbz	w8, 4047a8 <tigetstr@plt+0x2c18>
  40477c:	mov	x20, x2
  404780:	mov	x19, x1
  404784:	bl	4019a0 <__ctype_b_loc@plt>
  404788:	ldr	x8, [x0]
  40478c:	mov	x23, x0
  404790:	mov	x9, x21
  404794:	ldrb	w10, [x9], #1
  404798:	ldrh	w11, [x8, x10, lsl #1]
  40479c:	tbnz	w11, #13, 404794 <tigetstr@plt+0x2c04>
  4047a0:	cmp	w10, #0x2d
  4047a4:	b.ne	4047c0 <tigetstr@plt+0x2c30>  // b.any
  4047a8:	mov	w21, #0xffffffea            	// #-22
  4047ac:	tbz	w21, #31, 4049ec <tigetstr@plt+0x2e5c>
  4047b0:	neg	w19, w21
  4047b4:	bl	401b00 <__errno_location@plt>
  4047b8:	str	w19, [x0]
  4047bc:	b	4049ec <tigetstr@plt+0x2e5c>
  4047c0:	bl	401b00 <__errno_location@plt>
  4047c4:	mov	x25, x0
  4047c8:	str	wzr, [x0]
  4047cc:	sub	x1, x29, #0x8
  4047d0:	mov	x0, x21
  4047d4:	mov	w2, wzr
  4047d8:	stur	xzr, [x29, #-8]
  4047dc:	bl	401950 <strtoumax@plt>
  4047e0:	ldur	x24, [x29, #-8]
  4047e4:	str	x0, [sp, #16]
  4047e8:	cmp	x24, x21
  4047ec:	b.eq	404804 <tigetstr@plt+0x2c74>  // b.none
  4047f0:	add	x8, x0, #0x1
  4047f4:	cmp	x8, #0x1
  4047f8:	b.hi	40481c <tigetstr@plt+0x2c8c>  // b.pmore
  4047fc:	ldr	w8, [x25]
  404800:	cbz	w8, 40481c <tigetstr@plt+0x2c8c>
  404804:	ldr	w8, [x25]
  404808:	mov	w9, #0xffffffea            	// #-22
  40480c:	cmp	w8, #0x0
  404810:	csneg	w21, w9, w8, eq  // eq = none
  404814:	tbz	w21, #31, 4049ec <tigetstr@plt+0x2e5c>
  404818:	b	4047b0 <tigetstr@plt+0x2c20>
  40481c:	cbz	x24, 4049dc <tigetstr@plt+0x2e4c>
  404820:	ldrb	w8, [x24]
  404824:	cbz	w8, 4049dc <tigetstr@plt+0x2e4c>
  404828:	mov	w28, wzr
  40482c:	mov	w21, wzr
  404830:	mov	x22, xzr
  404834:	b	40484c <tigetstr@plt+0x2cbc>
  404838:	mov	x27, xzr
  40483c:	cbz	x22, 4048d4 <tigetstr@plt+0x2d44>
  404840:	mov	w21, #0xffffffea            	// #-22
  404844:	mov	w8, wzr
  404848:	tbz	wzr, #0, 4049e8 <tigetstr@plt+0x2e58>
  40484c:	ldrb	w8, [x24, #1]
  404850:	cmp	w8, #0x61
  404854:	b.le	404894 <tigetstr@plt+0x2d04>
  404858:	cmp	w8, #0x62
  40485c:	b.eq	40489c <tigetstr@plt+0x2d0c>  // b.none
  404860:	cmp	w8, #0x69
  404864:	b.ne	4048a8 <tigetstr@plt+0x2d18>  // b.any
  404868:	ldrb	w9, [x24, #2]
  40486c:	orr	w9, w9, #0x20
  404870:	cmp	w9, #0x62
  404874:	b.ne	404880 <tigetstr@plt+0x2cf0>  // b.any
  404878:	ldrb	w9, [x24, #3]
  40487c:	cbz	w9, 404a10 <tigetstr@plt+0x2e80>
  404880:	cmp	w8, #0x42
  404884:	b.eq	40489c <tigetstr@plt+0x2d0c>  // b.none
  404888:	cmp	w8, #0x62
  40488c:	b.ne	4048a4 <tigetstr@plt+0x2d14>  // b.any
  404890:	b	40489c <tigetstr@plt+0x2d0c>
  404894:	cmp	w8, #0x42
  404898:	b.ne	4048a4 <tigetstr@plt+0x2d14>  // b.any
  40489c:	ldrb	w9, [x24, #2]
  4048a0:	cbz	w9, 404a18 <tigetstr@plt+0x2e88>
  4048a4:	cbz	w8, 404a10 <tigetstr@plt+0x2e80>
  4048a8:	bl	401840 <localeconv@plt>
  4048ac:	cbz	x0, 4048bc <tigetstr@plt+0x2d2c>
  4048b0:	ldr	x26, [x0]
  4048b4:	cbnz	x26, 4048c4 <tigetstr@plt+0x2d34>
  4048b8:	b	404838 <tigetstr@plt+0x2ca8>
  4048bc:	mov	x26, xzr
  4048c0:	cbz	x26, 404838 <tigetstr@plt+0x2ca8>
  4048c4:	mov	x0, x26
  4048c8:	bl	401770 <strlen@plt>
  4048cc:	mov	x27, x0
  4048d0:	cbnz	x22, 404840 <tigetstr@plt+0x2cb0>
  4048d4:	mov	w8, wzr
  4048d8:	cbz	x26, 404954 <tigetstr@plt+0x2dc4>
  4048dc:	ldrb	w9, [x24]
  4048e0:	cbz	w9, 404960 <tigetstr@plt+0x2dd0>
  4048e4:	mov	x0, x26
  4048e8:	mov	x1, x24
  4048ec:	mov	x2, x27
  4048f0:	bl	4018c0 <strncmp@plt>
  4048f4:	cbnz	w0, 404840 <tigetstr@plt+0x2cb0>
  4048f8:	add	x24, x24, x27
  4048fc:	ldrb	w8, [x24]
  404900:	cmp	w8, #0x30
  404904:	b.ne	404918 <tigetstr@plt+0x2d88>  // b.any
  404908:	ldrb	w8, [x24, #1]!
  40490c:	add	w28, w28, #0x1
  404910:	cmp	w8, #0x30
  404914:	b.eq	404908 <tigetstr@plt+0x2d78>  // b.none
  404918:	ldr	x9, [x23]
  40491c:	sxtb	x8, w8
  404920:	ldrh	w8, [x9, x8, lsl #1]
  404924:	tbnz	w8, #11, 40496c <tigetstr@plt+0x2ddc>
  404928:	mov	x22, xzr
  40492c:	stur	x24, [x29, #-8]
  404930:	cbz	x22, 404944 <tigetstr@plt+0x2db4>
  404934:	ldur	x8, [x29, #-8]
  404938:	cbz	x8, 4049c4 <tigetstr@plt+0x2e34>
  40493c:	ldrb	w8, [x8]
  404940:	cbz	w8, 4049d0 <tigetstr@plt+0x2e40>
  404944:	ldur	x24, [x29, #-8]
  404948:	mov	w8, #0x1                   	// #1
  40494c:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  404950:	b	4049e8 <tigetstr@plt+0x2e58>
  404954:	mov	w21, #0xffffffea            	// #-22
  404958:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  40495c:	b	4049e8 <tigetstr@plt+0x2e58>
  404960:	mov	w21, #0xffffffea            	// #-22
  404964:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  404968:	b	4049e8 <tigetstr@plt+0x2e58>
  40496c:	sub	x1, x29, #0x8
  404970:	mov	x0, x24
  404974:	mov	w2, wzr
  404978:	str	wzr, [x25]
  40497c:	stur	xzr, [x29, #-8]
  404980:	bl	401950 <strtoumax@plt>
  404984:	ldur	x8, [x29, #-8]
  404988:	mov	x22, x0
  40498c:	cmp	x8, x24
  404990:	b.eq	4049a8 <tigetstr@plt+0x2e18>  // b.none
  404994:	add	x8, x22, #0x1
  404998:	cmp	x8, #0x1
  40499c:	b.hi	404930 <tigetstr@plt+0x2da0>  // b.pmore
  4049a0:	ldr	w8, [x25]
  4049a4:	cbz	w8, 404930 <tigetstr@plt+0x2da0>
  4049a8:	ldr	w9, [x25]
  4049ac:	mov	w10, #0xffffffea            	// #-22
  4049b0:	mov	w8, wzr
  4049b4:	cmp	w9, #0x0
  4049b8:	csneg	w21, w10, w9, eq  // eq = none
  4049bc:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  4049c0:	b	4049e8 <tigetstr@plt+0x2e58>
  4049c4:	mov	w21, #0xffffffea            	// #-22
  4049c8:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  4049cc:	b	4049e8 <tigetstr@plt+0x2e58>
  4049d0:	mov	w21, #0xffffffea            	// #-22
  4049d4:	tbnz	w8, #0, 40484c <tigetstr@plt+0x2cbc>
  4049d8:	b	4049e8 <tigetstr@plt+0x2e58>
  4049dc:	mov	w21, wzr
  4049e0:	ldr	x8, [sp, #16]
  4049e4:	str	x8, [x19]
  4049e8:	tbnz	w21, #31, 4047b0 <tigetstr@plt+0x2c20>
  4049ec:	mov	w0, w21
  4049f0:	ldp	x20, x19, [sp, #112]
  4049f4:	ldp	x22, x21, [sp, #96]
  4049f8:	ldp	x24, x23, [sp, #80]
  4049fc:	ldp	x26, x25, [sp, #64]
  404a00:	ldp	x28, x27, [sp, #48]
  404a04:	ldp	x29, x30, [sp, #32]
  404a08:	add	sp, sp, #0x80
  404a0c:	ret
  404a10:	mov	w23, #0x400                 	// #1024
  404a14:	b	404a1c <tigetstr@plt+0x2e8c>
  404a18:	mov	w23, #0x3e8                 	// #1000
  404a1c:	ldrsb	w24, [x24]
  404a20:	adrp	x21, 407000 <tigetstr@plt+0x5470>
  404a24:	add	x21, x21, #0x6d9
  404a28:	mov	w2, #0x9                   	// #9
  404a2c:	mov	x0, x21
  404a30:	mov	w1, w24
  404a34:	bl	401a70 <memchr@plt>
  404a38:	cbnz	x0, 404a58 <tigetstr@plt+0x2ec8>
  404a3c:	adrp	x21, 407000 <tigetstr@plt+0x5470>
  404a40:	add	x21, x21, #0x6e2
  404a44:	mov	w2, #0x9                   	// #9
  404a48:	mov	x0, x21
  404a4c:	mov	w1, w24
  404a50:	bl	401a70 <memchr@plt>
  404a54:	cbz	x0, 4047a8 <tigetstr@plt+0x2c18>
  404a58:	sub	w8, w0, w21
  404a5c:	add	w24, w8, #0x1
  404a60:	add	x0, sp, #0x10
  404a64:	mov	w1, w23
  404a68:	mov	w2, w24
  404a6c:	bl	404b2c <tigetstr@plt+0x2f9c>
  404a70:	mov	w21, w0
  404a74:	cbz	x20, 404a7c <tigetstr@plt+0x2eec>
  404a78:	str	w24, [x20]
  404a7c:	cbz	x22, 4049e0 <tigetstr@plt+0x2e50>
  404a80:	cbz	w24, 4049e0 <tigetstr@plt+0x2e50>
  404a84:	mov	w8, #0x1                   	// #1
  404a88:	add	x0, sp, #0x8
  404a8c:	mov	w1, w23
  404a90:	mov	w2, w24
  404a94:	str	x8, [sp, #8]
  404a98:	bl	404b2c <tigetstr@plt+0x2f9c>
  404a9c:	mov	w8, #0xa                   	// #10
  404aa0:	cmp	x22, #0xb
  404aa4:	b.cc	404ab8 <tigetstr@plt+0x2f28>  // b.lo, b.ul, b.last
  404aa8:	add	x8, x8, x8, lsl #2
  404aac:	lsl	x8, x8, #1
  404ab0:	cmp	x8, x22
  404ab4:	b.cc	404aa8 <tigetstr@plt+0x2f18>  // b.lo, b.ul, b.last
  404ab8:	cmp	w28, #0x1
  404abc:	b.lt	404ad0 <tigetstr@plt+0x2f40>  // b.tstop
  404ac0:	add	x8, x8, x8, lsl #2
  404ac4:	subs	w28, w28, #0x1
  404ac8:	lsl	x8, x8, #1
  404acc:	b.ne	404ac0 <tigetstr@plt+0x2f30>  // b.any
  404ad0:	ldp	x10, x9, [sp, #8]
  404ad4:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404ad8:	mov	w13, #0x1                   	// #1
  404adc:	movk	x11, #0xcccd
  404ae0:	mov	w12, #0xa                   	// #10
  404ae4:	b	404af8 <tigetstr@plt+0x2f68>
  404ae8:	cmp	x22, #0x9
  404aec:	mov	x22, x14
  404af0:	mov	x13, x15
  404af4:	b.ls	404b24 <tigetstr@plt+0x2f94>  // b.plast
  404af8:	umulh	x14, x22, x11
  404afc:	lsr	x14, x14, #3
  404b00:	add	x15, x13, x13, lsl #2
  404b04:	msub	x16, x14, x12, x22
  404b08:	lsl	x15, x15, #1
  404b0c:	cbz	x16, 404ae8 <tigetstr@plt+0x2f58>
  404b10:	udiv	x13, x8, x13
  404b14:	udiv	x13, x13, x16
  404b18:	udiv	x13, x10, x13
  404b1c:	add	x9, x9, x13
  404b20:	b	404ae8 <tigetstr@plt+0x2f58>
  404b24:	str	x9, [sp, #16]
  404b28:	b	4049e0 <tigetstr@plt+0x2e50>
  404b2c:	cbz	w2, 404b54 <tigetstr@plt+0x2fc4>
  404b30:	sxtw	x8, w1
  404b34:	ldr	x9, [x0]
  404b38:	umulh	x10, x8, x9
  404b3c:	cmp	xzr, x10
  404b40:	b.ne	404b5c <tigetstr@plt+0x2fcc>  // b.any
  404b44:	sub	w2, w2, #0x1
  404b48:	mul	x9, x9, x8
  404b4c:	str	x9, [x0]
  404b50:	cbnz	w2, 404b34 <tigetstr@plt+0x2fa4>
  404b54:	mov	w0, wzr
  404b58:	ret
  404b5c:	mov	w0, #0xffffffde            	// #-34
  404b60:	ret
  404b64:	stp	x29, x30, [sp, #-16]!
  404b68:	mov	x2, xzr
  404b6c:	mov	x29, sp
  404b70:	bl	404748 <tigetstr@plt+0x2bb8>
  404b74:	ldp	x29, x30, [sp], #16
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-48]!
  404b80:	stp	x22, x21, [sp, #16]
  404b84:	stp	x20, x19, [sp, #32]
  404b88:	mov	x20, x1
  404b8c:	mov	x19, x0
  404b90:	mov	x21, x0
  404b94:	mov	x29, sp
  404b98:	cbz	x0, 404bc8 <tigetstr@plt+0x3038>
  404b9c:	ldrb	w22, [x19]
  404ba0:	mov	x21, x19
  404ba4:	cbz	w22, 404bc8 <tigetstr@plt+0x3038>
  404ba8:	mov	x21, x19
  404bac:	bl	4019a0 <__ctype_b_loc@plt>
  404bb0:	ldr	x8, [x0]
  404bb4:	and	x9, x22, #0xff
  404bb8:	ldrh	w8, [x8, x9, lsl #1]
  404bbc:	tbz	w8, #11, 404bc8 <tigetstr@plt+0x3038>
  404bc0:	ldrb	w22, [x21, #1]!
  404bc4:	cbnz	w22, 404bac <tigetstr@plt+0x301c>
  404bc8:	cbz	x20, 404bd0 <tigetstr@plt+0x3040>
  404bcc:	str	x21, [x20]
  404bd0:	cmp	x21, x19
  404bd4:	b.ls	404be8 <tigetstr@plt+0x3058>  // b.plast
  404bd8:	ldrb	w8, [x21]
  404bdc:	cmp	w8, #0x0
  404be0:	cset	w0, eq  // eq = none
  404be4:	b	404bec <tigetstr@plt+0x305c>
  404be8:	mov	w0, wzr
  404bec:	ldp	x20, x19, [sp, #32]
  404bf0:	ldp	x22, x21, [sp, #16]
  404bf4:	ldp	x29, x30, [sp], #48
  404bf8:	ret
  404bfc:	stp	x29, x30, [sp, #-48]!
  404c00:	stp	x22, x21, [sp, #16]
  404c04:	stp	x20, x19, [sp, #32]
  404c08:	mov	x20, x1
  404c0c:	mov	x19, x0
  404c10:	mov	x21, x0
  404c14:	mov	x29, sp
  404c18:	cbz	x0, 404c48 <tigetstr@plt+0x30b8>
  404c1c:	ldrb	w22, [x19]
  404c20:	mov	x21, x19
  404c24:	cbz	w22, 404c48 <tigetstr@plt+0x30b8>
  404c28:	mov	x21, x19
  404c2c:	bl	4019a0 <__ctype_b_loc@plt>
  404c30:	ldr	x8, [x0]
  404c34:	and	x9, x22, #0xff
  404c38:	ldrh	w8, [x8, x9, lsl #1]
  404c3c:	tbz	w8, #12, 404c48 <tigetstr@plt+0x30b8>
  404c40:	ldrb	w22, [x21, #1]!
  404c44:	cbnz	w22, 404c2c <tigetstr@plt+0x309c>
  404c48:	cbz	x20, 404c50 <tigetstr@plt+0x30c0>
  404c4c:	str	x21, [x20]
  404c50:	cmp	x21, x19
  404c54:	b.ls	404c68 <tigetstr@plt+0x30d8>  // b.plast
  404c58:	ldrb	w8, [x21]
  404c5c:	cmp	w8, #0x0
  404c60:	cset	w0, eq  // eq = none
  404c64:	b	404c6c <tigetstr@plt+0x30dc>
  404c68:	mov	w0, wzr
  404c6c:	ldp	x20, x19, [sp, #32]
  404c70:	ldp	x22, x21, [sp, #16]
  404c74:	ldp	x29, x30, [sp], #48
  404c78:	ret
  404c7c:	sub	sp, sp, #0x100
  404c80:	stp	x29, x30, [sp, #208]
  404c84:	add	x29, sp, #0xd0
  404c88:	mov	x8, #0xffffffffffffffd0    	// #-48
  404c8c:	mov	x9, sp
  404c90:	sub	x10, x29, #0x50
  404c94:	stp	x22, x21, [sp, #224]
  404c98:	stp	x20, x19, [sp, #240]
  404c9c:	mov	x20, x1
  404ca0:	mov	x19, x0
  404ca4:	movk	x8, #0xff80, lsl #32
  404ca8:	add	x11, x29, #0x30
  404cac:	add	x9, x9, #0x80
  404cb0:	add	x22, x10, #0x30
  404cb4:	stp	x2, x3, [x29, #-80]
  404cb8:	stp	x4, x5, [x29, #-64]
  404cbc:	stp	x6, x7, [x29, #-48]
  404cc0:	stp	q1, q2, [sp, #16]
  404cc4:	stp	q3, q4, [sp, #48]
  404cc8:	str	q0, [sp]
  404ccc:	stp	q5, q6, [sp, #80]
  404cd0:	str	q7, [sp, #112]
  404cd4:	stp	x9, x8, [x29, #-16]
  404cd8:	stp	x11, x22, [x29, #-32]
  404cdc:	ldursw	x8, [x29, #-8]
  404ce0:	tbz	w8, #31, 404cf4 <tigetstr@plt+0x3164>
  404ce4:	add	w9, w8, #0x8
  404ce8:	cmp	w9, #0x0
  404cec:	stur	w9, [x29, #-8]
  404cf0:	b.le	404d54 <tigetstr@plt+0x31c4>
  404cf4:	ldur	x8, [x29, #-32]
  404cf8:	add	x9, x8, #0x8
  404cfc:	stur	x9, [x29, #-32]
  404d00:	ldr	x1, [x8]
  404d04:	cbz	x1, 404d70 <tigetstr@plt+0x31e0>
  404d08:	ldursw	x8, [x29, #-8]
  404d0c:	tbz	w8, #31, 404d20 <tigetstr@plt+0x3190>
  404d10:	add	w9, w8, #0x8
  404d14:	cmp	w9, #0x0
  404d18:	stur	w9, [x29, #-8]
  404d1c:	b.le	404d64 <tigetstr@plt+0x31d4>
  404d20:	ldur	x8, [x29, #-32]
  404d24:	add	x9, x8, #0x8
  404d28:	stur	x9, [x29, #-32]
  404d2c:	ldr	x21, [x8]
  404d30:	cbz	x21, 404d70 <tigetstr@plt+0x31e0>
  404d34:	mov	x0, x19
  404d38:	bl	401980 <strcmp@plt>
  404d3c:	cbz	w0, 404d8c <tigetstr@plt+0x31fc>
  404d40:	mov	x0, x19
  404d44:	mov	x1, x21
  404d48:	bl	401980 <strcmp@plt>
  404d4c:	cbnz	w0, 404cdc <tigetstr@plt+0x314c>
  404d50:	b	404d90 <tigetstr@plt+0x3200>
  404d54:	add	x8, x22, x8
  404d58:	ldr	x1, [x8]
  404d5c:	cbnz	x1, 404d08 <tigetstr@plt+0x3178>
  404d60:	b	404d70 <tigetstr@plt+0x31e0>
  404d64:	add	x8, x22, x8
  404d68:	ldr	x21, [x8]
  404d6c:	cbnz	x21, 404d34 <tigetstr@plt+0x31a4>
  404d70:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404d74:	ldr	w0, [x8, #576]
  404d78:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404d7c:	add	x1, x1, #0x6eb
  404d80:	mov	x2, x20
  404d84:	mov	x3, x19
  404d88:	bl	401ad0 <errx@plt>
  404d8c:	mov	w0, #0x1                   	// #1
  404d90:	ldp	x20, x19, [sp, #240]
  404d94:	ldp	x22, x21, [sp, #224]
  404d98:	ldp	x29, x30, [sp, #208]
  404d9c:	add	sp, sp, #0x100
  404da0:	ret
  404da4:	cbz	x1, 404dc8 <tigetstr@plt+0x3238>
  404da8:	sxtb	w8, w2
  404dac:	ldrsb	w9, [x0]
  404db0:	cbz	w9, 404dc8 <tigetstr@plt+0x3238>
  404db4:	cmp	w8, w9
  404db8:	b.eq	404dcc <tigetstr@plt+0x323c>  // b.none
  404dbc:	sub	x1, x1, #0x1
  404dc0:	add	x0, x0, #0x1
  404dc4:	cbnz	x1, 404dac <tigetstr@plt+0x321c>
  404dc8:	mov	x0, xzr
  404dcc:	ret
  404dd0:	stp	x29, x30, [sp, #-32]!
  404dd4:	stp	x20, x19, [sp, #16]
  404dd8:	mov	x29, sp
  404ddc:	mov	x20, x1
  404de0:	mov	x19, x0
  404de4:	bl	404e24 <tigetstr@plt+0x3294>
  404de8:	cmp	w0, w0, sxth
  404dec:	b.ne	404dfc <tigetstr@plt+0x326c>  // b.any
  404df0:	ldp	x20, x19, [sp, #16]
  404df4:	ldp	x29, x30, [sp], #32
  404df8:	ret
  404dfc:	bl	401b00 <__errno_location@plt>
  404e00:	mov	w8, #0x22                  	// #34
  404e04:	str	w8, [x0]
  404e08:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404e0c:	ldr	w0, [x8, #576]
  404e10:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404e14:	add	x1, x1, #0x6eb
  404e18:	mov	x2, x20
  404e1c:	mov	x3, x19
  404e20:	bl	401b50 <err@plt>
  404e24:	stp	x29, x30, [sp, #-32]!
  404e28:	stp	x20, x19, [sp, #16]
  404e2c:	mov	x29, sp
  404e30:	mov	x20, x1
  404e34:	mov	x19, x0
  404e38:	bl	404efc <tigetstr@plt+0x336c>
  404e3c:	cmp	x0, w0, sxtw
  404e40:	b.ne	404e50 <tigetstr@plt+0x32c0>  // b.any
  404e44:	ldp	x20, x19, [sp, #16]
  404e48:	ldp	x29, x30, [sp], #32
  404e4c:	ret
  404e50:	bl	401b00 <__errno_location@plt>
  404e54:	mov	w8, #0x22                  	// #34
  404e58:	str	w8, [x0]
  404e5c:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404e60:	ldr	w0, [x8, #576]
  404e64:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404e68:	add	x1, x1, #0x6eb
  404e6c:	mov	x2, x20
  404e70:	mov	x3, x19
  404e74:	bl	401b50 <err@plt>
  404e78:	stp	x29, x30, [sp, #-16]!
  404e7c:	mov	w2, #0xa                   	// #10
  404e80:	mov	x29, sp
  404e84:	bl	404e90 <tigetstr@plt+0x3300>
  404e88:	ldp	x29, x30, [sp], #16
  404e8c:	ret
  404e90:	stp	x29, x30, [sp, #-32]!
  404e94:	stp	x20, x19, [sp, #16]
  404e98:	mov	x29, sp
  404e9c:	mov	x20, x1
  404ea0:	mov	x19, x0
  404ea4:	bl	404fb4 <tigetstr@plt+0x3424>
  404ea8:	cmp	w0, #0x10, lsl #12
  404eac:	b.cs	404ebc <tigetstr@plt+0x332c>  // b.hs, b.nlast
  404eb0:	ldp	x20, x19, [sp, #16]
  404eb4:	ldp	x29, x30, [sp], #32
  404eb8:	ret
  404ebc:	bl	401b00 <__errno_location@plt>
  404ec0:	mov	w8, #0x22                  	// #34
  404ec4:	str	w8, [x0]
  404ec8:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404ecc:	ldr	w0, [x8, #576]
  404ed0:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404ed4:	add	x1, x1, #0x6eb
  404ed8:	mov	x2, x20
  404edc:	mov	x3, x19
  404ee0:	bl	401b50 <err@plt>
  404ee4:	stp	x29, x30, [sp, #-16]!
  404ee8:	mov	w2, #0x10                  	// #16
  404eec:	mov	x29, sp
  404ef0:	bl	404e90 <tigetstr@plt+0x3300>
  404ef4:	ldp	x29, x30, [sp], #16
  404ef8:	ret
  404efc:	stp	x29, x30, [sp, #-48]!
  404f00:	mov	x29, sp
  404f04:	str	x21, [sp, #16]
  404f08:	stp	x20, x19, [sp, #32]
  404f0c:	mov	x20, x1
  404f10:	mov	x19, x0
  404f14:	str	xzr, [x29, #24]
  404f18:	bl	401b00 <__errno_location@plt>
  404f1c:	mov	x21, x0
  404f20:	str	wzr, [x0]
  404f24:	cbz	x19, 404f70 <tigetstr@plt+0x33e0>
  404f28:	ldrb	w8, [x19]
  404f2c:	cbz	w8, 404f70 <tigetstr@plt+0x33e0>
  404f30:	add	x1, x29, #0x18
  404f34:	mov	w2, #0xa                   	// #10
  404f38:	mov	x0, x19
  404f3c:	bl	4017c0 <strtoimax@plt>
  404f40:	ldr	w8, [x21]
  404f44:	cbnz	w8, 404f70 <tigetstr@plt+0x33e0>
  404f48:	ldr	x8, [x29, #24]
  404f4c:	cmp	x8, x19
  404f50:	b.eq	404f70 <tigetstr@plt+0x33e0>  // b.none
  404f54:	cbz	x8, 404f60 <tigetstr@plt+0x33d0>
  404f58:	ldrb	w8, [x8]
  404f5c:	cbnz	w8, 404f70 <tigetstr@plt+0x33e0>
  404f60:	ldp	x20, x19, [sp, #32]
  404f64:	ldr	x21, [sp, #16]
  404f68:	ldp	x29, x30, [sp], #48
  404f6c:	ret
  404f70:	ldr	w8, [x21]
  404f74:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  404f78:	ldr	w0, [x9, #576]
  404f7c:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404f80:	add	x1, x1, #0x6eb
  404f84:	mov	x2, x20
  404f88:	mov	x3, x19
  404f8c:	cmp	w8, #0x22
  404f90:	b.ne	404f98 <tigetstr@plt+0x3408>  // b.any
  404f94:	bl	401b50 <err@plt>
  404f98:	bl	401ad0 <errx@plt>
  404f9c:	stp	x29, x30, [sp, #-16]!
  404fa0:	mov	w2, #0xa                   	// #10
  404fa4:	mov	x29, sp
  404fa8:	bl	404fb4 <tigetstr@plt+0x3424>
  404fac:	ldp	x29, x30, [sp], #16
  404fb0:	ret
  404fb4:	stp	x29, x30, [sp, #-32]!
  404fb8:	stp	x20, x19, [sp, #16]
  404fbc:	mov	x29, sp
  404fc0:	mov	x20, x1
  404fc4:	mov	x19, x0
  404fc8:	bl	405038 <tigetstr@plt+0x34a8>
  404fcc:	lsr	x8, x0, #32
  404fd0:	cbnz	x8, 404fe0 <tigetstr@plt+0x3450>
  404fd4:	ldp	x20, x19, [sp, #16]
  404fd8:	ldp	x29, x30, [sp], #32
  404fdc:	ret
  404fe0:	bl	401b00 <__errno_location@plt>
  404fe4:	mov	w8, #0x22                  	// #34
  404fe8:	str	w8, [x0]
  404fec:	adrp	x8, 418000 <tigetstr@plt+0x16470>
  404ff0:	ldr	w0, [x8, #576]
  404ff4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  404ff8:	add	x1, x1, #0x6eb
  404ffc:	mov	x2, x20
  405000:	mov	x3, x19
  405004:	bl	401b50 <err@plt>
  405008:	stp	x29, x30, [sp, #-16]!
  40500c:	mov	w2, #0x10                  	// #16
  405010:	mov	x29, sp
  405014:	bl	404fb4 <tigetstr@plt+0x3424>
  405018:	ldp	x29, x30, [sp], #16
  40501c:	ret
  405020:	stp	x29, x30, [sp, #-16]!
  405024:	mov	w2, #0xa                   	// #10
  405028:	mov	x29, sp
  40502c:	bl	405038 <tigetstr@plt+0x34a8>
  405030:	ldp	x29, x30, [sp], #16
  405034:	ret
  405038:	sub	sp, sp, #0x40
  40503c:	stp	x29, x30, [sp, #16]
  405040:	stp	x22, x21, [sp, #32]
  405044:	stp	x20, x19, [sp, #48]
  405048:	add	x29, sp, #0x10
  40504c:	mov	w22, w2
  405050:	mov	x20, x1
  405054:	mov	x19, x0
  405058:	str	xzr, [sp, #8]
  40505c:	bl	401b00 <__errno_location@plt>
  405060:	mov	x21, x0
  405064:	str	wzr, [x0]
  405068:	cbz	x19, 4050b8 <tigetstr@plt+0x3528>
  40506c:	ldrb	w8, [x19]
  405070:	cbz	w8, 4050b8 <tigetstr@plt+0x3528>
  405074:	add	x1, sp, #0x8
  405078:	mov	x0, x19
  40507c:	mov	w2, w22
  405080:	bl	401950 <strtoumax@plt>
  405084:	ldr	w8, [x21]
  405088:	cbnz	w8, 4050b8 <tigetstr@plt+0x3528>
  40508c:	ldr	x8, [sp, #8]
  405090:	cmp	x8, x19
  405094:	b.eq	4050b8 <tigetstr@plt+0x3528>  // b.none
  405098:	cbz	x8, 4050a4 <tigetstr@plt+0x3514>
  40509c:	ldrb	w8, [x8]
  4050a0:	cbnz	w8, 4050b8 <tigetstr@plt+0x3528>
  4050a4:	ldp	x20, x19, [sp, #48]
  4050a8:	ldp	x22, x21, [sp, #32]
  4050ac:	ldp	x29, x30, [sp, #16]
  4050b0:	add	sp, sp, #0x40
  4050b4:	ret
  4050b8:	ldr	w8, [x21]
  4050bc:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  4050c0:	ldr	w0, [x9, #576]
  4050c4:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4050c8:	add	x1, x1, #0x6eb
  4050cc:	mov	x2, x20
  4050d0:	mov	x3, x19
  4050d4:	cmp	w8, #0x22
  4050d8:	b.ne	4050e0 <tigetstr@plt+0x3550>  // b.any
  4050dc:	bl	401b50 <err@plt>
  4050e0:	bl	401ad0 <errx@plt>
  4050e4:	stp	x29, x30, [sp, #-16]!
  4050e8:	mov	w2, #0x10                  	// #16
  4050ec:	mov	x29, sp
  4050f0:	bl	405038 <tigetstr@plt+0x34a8>
  4050f4:	ldp	x29, x30, [sp], #16
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-48]!
  405100:	mov	x29, sp
  405104:	str	x21, [sp, #16]
  405108:	stp	x20, x19, [sp, #32]
  40510c:	mov	x20, x1
  405110:	mov	x19, x0
  405114:	str	xzr, [x29, #24]
  405118:	bl	401b00 <__errno_location@plt>
  40511c:	mov	x21, x0
  405120:	str	wzr, [x0]
  405124:	cbz	x19, 40516c <tigetstr@plt+0x35dc>
  405128:	ldrb	w8, [x19]
  40512c:	cbz	w8, 40516c <tigetstr@plt+0x35dc>
  405130:	add	x1, x29, #0x18
  405134:	mov	x0, x19
  405138:	bl	4017d0 <strtod@plt>
  40513c:	ldr	w8, [x21]
  405140:	cbnz	w8, 40516c <tigetstr@plt+0x35dc>
  405144:	ldr	x8, [x29, #24]
  405148:	cmp	x8, x19
  40514c:	b.eq	40516c <tigetstr@plt+0x35dc>  // b.none
  405150:	cbz	x8, 40515c <tigetstr@plt+0x35cc>
  405154:	ldrb	w8, [x8]
  405158:	cbnz	w8, 40516c <tigetstr@plt+0x35dc>
  40515c:	ldp	x20, x19, [sp, #32]
  405160:	ldr	x21, [sp, #16]
  405164:	ldp	x29, x30, [sp], #48
  405168:	ret
  40516c:	ldr	w8, [x21]
  405170:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  405174:	ldr	w0, [x9, #576]
  405178:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  40517c:	add	x1, x1, #0x6eb
  405180:	mov	x2, x20
  405184:	mov	x3, x19
  405188:	cmp	w8, #0x22
  40518c:	b.ne	405194 <tigetstr@plt+0x3604>  // b.any
  405190:	bl	401b50 <err@plt>
  405194:	bl	401ad0 <errx@plt>
  405198:	stp	x29, x30, [sp, #-48]!
  40519c:	mov	x29, sp
  4051a0:	str	x21, [sp, #16]
  4051a4:	stp	x20, x19, [sp, #32]
  4051a8:	mov	x20, x1
  4051ac:	mov	x19, x0
  4051b0:	str	xzr, [x29, #24]
  4051b4:	bl	401b00 <__errno_location@plt>
  4051b8:	mov	x21, x0
  4051bc:	str	wzr, [x0]
  4051c0:	cbz	x19, 40520c <tigetstr@plt+0x367c>
  4051c4:	ldrb	w8, [x19]
  4051c8:	cbz	w8, 40520c <tigetstr@plt+0x367c>
  4051cc:	add	x1, x29, #0x18
  4051d0:	mov	w2, #0xa                   	// #10
  4051d4:	mov	x0, x19
  4051d8:	bl	4019b0 <strtol@plt>
  4051dc:	ldr	w8, [x21]
  4051e0:	cbnz	w8, 40520c <tigetstr@plt+0x367c>
  4051e4:	ldr	x8, [x29, #24]
  4051e8:	cmp	x8, x19
  4051ec:	b.eq	40520c <tigetstr@plt+0x367c>  // b.none
  4051f0:	cbz	x8, 4051fc <tigetstr@plt+0x366c>
  4051f4:	ldrb	w8, [x8]
  4051f8:	cbnz	w8, 40520c <tigetstr@plt+0x367c>
  4051fc:	ldp	x20, x19, [sp, #32]
  405200:	ldr	x21, [sp, #16]
  405204:	ldp	x29, x30, [sp], #48
  405208:	ret
  40520c:	ldr	w8, [x21]
  405210:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  405214:	ldr	w0, [x9, #576]
  405218:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  40521c:	add	x1, x1, #0x6eb
  405220:	mov	x2, x20
  405224:	mov	x3, x19
  405228:	cmp	w8, #0x22
  40522c:	b.ne	405234 <tigetstr@plt+0x36a4>  // b.any
  405230:	bl	401b50 <err@plt>
  405234:	bl	401ad0 <errx@plt>
  405238:	stp	x29, x30, [sp, #-48]!
  40523c:	mov	x29, sp
  405240:	str	x21, [sp, #16]
  405244:	stp	x20, x19, [sp, #32]
  405248:	mov	x20, x1
  40524c:	mov	x19, x0
  405250:	str	xzr, [x29, #24]
  405254:	bl	401b00 <__errno_location@plt>
  405258:	mov	x21, x0
  40525c:	str	wzr, [x0]
  405260:	cbz	x19, 4052ac <tigetstr@plt+0x371c>
  405264:	ldrb	w8, [x19]
  405268:	cbz	w8, 4052ac <tigetstr@plt+0x371c>
  40526c:	add	x1, x29, #0x18
  405270:	mov	w2, #0xa                   	// #10
  405274:	mov	x0, x19
  405278:	bl	401760 <strtoul@plt>
  40527c:	ldr	w8, [x21]
  405280:	cbnz	w8, 4052ac <tigetstr@plt+0x371c>
  405284:	ldr	x8, [x29, #24]
  405288:	cmp	x8, x19
  40528c:	b.eq	4052ac <tigetstr@plt+0x371c>  // b.none
  405290:	cbz	x8, 40529c <tigetstr@plt+0x370c>
  405294:	ldrb	w8, [x8]
  405298:	cbnz	w8, 4052ac <tigetstr@plt+0x371c>
  40529c:	ldp	x20, x19, [sp, #32]
  4052a0:	ldr	x21, [sp, #16]
  4052a4:	ldp	x29, x30, [sp], #48
  4052a8:	ret
  4052ac:	ldr	w8, [x21]
  4052b0:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  4052b4:	ldr	w0, [x9, #576]
  4052b8:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  4052bc:	add	x1, x1, #0x6eb
  4052c0:	mov	x2, x20
  4052c4:	mov	x3, x19
  4052c8:	cmp	w8, #0x22
  4052cc:	b.ne	4052d4 <tigetstr@plt+0x3744>  // b.any
  4052d0:	bl	401b50 <err@plt>
  4052d4:	bl	401ad0 <errx@plt>
  4052d8:	sub	sp, sp, #0x30
  4052dc:	stp	x20, x19, [sp, #32]
  4052e0:	mov	x20, x1
  4052e4:	add	x1, sp, #0x8
  4052e8:	stp	x29, x30, [sp, #16]
  4052ec:	add	x29, sp, #0x10
  4052f0:	mov	x19, x0
  4052f4:	bl	404b64 <tigetstr@plt+0x2fd4>
  4052f8:	cbnz	w0, 405310 <tigetstr@plt+0x3780>
  4052fc:	ldr	x0, [sp, #8]
  405300:	ldp	x20, x19, [sp, #32]
  405304:	ldp	x29, x30, [sp, #16]
  405308:	add	sp, sp, #0x30
  40530c:	ret
  405310:	bl	401b00 <__errno_location@plt>
  405314:	adrp	x9, 418000 <tigetstr@plt+0x16470>
  405318:	ldr	w8, [x0]
  40531c:	ldr	w0, [x9, #576]
  405320:	adrp	x1, 407000 <tigetstr@plt+0x5470>
  405324:	add	x1, x1, #0x6eb
  405328:	mov	x2, x20
  40532c:	mov	x3, x19
  405330:	cbnz	w8, 405338 <tigetstr@plt+0x37a8>
  405334:	bl	401ad0 <errx@plt>
  405338:	bl	401b50 <err@plt>
  40533c:	stp	x29, x30, [sp, #-32]!
  405340:	str	x19, [sp, #16]
  405344:	mov	x19, x1
  405348:	mov	x1, x2
  40534c:	mov	x29, sp
  405350:	bl	4050fc <tigetstr@plt+0x356c>
  405354:	fcvtzs	x8, d0
  405358:	mov	x9, #0x848000000000        	// #145685290680320
  40535c:	movk	x9, #0x412e, lsl #48
  405360:	scvtf	d1, x8
  405364:	fmov	d2, x9
  405368:	fsub	d0, d0, d1
  40536c:	fmul	d0, d0, d2
  405370:	fcvtzs	x9, d0
  405374:	stp	x8, x9, [x19]
  405378:	ldr	x19, [sp, #16]
  40537c:	ldp	x29, x30, [sp], #32
  405380:	ret
  405384:	and	w8, w0, #0xf000
  405388:	sub	w8, w8, #0x1, lsl #12
  40538c:	lsr	w9, w8, #12
  405390:	cmp	w9, #0xb
  405394:	mov	w8, wzr
  405398:	b.hi	4053ec <tigetstr@plt+0x385c>  // b.pmore
  40539c:	adrp	x10, 407000 <tigetstr@plt+0x5470>
  4053a0:	add	x10, x10, #0x6cd
  4053a4:	adr	x11, 4053b8 <tigetstr@plt+0x3828>
  4053a8:	ldrb	w12, [x10, x9]
  4053ac:	add	x11, x11, x12, lsl #2
  4053b0:	mov	w9, #0x64                  	// #100
  4053b4:	br	x11
  4053b8:	mov	w9, #0x70                  	// #112
  4053bc:	b	4053e4 <tigetstr@plt+0x3854>
  4053c0:	mov	w9, #0x63                  	// #99
  4053c4:	b	4053e4 <tigetstr@plt+0x3854>
  4053c8:	mov	w9, #0x62                  	// #98
  4053cc:	b	4053e4 <tigetstr@plt+0x3854>
  4053d0:	mov	w9, #0x6c                  	// #108
  4053d4:	b	4053e4 <tigetstr@plt+0x3854>
  4053d8:	mov	w9, #0x73                  	// #115
  4053dc:	b	4053e4 <tigetstr@plt+0x3854>
  4053e0:	mov	w9, #0x2d                  	// #45
  4053e4:	mov	w8, #0x1                   	// #1
  4053e8:	strb	w9, [x1]
  4053ec:	tst	w0, #0x100
  4053f0:	mov	w9, #0x72                  	// #114
  4053f4:	mov	w10, #0x2d                  	// #45
  4053f8:	add	x11, x1, x8
  4053fc:	mov	w12, #0x77                  	// #119
  405400:	csel	w17, w10, w9, eq  // eq = none
  405404:	tst	w0, #0x80
  405408:	mov	w14, #0x53                  	// #83
  40540c:	mov	w15, #0x73                  	// #115
  405410:	mov	w16, #0x78                  	// #120
  405414:	strb	w17, [x11]
  405418:	csel	w17, w10, w12, eq  // eq = none
  40541c:	tst	w0, #0x40
  405420:	orr	x13, x8, #0x2
  405424:	strb	w17, [x11, #1]
  405428:	csel	w11, w15, w14, ne  // ne = any
  40542c:	csel	w17, w16, w10, ne  // ne = any
  405430:	tst	w0, #0x800
  405434:	csel	w11, w17, w11, eq  // eq = none
  405438:	add	x13, x13, x1
  40543c:	tst	w0, #0x20
  405440:	strb	w11, [x13]
  405444:	csel	w11, w10, w9, eq  // eq = none
  405448:	tst	w0, #0x10
  40544c:	strb	w11, [x13, #1]
  405450:	csel	w11, w10, w12, eq  // eq = none
  405454:	tst	w0, #0x8
  405458:	csel	w14, w15, w14, ne  // ne = any
  40545c:	csel	w15, w16, w10, ne  // ne = any
  405460:	tst	w0, #0x400
  405464:	orr	x8, x8, #0x6
  405468:	csel	w14, w15, w14, eq  // eq = none
  40546c:	tst	w0, #0x4
  405470:	add	x8, x8, x1
  405474:	csel	w9, w10, w9, eq  // eq = none
  405478:	tst	w0, #0x2
  40547c:	mov	w17, #0x54                  	// #84
  405480:	strb	w11, [x13, #2]
  405484:	mov	w11, #0x74                  	// #116
  405488:	strb	w14, [x13, #3]
  40548c:	strb	w9, [x8]
  405490:	csel	w9, w10, w12, eq  // eq = none
  405494:	tst	w0, #0x1
  405498:	strb	w9, [x8, #1]
  40549c:	csel	w9, w11, w17, ne  // ne = any
  4054a0:	csel	w10, w16, w10, ne  // ne = any
  4054a4:	tst	w0, #0x200
  4054a8:	csel	w9, w10, w9, eq  // eq = none
  4054ac:	mov	x0, x1
  4054b0:	strb	w9, [x8, #2]
  4054b4:	strb	wzr, [x8, #3]
  4054b8:	ret
  4054bc:	sub	sp, sp, #0x60
  4054c0:	stp	x22, x21, [sp, #64]
  4054c4:	stp	x20, x19, [sp, #80]
  4054c8:	mov	x21, x1
  4054cc:	mov	w20, w0
  4054d0:	add	x22, sp, #0x8
  4054d4:	stp	x29, x30, [sp, #48]
  4054d8:	add	x29, sp, #0x30
  4054dc:	tbz	w0, #1, 4054ec <tigetstr@plt+0x395c>
  4054e0:	orr	x22, x22, #0x1
  4054e4:	mov	w8, #0x20                  	// #32
  4054e8:	strb	w8, [sp, #8]
  4054ec:	mov	x0, x21
  4054f0:	bl	40568c <tigetstr@plt+0x3afc>
  4054f4:	cbz	w0, 405518 <tigetstr@plt+0x3988>
  4054f8:	mov	w8, #0x6667                	// #26215
  4054fc:	movk	w8, #0x6666, lsl #16
  405500:	smull	x8, w0, w8
  405504:	lsr	x9, x8, #63
  405508:	asr	x8, x8, #34
  40550c:	add	w8, w8, w9
  405510:	sxtw	x9, w8
  405514:	b	40551c <tigetstr@plt+0x398c>
  405518:	mov	x9, xzr
  40551c:	adrp	x8, 407000 <tigetstr@plt+0x5470>
  405520:	add	x8, x8, #0x6f4
  405524:	ldrb	w11, [x8, x9]
  405528:	mov	x10, #0xffffffffffffffff    	// #-1
  40552c:	lsl	x8, x10, x0
  405530:	bic	x8, x21, x8
  405534:	cmp	w0, #0x0
  405538:	mov	x10, x22
  40553c:	lsr	x19, x21, x0
  405540:	csel	x8, x8, xzr, ne  // ne = any
  405544:	strb	w11, [x10], #1
  405548:	tbz	w20, #0, 40555c <tigetstr@plt+0x39cc>
  40554c:	cbz	x9, 40555c <tigetstr@plt+0x39cc>
  405550:	mov	w9, #0x4269                	// #17001
  405554:	add	x10, x22, #0x3
  405558:	sturh	w9, [x22, #1]
  40555c:	strb	wzr, [x10]
  405560:	cbz	x8, 4055a8 <tigetstr@plt+0x3a18>
  405564:	sub	w9, w0, #0xa
  405568:	lsr	x8, x8, x9
  40556c:	tbnz	w20, #2, 4055b4 <tigetstr@plt+0x3a24>
  405570:	mov	x10, #0xf5c3                	// #62915
  405574:	movk	x10, #0x5c28, lsl #16
  405578:	add	x9, x8, #0x32
  40557c:	movk	x10, #0xc28f, lsl #32
  405580:	movk	x10, #0x28f5, lsl #48
  405584:	sub	x8, x8, #0x3b6
  405588:	lsr	x9, x9, #2
  40558c:	cmp	x8, #0x64
  405590:	umulh	x8, x9, x10
  405594:	lsr	x8, x8, #2
  405598:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40559c:	cinc	w19, w19, cc  // cc = lo, ul, last
  4055a0:	cbnz	x20, 4055e4 <tigetstr@plt+0x3a54>
  4055a4:	b	405654 <tigetstr@plt+0x3ac4>
  4055a8:	mov	x20, xzr
  4055ac:	cbnz	x20, 4055e4 <tigetstr@plt+0x3a54>
  4055b0:	b	405654 <tigetstr@plt+0x3ac4>
  4055b4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4055b8:	add	x8, x8, #0x5
  4055bc:	movk	x9, #0xcccd
  4055c0:	umulh	x10, x8, x9
  4055c4:	lsr	x20, x10, #3
  4055c8:	mul	x9, x20, x9
  4055cc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4055d0:	ror	x9, x9, #1
  4055d4:	movk	x10, #0x1999, lsl #48
  4055d8:	cmp	x9, x10
  4055dc:	b.ls	405634 <tigetstr@plt+0x3aa4>  // b.plast
  4055e0:	cbz	x20, 405654 <tigetstr@plt+0x3ac4>
  4055e4:	bl	401840 <localeconv@plt>
  4055e8:	cbz	x0, 4055f8 <tigetstr@plt+0x3a68>
  4055ec:	ldr	x4, [x0]
  4055f0:	cbnz	x4, 405600 <tigetstr@plt+0x3a70>
  4055f4:	b	405608 <tigetstr@plt+0x3a78>
  4055f8:	mov	x4, xzr
  4055fc:	cbz	x4, 405608 <tigetstr@plt+0x3a78>
  405600:	ldrb	w8, [x4]
  405604:	cbnz	w8, 405610 <tigetstr@plt+0x3a80>
  405608:	adrp	x4, 407000 <tigetstr@plt+0x5470>
  40560c:	add	x4, x4, #0x366
  405610:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  405614:	add	x2, x2, #0x6fc
  405618:	add	x0, sp, #0x10
  40561c:	add	x6, sp, #0x8
  405620:	mov	w1, #0x20                  	// #32
  405624:	mov	w3, w19
  405628:	mov	x5, x20
  40562c:	bl	401830 <snprintf@plt>
  405630:	b	405670 <tigetstr@plt+0x3ae0>
  405634:	mov	x9, #0xf5c3                	// #62915
  405638:	movk	x9, #0x5c28, lsl #16
  40563c:	movk	x9, #0xc28f, lsl #32
  405640:	lsr	x8, x8, #2
  405644:	movk	x9, #0x28f5, lsl #48
  405648:	umulh	x8, x8, x9
  40564c:	lsr	x20, x8, #2
  405650:	cbnz	x20, 4055e4 <tigetstr@plt+0x3a54>
  405654:	adrp	x2, 407000 <tigetstr@plt+0x5470>
  405658:	add	x2, x2, #0x706
  40565c:	add	x0, sp, #0x10
  405660:	add	x4, sp, #0x8
  405664:	mov	w1, #0x20                  	// #32
  405668:	mov	w3, w19
  40566c:	bl	401830 <snprintf@plt>
  405670:	add	x0, sp, #0x10
  405674:	bl	401910 <strdup@plt>
  405678:	ldp	x20, x19, [sp, #80]
  40567c:	ldp	x22, x21, [sp, #64]
  405680:	ldp	x29, x30, [sp, #48]
  405684:	add	sp, sp, #0x60
  405688:	ret
  40568c:	mov	w8, #0xa                   	// #10
  405690:	lsr	x9, x0, x8
  405694:	cbz	x9, 4056a8 <tigetstr@plt+0x3b18>
  405698:	cmp	x8, #0x33
  40569c:	add	x8, x8, #0xa
  4056a0:	b.cc	405690 <tigetstr@plt+0x3b00>  // b.lo, b.ul, b.last
  4056a4:	mov	w8, #0x46                  	// #70
  4056a8:	sub	w0, w8, #0xa
  4056ac:	ret
  4056b0:	stp	x29, x30, [sp, #-80]!
  4056b4:	stp	x26, x25, [sp, #16]
  4056b8:	stp	x24, x23, [sp, #32]
  4056bc:	stp	x22, x21, [sp, #48]
  4056c0:	stp	x20, x19, [sp, #64]
  4056c4:	mov	x29, sp
  4056c8:	cbz	x0, 4057ac <tigetstr@plt+0x3c1c>
  4056cc:	mov	x20, x3
  4056d0:	mov	w19, #0xffffffff            	// #-1
  4056d4:	cbz	x3, 4057c8 <tigetstr@plt+0x3c38>
  4056d8:	mov	x21, x2
  4056dc:	cbz	x2, 4057c8 <tigetstr@plt+0x3c38>
  4056e0:	mov	x22, x1
  4056e4:	cbz	x1, 4057c8 <tigetstr@plt+0x3c38>
  4056e8:	ldrb	w8, [x0]
  4056ec:	cbz	w8, 4057c8 <tigetstr@plt+0x3c38>
  4056f0:	ldrb	w8, [x0]
  4056f4:	cbz	w8, 4057b4 <tigetstr@plt+0x3c24>
  4056f8:	mov	x24, xzr
  4056fc:	mov	x23, xzr
  405700:	add	x25, x0, #0x1
  405704:	b	405710 <tigetstr@plt+0x3b80>
  405708:	ldrb	w8, [x25], #1
  40570c:	cbz	w8, 4057c4 <tigetstr@plt+0x3c34>
  405710:	cmp	x24, x21
  405714:	b.cs	405784 <tigetstr@plt+0x3bf4>  // b.hs, b.nlast
  405718:	ldrb	w10, [x25]
  40571c:	sub	x9, x25, #0x1
  405720:	cmp	x23, #0x0
  405724:	and	w8, w8, #0xff
  405728:	csel	x23, x9, x23, eq  // eq = none
  40572c:	cmp	w8, #0x2c
  405730:	csel	x8, x9, xzr, eq  // eq = none
  405734:	cmp	w10, #0x0
  405738:	csel	x26, x25, x8, eq  // eq = none
  40573c:	mov	w8, #0x4                   	// #4
  405740:	cbz	x23, 40578c <tigetstr@plt+0x3bfc>
  405744:	cbz	x26, 40578c <tigetstr@plt+0x3bfc>
  405748:	subs	x1, x26, x23
  40574c:	b.ls	40579c <tigetstr@plt+0x3c0c>  // b.plast
  405750:	mov	x0, x23
  405754:	blr	x20
  405758:	cmn	w0, #0x1
  40575c:	b.eq	40579c <tigetstr@plt+0x3c0c>  // b.none
  405760:	str	w0, [x22, x24, lsl #2]
  405764:	ldrb	w8, [x26]
  405768:	mov	x23, xzr
  40576c:	add	x24, x24, #0x1
  405770:	cmp	w8, #0x0
  405774:	cset	w8, eq  // eq = none
  405778:	lsl	w8, w8, #1
  40577c:	cbnz	w8, 405790 <tigetstr@plt+0x3c00>
  405780:	b	405708 <tigetstr@plt+0x3b78>
  405784:	mov	w19, #0xfffffffe            	// #-2
  405788:	mov	w8, #0x1                   	// #1
  40578c:	cbz	w8, 405708 <tigetstr@plt+0x3b78>
  405790:	cmp	w8, #0x4
  405794:	b.eq	405708 <tigetstr@plt+0x3b78>  // b.none
  405798:	b	4057bc <tigetstr@plt+0x3c2c>
  40579c:	mov	w19, #0xffffffff            	// #-1
  4057a0:	mov	w8, #0x1                   	// #1
  4057a4:	cbnz	w8, 405790 <tigetstr@plt+0x3c00>
  4057a8:	b	405708 <tigetstr@plt+0x3b78>
  4057ac:	mov	w19, #0xffffffff            	// #-1
  4057b0:	b	4057c8 <tigetstr@plt+0x3c38>
  4057b4:	mov	x24, xzr
  4057b8:	b	4057c4 <tigetstr@plt+0x3c34>
  4057bc:	cmp	w8, #0x2
  4057c0:	b.ne	4057c8 <tigetstr@plt+0x3c38>  // b.any
  4057c4:	mov	w19, w24
  4057c8:	mov	w0, w19
  4057cc:	ldp	x20, x19, [sp, #64]
  4057d0:	ldp	x22, x21, [sp, #48]
  4057d4:	ldp	x24, x23, [sp, #32]
  4057d8:	ldp	x26, x25, [sp, #16]
  4057dc:	ldp	x29, x30, [sp], #80
  4057e0:	ret
  4057e4:	stp	x29, x30, [sp, #-32]!
  4057e8:	str	x19, [sp, #16]
  4057ec:	mov	x29, sp
  4057f0:	cbz	x0, 405814 <tigetstr@plt+0x3c84>
  4057f4:	mov	x19, x3
  4057f8:	mov	w8, #0xffffffff            	// #-1
  4057fc:	cbz	x3, 405818 <tigetstr@plt+0x3c88>
  405800:	ldrb	w9, [x0]
  405804:	cbz	w9, 405818 <tigetstr@plt+0x3c88>
  405808:	ldr	x8, [x19]
  40580c:	cmp	x8, x2
  405810:	b.ls	405828 <tigetstr@plt+0x3c98>  // b.plast
  405814:	mov	w8, #0xffffffff            	// #-1
  405818:	ldr	x19, [sp, #16]
  40581c:	mov	w0, w8
  405820:	ldp	x29, x30, [sp], #32
  405824:	ret
  405828:	cmp	w9, #0x2b
  40582c:	b.ne	405838 <tigetstr@plt+0x3ca8>  // b.any
  405830:	add	x0, x0, #0x1
  405834:	b	40583c <tigetstr@plt+0x3cac>
  405838:	str	xzr, [x19]
  40583c:	ldr	x8, [x19]
  405840:	mov	x3, x4
  405844:	add	x1, x1, x8, lsl #2
  405848:	sub	x2, x2, x8
  40584c:	bl	4056b0 <tigetstr@plt+0x3b20>
  405850:	mov	w8, w0
  405854:	cmp	w0, #0x1
  405858:	b.lt	405818 <tigetstr@plt+0x3c88>  // b.tstop
  40585c:	ldr	x9, [x19]
  405860:	add	x9, x9, w8, sxtw
  405864:	str	x9, [x19]
  405868:	b	405818 <tigetstr@plt+0x3c88>
  40586c:	stp	x29, x30, [sp, #-80]!
  405870:	stp	x22, x21, [sp, #48]
  405874:	mov	w21, #0xffffffea            	// #-22
  405878:	str	x25, [sp, #16]
  40587c:	stp	x24, x23, [sp, #32]
  405880:	stp	x20, x19, [sp, #64]
  405884:	mov	x29, sp
  405888:	cbz	x1, 405974 <tigetstr@plt+0x3de4>
  40588c:	cbz	x0, 405974 <tigetstr@plt+0x3de4>
  405890:	mov	x19, x2
  405894:	cbz	x2, 405974 <tigetstr@plt+0x3de4>
  405898:	ldrb	w8, [x0]
  40589c:	cbz	w8, 405970 <tigetstr@plt+0x3de0>
  4058a0:	mov	x20, x1
  4058a4:	mov	x22, xzr
  4058a8:	add	x23, x0, #0x1
  4058ac:	mov	w24, #0x1                   	// #1
  4058b0:	b	4058bc <tigetstr@plt+0x3d2c>
  4058b4:	ldrb	w8, [x23], #1
  4058b8:	cbz	w8, 405970 <tigetstr@plt+0x3de0>
  4058bc:	mov	x9, x23
  4058c0:	ldrb	w10, [x9], #-1
  4058c4:	cmp	x22, #0x0
  4058c8:	and	w8, w8, #0xff
  4058cc:	csel	x22, x9, x22, eq  // eq = none
  4058d0:	cmp	w8, #0x2c
  4058d4:	csel	x8, x9, xzr, eq  // eq = none
  4058d8:	cmp	w10, #0x0
  4058dc:	csel	x25, x23, x8, eq  // eq = none
  4058e0:	mov	w8, #0x4                   	// #4
  4058e4:	cbz	x22, 405948 <tigetstr@plt+0x3db8>
  4058e8:	cbz	x25, 405948 <tigetstr@plt+0x3db8>
  4058ec:	subs	x1, x25, x22
  4058f0:	b.ls	405940 <tigetstr@plt+0x3db0>  // b.plast
  4058f4:	mov	x0, x22
  4058f8:	blr	x19
  4058fc:	tbnz	w0, #31, 405958 <tigetstr@plt+0x3dc8>
  405900:	add	w8, w0, #0x7
  405904:	cmp	w0, #0x0
  405908:	csel	w8, w8, w0, lt  // lt = tstop
  40590c:	sbfx	x8, x8, #3, #29
  405910:	ldrb	w9, [x20, x8]
  405914:	and	w10, w0, #0x7
  405918:	lsl	w10, w24, w10
  40591c:	mov	x22, xzr
  405920:	orr	w9, w9, w10
  405924:	strb	w9, [x20, x8]
  405928:	ldrb	w8, [x25]
  40592c:	cmp	w8, #0x0
  405930:	cset	w8, eq  // eq = none
  405934:	lsl	w8, w8, #1
  405938:	cbnz	w8, 40594c <tigetstr@plt+0x3dbc>
  40593c:	b	4058b4 <tigetstr@plt+0x3d24>
  405940:	mov	w21, #0xffffffff            	// #-1
  405944:	mov	w8, #0x1                   	// #1
  405948:	cbz	w8, 4058b4 <tigetstr@plt+0x3d24>
  40594c:	cmp	w8, #0x4
  405950:	b.eq	4058b4 <tigetstr@plt+0x3d24>  // b.none
  405954:	b	405968 <tigetstr@plt+0x3dd8>
  405958:	mov	w8, #0x1                   	// #1
  40595c:	mov	w21, w0
  405960:	cbnz	w8, 40594c <tigetstr@plt+0x3dbc>
  405964:	b	4058b4 <tigetstr@plt+0x3d24>
  405968:	cmp	w8, #0x2
  40596c:	b.ne	405974 <tigetstr@plt+0x3de4>  // b.any
  405970:	mov	w21, wzr
  405974:	mov	w0, w21
  405978:	ldp	x20, x19, [sp, #64]
  40597c:	ldp	x22, x21, [sp, #48]
  405980:	ldp	x24, x23, [sp, #32]
  405984:	ldr	x25, [sp, #16]
  405988:	ldp	x29, x30, [sp], #80
  40598c:	ret
  405990:	stp	x29, x30, [sp, #-64]!
  405994:	stp	x22, x21, [sp, #32]
  405998:	mov	w21, #0xffffffea            	// #-22
  40599c:	stp	x24, x23, [sp, #16]
  4059a0:	stp	x20, x19, [sp, #48]
  4059a4:	mov	x29, sp
  4059a8:	cbz	x1, 405a78 <tigetstr@plt+0x3ee8>
  4059ac:	cbz	x0, 405a78 <tigetstr@plt+0x3ee8>
  4059b0:	mov	x19, x2
  4059b4:	cbz	x2, 405a78 <tigetstr@plt+0x3ee8>
  4059b8:	ldrb	w8, [x0]
  4059bc:	cbz	w8, 405a74 <tigetstr@plt+0x3ee4>
  4059c0:	mov	x20, x1
  4059c4:	mov	x22, xzr
  4059c8:	add	x23, x0, #0x1
  4059cc:	b	4059d8 <tigetstr@plt+0x3e48>
  4059d0:	ldrb	w8, [x23], #1
  4059d4:	cbz	w8, 405a74 <tigetstr@plt+0x3ee4>
  4059d8:	mov	x9, x23
  4059dc:	ldrb	w10, [x9], #-1
  4059e0:	cmp	x22, #0x0
  4059e4:	and	w8, w8, #0xff
  4059e8:	csel	x22, x9, x22, eq  // eq = none
  4059ec:	cmp	w8, #0x2c
  4059f0:	csel	x8, x9, xzr, eq  // eq = none
  4059f4:	cmp	w10, #0x0
  4059f8:	csel	x24, x23, x8, eq  // eq = none
  4059fc:	mov	w8, #0x4                   	// #4
  405a00:	cbz	x22, 405a4c <tigetstr@plt+0x3ebc>
  405a04:	cbz	x24, 405a4c <tigetstr@plt+0x3ebc>
  405a08:	subs	x1, x24, x22
  405a0c:	b.ls	405a44 <tigetstr@plt+0x3eb4>  // b.plast
  405a10:	mov	x0, x22
  405a14:	blr	x19
  405a18:	tbnz	x0, #63, 405a5c <tigetstr@plt+0x3ecc>
  405a1c:	ldr	x8, [x20]
  405a20:	mov	x22, xzr
  405a24:	orr	x8, x8, x0
  405a28:	str	x8, [x20]
  405a2c:	ldrb	w8, [x24]
  405a30:	cmp	w8, #0x0
  405a34:	cset	w8, eq  // eq = none
  405a38:	lsl	w8, w8, #1
  405a3c:	cbnz	w8, 405a50 <tigetstr@plt+0x3ec0>
  405a40:	b	4059d0 <tigetstr@plt+0x3e40>
  405a44:	mov	w21, #0xffffffff            	// #-1
  405a48:	mov	w8, #0x1                   	// #1
  405a4c:	cbz	w8, 4059d0 <tigetstr@plt+0x3e40>
  405a50:	cmp	w8, #0x4
  405a54:	b.eq	4059d0 <tigetstr@plt+0x3e40>  // b.none
  405a58:	b	405a6c <tigetstr@plt+0x3edc>
  405a5c:	mov	w8, #0x1                   	// #1
  405a60:	mov	w21, w0
  405a64:	cbnz	w8, 405a50 <tigetstr@plt+0x3ec0>
  405a68:	b	4059d0 <tigetstr@plt+0x3e40>
  405a6c:	cmp	w8, #0x2
  405a70:	b.ne	405a78 <tigetstr@plt+0x3ee8>  // b.any
  405a74:	mov	w21, wzr
  405a78:	mov	w0, w21
  405a7c:	ldp	x20, x19, [sp, #48]
  405a80:	ldp	x22, x21, [sp, #32]
  405a84:	ldp	x24, x23, [sp, #16]
  405a88:	ldp	x29, x30, [sp], #64
  405a8c:	ret
  405a90:	stp	x29, x30, [sp, #-64]!
  405a94:	mov	x29, sp
  405a98:	str	x23, [sp, #16]
  405a9c:	stp	x22, x21, [sp, #32]
  405aa0:	stp	x20, x19, [sp, #48]
  405aa4:	str	xzr, [x29, #24]
  405aa8:	cbz	x0, 405b98 <tigetstr@plt+0x4008>
  405aac:	mov	w21, w3
  405ab0:	mov	x19, x2
  405ab4:	mov	x23, x1
  405ab8:	mov	x22, x0
  405abc:	str	w3, [x1]
  405ac0:	str	w3, [x2]
  405ac4:	bl	401b00 <__errno_location@plt>
  405ac8:	str	wzr, [x0]
  405acc:	ldrb	w8, [x22]
  405ad0:	mov	x20, x0
  405ad4:	cmp	w8, #0x3a
  405ad8:	b.ne	405b20 <tigetstr@plt+0x3f90>  // b.any
  405adc:	add	x21, x22, #0x1
  405ae0:	add	x1, x29, #0x18
  405ae4:	mov	w2, #0xa                   	// #10
  405ae8:	mov	x0, x21
  405aec:	bl	4019b0 <strtol@plt>
  405af0:	str	w0, [x19]
  405af4:	ldr	w8, [x20]
  405af8:	mov	w0, #0xffffffff            	// #-1
  405afc:	cbnz	w8, 405b98 <tigetstr@plt+0x4008>
  405b00:	ldr	x8, [x29, #24]
  405b04:	cbz	x8, 405b98 <tigetstr@plt+0x4008>
  405b08:	cmp	x8, x21
  405b0c:	mov	w0, #0xffffffff            	// #-1
  405b10:	b.eq	405b98 <tigetstr@plt+0x4008>  // b.none
  405b14:	ldrb	w8, [x8]
  405b18:	cbz	w8, 405b94 <tigetstr@plt+0x4004>
  405b1c:	b	405b98 <tigetstr@plt+0x4008>
  405b20:	add	x1, x29, #0x18
  405b24:	mov	w2, #0xa                   	// #10
  405b28:	mov	x0, x22
  405b2c:	bl	4019b0 <strtol@plt>
  405b30:	str	w0, [x23]
  405b34:	str	w0, [x19]
  405b38:	ldr	x8, [x29, #24]
  405b3c:	mov	w0, #0xffffffff            	// #-1
  405b40:	cmp	x8, x22
  405b44:	b.eq	405b98 <tigetstr@plt+0x4008>  // b.none
  405b48:	ldr	w9, [x20]
  405b4c:	cbnz	w9, 405b98 <tigetstr@plt+0x4008>
  405b50:	cbz	x8, 405b98 <tigetstr@plt+0x4008>
  405b54:	ldrb	w9, [x8]
  405b58:	cmp	w9, #0x2d
  405b5c:	b.eq	405b80 <tigetstr@plt+0x3ff0>  // b.none
  405b60:	cmp	w9, #0x3a
  405b64:	b.ne	405b94 <tigetstr@plt+0x4004>  // b.any
  405b68:	ldrb	w10, [x8, #1]
  405b6c:	cbz	w10, 405b90 <tigetstr@plt+0x4000>
  405b70:	cmp	w9, #0x3a
  405b74:	b.eq	405b80 <tigetstr@plt+0x3ff0>  // b.none
  405b78:	cmp	w9, #0x2d
  405b7c:	b.ne	405b94 <tigetstr@plt+0x4004>  // b.any
  405b80:	add	x21, x8, #0x1
  405b84:	str	xzr, [x29, #24]
  405b88:	str	wzr, [x20]
  405b8c:	b	405ae0 <tigetstr@plt+0x3f50>
  405b90:	str	w21, [x19]
  405b94:	mov	w0, wzr
  405b98:	ldp	x20, x19, [sp, #48]
  405b9c:	ldp	x22, x21, [sp, #32]
  405ba0:	ldr	x23, [sp, #16]
  405ba4:	ldp	x29, x30, [sp], #64
  405ba8:	ret
  405bac:	sub	sp, sp, #0x50
  405bb0:	stp	x20, x19, [sp, #64]
  405bb4:	mov	x20, x1
  405bb8:	mov	x19, x0
  405bbc:	stp	x29, x30, [sp, #16]
  405bc0:	stp	x24, x23, [sp, #32]
  405bc4:	stp	x22, x21, [sp, #48]
  405bc8:	add	x29, sp, #0x10
  405bcc:	mov	w0, wzr
  405bd0:	cbz	x20, 405c9c <tigetstr@plt+0x410c>
  405bd4:	cbz	x19, 405c9c <tigetstr@plt+0x410c>
  405bd8:	add	x1, sp, #0x8
  405bdc:	mov	x0, x19
  405be0:	bl	405cb4 <tigetstr@plt+0x4124>
  405be4:	mov	x21, x0
  405be8:	mov	x1, sp
  405bec:	mov	x0, x20
  405bf0:	bl	405cb4 <tigetstr@plt+0x4124>
  405bf4:	ldp	x24, x22, [sp]
  405bf8:	adds	x8, x24, x22
  405bfc:	b.eq	405c28 <tigetstr@plt+0x4098>  // b.none
  405c00:	mov	x23, x0
  405c04:	cmp	x8, #0x1
  405c08:	b.ne	405c50 <tigetstr@plt+0x40c0>  // b.any
  405c0c:	cbz	x21, 405c34 <tigetstr@plt+0x40a4>
  405c10:	ldrb	w8, [x21]
  405c14:	cmp	w8, #0x2f
  405c18:	b.ne	405c34 <tigetstr@plt+0x40a4>  // b.any
  405c1c:	mov	w0, #0x1                   	// #1
  405c20:	cbnz	w0, 405c90 <tigetstr@plt+0x4100>
  405c24:	b	405bcc <tigetstr@plt+0x403c>
  405c28:	mov	w0, #0x1                   	// #1
  405c2c:	cbnz	w0, 405c90 <tigetstr@plt+0x4100>
  405c30:	b	405bcc <tigetstr@plt+0x403c>
  405c34:	cbz	x23, 405c50 <tigetstr@plt+0x40c0>
  405c38:	ldrb	w8, [x23]
  405c3c:	cmp	w8, #0x2f
  405c40:	b.ne	405c50 <tigetstr@plt+0x40c0>  // b.any
  405c44:	mov	w0, #0x1                   	// #1
  405c48:	cbnz	w0, 405c90 <tigetstr@plt+0x4100>
  405c4c:	b	405bcc <tigetstr@plt+0x403c>
  405c50:	mov	w0, #0x3                   	// #3
  405c54:	cbz	x21, 405c7c <tigetstr@plt+0x40ec>
  405c58:	cbz	x23, 405c7c <tigetstr@plt+0x40ec>
  405c5c:	cmp	x22, x24
  405c60:	b.ne	405c7c <tigetstr@plt+0x40ec>  // b.any
  405c64:	mov	x0, x21
  405c68:	mov	x1, x23
  405c6c:	mov	x2, x22
  405c70:	bl	4018c0 <strncmp@plt>
  405c74:	cbz	w0, 405c84 <tigetstr@plt+0x40f4>
  405c78:	mov	w0, #0x3                   	// #3
  405c7c:	cbnz	w0, 405c90 <tigetstr@plt+0x4100>
  405c80:	b	405bcc <tigetstr@plt+0x403c>
  405c84:	add	x19, x21, x22
  405c88:	add	x20, x23, x24
  405c8c:	cbz	w0, 405bcc <tigetstr@plt+0x403c>
  405c90:	cmp	w0, #0x3
  405c94:	b.ne	405c9c <tigetstr@plt+0x410c>  // b.any
  405c98:	mov	w0, wzr
  405c9c:	ldp	x20, x19, [sp, #64]
  405ca0:	ldp	x22, x21, [sp, #48]
  405ca4:	ldp	x24, x23, [sp, #32]
  405ca8:	ldp	x29, x30, [sp, #16]
  405cac:	add	sp, sp, #0x50
  405cb0:	ret
  405cb4:	mov	x8, x0
  405cb8:	str	xzr, [x1]
  405cbc:	mov	x0, x8
  405cc0:	cbz	x8, 405d08 <tigetstr@plt+0x4178>
  405cc4:	ldrb	w9, [x0]
  405cc8:	cmp	w9, #0x2f
  405ccc:	b.ne	405ce0 <tigetstr@plt+0x4150>  // b.any
  405cd0:	mov	x8, x0
  405cd4:	ldrb	w10, [x8, #1]!
  405cd8:	cmp	w10, #0x2f
  405cdc:	b.eq	405cbc <tigetstr@plt+0x412c>  // b.none
  405ce0:	cbz	w9, 405d04 <tigetstr@plt+0x4174>
  405ce4:	mov	w8, #0x1                   	// #1
  405ce8:	str	x8, [x1]
  405cec:	ldrb	w9, [x0, x8]
  405cf0:	cbz	w9, 405d08 <tigetstr@plt+0x4178>
  405cf4:	cmp	w9, #0x2f
  405cf8:	b.eq	405d08 <tigetstr@plt+0x4178>  // b.none
  405cfc:	add	x8, x8, #0x1
  405d00:	b	405ce8 <tigetstr@plt+0x4158>
  405d04:	mov	x0, xzr
  405d08:	ret
  405d0c:	stp	x29, x30, [sp, #-64]!
  405d10:	orr	x8, x0, x1
  405d14:	stp	x24, x23, [sp, #16]
  405d18:	stp	x22, x21, [sp, #32]
  405d1c:	stp	x20, x19, [sp, #48]
  405d20:	mov	x29, sp
  405d24:	cbz	x8, 405d58 <tigetstr@plt+0x41c8>
  405d28:	mov	x19, x1
  405d2c:	mov	x22, x0
  405d30:	mov	x20, x2
  405d34:	cbz	x0, 405d6c <tigetstr@plt+0x41dc>
  405d38:	cbz	x19, 405d80 <tigetstr@plt+0x41f0>
  405d3c:	mov	x0, x22
  405d40:	bl	401770 <strlen@plt>
  405d44:	mvn	x8, x0
  405d48:	cmp	x8, x20
  405d4c:	b.cs	405d88 <tigetstr@plt+0x41f8>  // b.hs, b.nlast
  405d50:	mov	x21, xzr
  405d54:	b	405dc4 <tigetstr@plt+0x4234>
  405d58:	adrp	x0, 407000 <tigetstr@plt+0x5470>
  405d5c:	add	x0, x0, #0x5fa
  405d60:	bl	401910 <strdup@plt>
  405d64:	mov	x21, x0
  405d68:	b	405dc4 <tigetstr@plt+0x4234>
  405d6c:	mov	x0, x19
  405d70:	mov	x1, x20
  405d74:	bl	4019f0 <strndup@plt>
  405d78:	mov	x21, x0
  405d7c:	b	405dc4 <tigetstr@plt+0x4234>
  405d80:	mov	x0, x22
  405d84:	b	405d60 <tigetstr@plt+0x41d0>
  405d88:	add	x24, x0, x20
  405d8c:	mov	x23, x0
  405d90:	add	x0, x24, #0x1
  405d94:	bl	4018a0 <malloc@plt>
  405d98:	mov	x21, x0
  405d9c:	cbz	x0, 405dc4 <tigetstr@plt+0x4234>
  405da0:	mov	x0, x21
  405da4:	mov	x1, x22
  405da8:	mov	x2, x23
  405dac:	bl	401740 <memcpy@plt>
  405db0:	add	x0, x21, x23
  405db4:	mov	x1, x19
  405db8:	mov	x2, x20
  405dbc:	bl	401740 <memcpy@plt>
  405dc0:	strb	wzr, [x21, x24]
  405dc4:	mov	x0, x21
  405dc8:	ldp	x20, x19, [sp, #48]
  405dcc:	ldp	x22, x21, [sp, #32]
  405dd0:	ldp	x24, x23, [sp, #16]
  405dd4:	ldp	x29, x30, [sp], #64
  405dd8:	ret
  405ddc:	stp	x29, x30, [sp, #-32]!
  405de0:	stp	x20, x19, [sp, #16]
  405de4:	mov	x19, x1
  405de8:	mov	x20, x0
  405dec:	mov	x29, sp
  405df0:	cbz	x1, 405e04 <tigetstr@plt+0x4274>
  405df4:	mov	x0, x19
  405df8:	bl	401770 <strlen@plt>
  405dfc:	mov	x2, x0
  405e00:	b	405e08 <tigetstr@plt+0x4278>
  405e04:	mov	x2, xzr
  405e08:	mov	x0, x20
  405e0c:	mov	x1, x19
  405e10:	bl	405d0c <tigetstr@plt+0x417c>
  405e14:	ldp	x20, x19, [sp, #16]
  405e18:	ldp	x29, x30, [sp], #32
  405e1c:	ret
  405e20:	sub	sp, sp, #0x120
  405e24:	stp	x29, x30, [sp, #256]
  405e28:	add	x29, sp, #0x100
  405e2c:	add	x9, sp, #0x80
  405e30:	mov	x10, sp
  405e34:	mov	x11, #0xffffffffffffffd0    	// #-48
  405e38:	add	x8, x29, #0x20
  405e3c:	movk	x11, #0xff80, lsl #32
  405e40:	add	x9, x9, #0x30
  405e44:	add	x10, x10, #0x80
  405e48:	stp	x8, x9, [x29, #-32]
  405e4c:	stp	x10, x11, [x29, #-16]
  405e50:	stp	q1, q2, [sp, #16]
  405e54:	str	q0, [sp]
  405e58:	ldp	q0, q1, [x29, #-32]
  405e5c:	stp	x28, x19, [sp, #272]
  405e60:	mov	x19, x0
  405e64:	stp	x2, x3, [sp, #128]
  405e68:	sub	x0, x29, #0x28
  405e6c:	sub	x2, x29, #0x50
  405e70:	stp	x4, x5, [sp, #144]
  405e74:	stp	x6, x7, [sp, #160]
  405e78:	stp	q3, q4, [sp, #48]
  405e7c:	stp	q5, q6, [sp, #80]
  405e80:	str	q7, [sp, #112]
  405e84:	stp	q0, q1, [x29, #-80]
  405e88:	bl	4019e0 <vasprintf@plt>
  405e8c:	tbnz	w0, #31, 405eb4 <tigetstr@plt+0x4324>
  405e90:	ldur	x1, [x29, #-40]
  405e94:	sxtw	x2, w0
  405e98:	mov	x0, x19
  405e9c:	bl	405d0c <tigetstr@plt+0x417c>
  405ea0:	ldur	x8, [x29, #-40]
  405ea4:	mov	x19, x0
  405ea8:	mov	x0, x8
  405eac:	bl	4019c0 <free@plt>
  405eb0:	b	405eb8 <tigetstr@plt+0x4328>
  405eb4:	mov	x19, xzr
  405eb8:	mov	x0, x19
  405ebc:	ldp	x28, x19, [sp, #272]
  405ec0:	ldp	x29, x30, [sp, #256]
  405ec4:	add	sp, sp, #0x120
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-80]!
  405ed0:	stp	x24, x23, [sp, #32]
  405ed4:	stp	x22, x21, [sp, #48]
  405ed8:	stp	x20, x19, [sp, #64]
  405edc:	ldr	x19, [x0]
  405ee0:	str	x25, [sp, #16]
  405ee4:	mov	x29, sp
  405ee8:	ldrb	w8, [x19]
  405eec:	cbz	w8, 405fec <tigetstr@plt+0x445c>
  405ef0:	mov	x20, x0
  405ef4:	mov	x22, x1
  405ef8:	mov	x0, x19
  405efc:	mov	x1, x2
  405f00:	mov	w23, w3
  405f04:	mov	x21, x2
  405f08:	bl	401a00 <strspn@plt>
  405f0c:	add	x19, x19, x0
  405f10:	ldrb	w8, [x19]
  405f14:	cbz	x8, 405fe8 <tigetstr@plt+0x4458>
  405f18:	cbz	w23, 405fa0 <tigetstr@plt+0x4410>
  405f1c:	cmp	w8, #0x3f
  405f20:	b.hi	405fb8 <tigetstr@plt+0x4428>  // b.pmore
  405f24:	mov	w9, #0x1                   	// #1
  405f28:	lsl	x8, x9, x8
  405f2c:	mov	x9, #0x1                   	// #1
  405f30:	movk	x9, #0x84, lsl #32
  405f34:	and	x8, x8, x9
  405f38:	cbz	x8, 405fb8 <tigetstr@plt+0x4428>
  405f3c:	mov	x23, x19
  405f40:	ldrb	w25, [x23], #1
  405f44:	add	x1, x29, #0x1c
  405f48:	strb	wzr, [x29, #29]
  405f4c:	mov	x0, x23
  405f50:	strb	w25, [x29, #28]
  405f54:	bl	406024 <tigetstr@plt+0x4494>
  405f58:	str	x0, [x22]
  405f5c:	add	x8, x0, x19
  405f60:	ldrb	w9, [x8, #1]
  405f64:	mov	w8, wzr
  405f68:	cbz	w9, 406010 <tigetstr@plt+0x4480>
  405f6c:	cmp	w9, w25
  405f70:	b.ne	406010 <tigetstr@plt+0x4480>  // b.any
  405f74:	add	x8, x0, x19
  405f78:	ldrsb	w1, [x8, #2]
  405f7c:	mov	x24, x0
  405f80:	cbz	w1, 405f90 <tigetstr@plt+0x4400>
  405f84:	mov	x0, x21
  405f88:	bl	401a10 <strchr@plt>
  405f8c:	cbz	x0, 40600c <tigetstr@plt+0x447c>
  405f90:	add	x8, x19, x24
  405f94:	add	x19, x8, #0x2
  405f98:	mov	w8, #0x1                   	// #1
  405f9c:	b	406014 <tigetstr@plt+0x4484>
  405fa0:	mov	x0, x19
  405fa4:	mov	x1, x21
  405fa8:	bl	401ae0 <strcspn@plt>
  405fac:	str	x0, [x22]
  405fb0:	add	x22, x19, x0
  405fb4:	b	405fe0 <tigetstr@plt+0x4450>
  405fb8:	mov	x0, x19
  405fbc:	mov	x1, x21
  405fc0:	bl	406024 <tigetstr@plt+0x4494>
  405fc4:	str	x0, [x22]
  405fc8:	add	x22, x19, x0
  405fcc:	ldrsb	w1, [x22]
  405fd0:	cbz	w1, 405fe0 <tigetstr@plt+0x4450>
  405fd4:	mov	x0, x21
  405fd8:	bl	401a10 <strchr@plt>
  405fdc:	cbz	x0, 405fe8 <tigetstr@plt+0x4458>
  405fe0:	str	x22, [x20]
  405fe4:	b	405ff0 <tigetstr@plt+0x4460>
  405fe8:	str	x19, [x20]
  405fec:	mov	x19, xzr
  405ff0:	mov	x0, x19
  405ff4:	ldp	x20, x19, [sp, #64]
  405ff8:	ldp	x22, x21, [sp, #48]
  405ffc:	ldp	x24, x23, [sp, #32]
  406000:	ldr	x25, [sp, #16]
  406004:	ldp	x29, x30, [sp], #80
  406008:	ret
  40600c:	mov	w8, wzr
  406010:	mov	x23, x19
  406014:	str	x19, [x20]
  406018:	mov	x19, x23
  40601c:	tbz	w8, #0, 405fec <tigetstr@plt+0x445c>
  406020:	b	405ff0 <tigetstr@plt+0x4460>
  406024:	stp	x29, x30, [sp, #-48]!
  406028:	stp	x22, x21, [sp, #16]
  40602c:	stp	x20, x19, [sp, #32]
  406030:	ldrb	w8, [x0]
  406034:	mov	x29, sp
  406038:	cbz	w8, 406088 <tigetstr@plt+0x44f8>
  40603c:	mov	x19, x1
  406040:	mov	x22, xzr
  406044:	mov	w20, wzr
  406048:	add	x21, x0, #0x1
  40604c:	b	406070 <tigetstr@plt+0x44e0>
  406050:	sxtb	w1, w8
  406054:	mov	x0, x19
  406058:	bl	401a10 <strchr@plt>
  40605c:	cbnz	x0, 406094 <tigetstr@plt+0x4504>
  406060:	mov	w20, wzr
  406064:	ldrb	w8, [x21, x22]
  406068:	add	x22, x22, #0x1
  40606c:	cbz	w8, 406094 <tigetstr@plt+0x4504>
  406070:	cbnz	w20, 406060 <tigetstr@plt+0x44d0>
  406074:	and	w9, w8, #0xff
  406078:	cmp	w9, #0x5c
  40607c:	b.ne	406050 <tigetstr@plt+0x44c0>  // b.any
  406080:	mov	w20, #0x1                   	// #1
  406084:	b	406064 <tigetstr@plt+0x44d4>
  406088:	mov	w20, wzr
  40608c:	mov	w22, wzr
  406090:	b	406094 <tigetstr@plt+0x4504>
  406094:	sub	w8, w22, w20
  406098:	ldp	x20, x19, [sp, #32]
  40609c:	ldp	x22, x21, [sp, #16]
  4060a0:	sxtw	x0, w8
  4060a4:	ldp	x29, x30, [sp], #48
  4060a8:	ret
  4060ac:	stp	x29, x30, [sp, #-32]!
  4060b0:	str	x19, [sp, #16]
  4060b4:	mov	x19, x0
  4060b8:	mov	x29, sp
  4060bc:	mov	x0, x19
  4060c0:	bl	4018f0 <fgetc@plt>
  4060c4:	cmn	w0, #0x1
  4060c8:	b.eq	4060dc <tigetstr@plt+0x454c>  // b.none
  4060cc:	cmp	w0, #0xa
  4060d0:	b.ne	4060bc <tigetstr@plt+0x452c>  // b.any
  4060d4:	mov	w0, wzr
  4060d8:	b	4060e0 <tigetstr@plt+0x4550>
  4060dc:	mov	w0, #0x1                   	// #1
  4060e0:	ldr	x19, [sp, #16]
  4060e4:	ldp	x29, x30, [sp], #32
  4060e8:	ret
  4060ec:	nop
  4060f0:	stp	x29, x30, [sp, #-64]!
  4060f4:	mov	x29, sp
  4060f8:	stp	x19, x20, [sp, #16]
  4060fc:	adrp	x20, 417000 <tigetstr@plt+0x15470>
  406100:	add	x20, x20, #0xde0
  406104:	stp	x21, x22, [sp, #32]
  406108:	adrp	x21, 417000 <tigetstr@plt+0x15470>
  40610c:	add	x21, x21, #0xdd8
  406110:	sub	x20, x20, x21
  406114:	mov	w22, w0
  406118:	stp	x23, x24, [sp, #48]
  40611c:	mov	x23, x1
  406120:	mov	x24, x2
  406124:	bl	401708 <memcpy@plt-0x38>
  406128:	cmp	xzr, x20, asr #3
  40612c:	b.eq	406158 <tigetstr@plt+0x45c8>  // b.none
  406130:	asr	x20, x20, #3
  406134:	mov	x19, #0x0                   	// #0
  406138:	ldr	x3, [x21, x19, lsl #3]
  40613c:	mov	x2, x24
  406140:	add	x19, x19, #0x1
  406144:	mov	x1, x23
  406148:	mov	w0, w22
  40614c:	blr	x3
  406150:	cmp	x20, x19
  406154:	b.ne	406138 <tigetstr@plt+0x45a8>  // b.any
  406158:	ldp	x19, x20, [sp, #16]
  40615c:	ldp	x21, x22, [sp, #32]
  406160:	ldp	x23, x24, [sp, #48]
  406164:	ldp	x29, x30, [sp], #64
  406168:	ret
  40616c:	nop
  406170:	ret
  406174:	nop
  406178:	adrp	x2, 418000 <tigetstr@plt+0x16470>
  40617c:	mov	x1, #0x0                   	// #0
  406180:	ldr	x2, [x2, #568]
  406184:	b	4017f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406188 <.fini>:
  406188:	stp	x29, x30, [sp, #-16]!
  40618c:	mov	x29, sp
  406190:	ldp	x29, x30, [sp], #16
  406194:	ret
